<html>
<head>
<title>Raspberry Pi Registers</title>
</head>
<body>
<font face='sans-serif'>
<h1>Raspberry Pi Registers Index</h1>
<ul>
  <li><a href="#Unhandled"> (NA) Unhandled</a></li>
  <li><a href="#A2W">(0x7e102000) A2W - Clock manager PLL control</a></li>
  <li><a href="#APERF0"> (0x7e009800) APERF0</a></li>
  <li><a href="#APERF1"> (0x7ee08000) APERF1</a></li>
  <li><a href="#APHY_CSR">(0x7ee06000) APHY_CSR - SDRAM Adress (pin) control</a></li>
  <li><a href="#ARM"> (0x7E00B000) ARM</a></li>
  <li><a href="#ASB"> (0x7e00a000) ASB</a></li>
  <li><a href="#AUX"> (0x7E215000) AUX</a></li>
  <li><a href="#AVE_IN"> (0x7e910000) AVE_IN</a></li>
  <li><a href="#AVE_OUT"> (0x7e240000) AVE_OUT</a></li>
  <li><a href="#CAM0"> (0x7e800000) CAM0</a></li>
  <li><a href="#CAM1"> (0x7e801000) CAM1</a></li>
  <li><a href="#CCP2TX"> (0x7e001000) CCP2TX</a></li>
  <li><a href="#CM">(0x7e101000) CM - Clock manager</a></li>
  <li><a href="#CMI"> (0x7e802000) CMI</a></li>
  <li><a href="#CPG"> (0x7e211000) CPG</a></li>
  <li><a href="#DMA"> (0x7e007fe0) DMA</a></li>
  <li><a href="#DMA0"> (0x7e007000) DMA0</a></li>
  <li><a href="#DMA1"> (0x7e007100) DMA1</a></li>
  <li><a href="#DMA10"> (0x7e007a00) DMA10</a></li>
  <li><a href="#DMA11"> (0x7e007b00) DMA11</a></li>
  <li><a href="#DMA12"> (0x7e007c00) DMA12</a></li>
  <li><a href="#DMA13"> (0x7e007d00) DMA13</a></li>
  <li><a href="#DMA14"> (0x7e007e00) DMA14</a></li>
  <li><a href="#DMA15"> (0x7ee05000) DMA15</a></li>
  <li><a href="#DMA2"> (0x7e007200) DMA2</a></li>
  <li><a href="#DMA3"> (0x7e007300) DMA3</a></li>
  <li><a href="#DMA4"> (0x7e007400) DMA4</a></li>
  <li><a href="#DMA5"> (0x7e007500) DMA5</a></li>
  <li><a href="#DMA6"> (0x7e007600) DMA6</a></li>
  <li><a href="#DMA7"> (0x7e007700) DMA7</a></li>
  <li><a href="#DMA8"> (0x7e007800) DMA8</a></li>
  <li><a href="#DMA9"> (0x7e007900) DMA9</a></li>
  <li><a href="#DPHY_CSR">(0x7ee07000) DPHY_CSR - SDRAM Data (pin) control</a></li>
  <li><a href="#DPI"> (0x7e208000) DPI</a></li>
  <li><a href="#DSI"> (0x7e209000) DSI</a></li>
  <li><a href="#DSI0"> (0x7e209000) DSI0</a></li>
  <li><a href="#DSI1"> (0x7e700000) DSI1</a></li>
  <li><a href="#EMMC"> (0x7e300000) EMMC</a></li>
  <li><a href="#FPGA"> (0x7e20b600) FPGA</a></li>
  <li><a href="#GP">(0x7e200000) GP - GPIO control</a></li>
  <li><a href="#H264"> (0x7f000000) H264</a></li>
  <li><a href="#HD"> (0x7e808000) HD</a></li>
  <li><a href="#HDCP"> (0x7e809000) HDCP</a></li>
  <li><a href="#HDMI"> (0x7e902000) HDMI</a></li>
  <li><a href="#I2C0"> (0x7e205000) I2C0</a></li>
  <li><a href="#I2C1"> (0x7e804000) I2C1</a></li>
  <li><a href="#I2C2"> (0x7e805000) I2C2</a></li>
  <li><a href="#I2C_SPI_SLV"> (0x7e214000) I2C_SPI_SLV</a></li>
  <li><a href="#IC0"> (0x7e002000) IC0</a></li>
  <li><a href="#IC1"> (0x7e002800) IC1</a></li>
  <li><a href="#ISP"> (0x7ea00000) ISP</a></li>
  <li><a href="#JP"> (0x7e005000) JP</a></li>
  <li><a href="#L1">(0x7ee02000) L1 - VC4-L1 control</a></li>
  <li><a href="#L2">(0x7ee01000) L2 - VC4-L2 control</a></li>
  <li><a href="#MPHI"> (0x7e006000) MPHI</a></li>
  <li><a href="#MS"> (0x7e000000) MS</a></li>
  <li><a href="#NU"> (0x7e008000) NU</a></li>
  <li><a href="#OTP">(0x7e20f000) OTP - One Time programmable</a></li>
  <li><a href="#PCM"> (0x7e203000) PCM</a></li>
  <li><a href="#PIARBCTL"> (0x7e80a000) PIARBCTL</a></li>
  <li><a href="#PIXELVALVE0"> (0x7e206000) PIXELVALVE0</a></li>
  <li><a href="#PIXELVALVE1"> (0x7e207000) PIXELVALVE1</a></li>
  <li><a href="#PIXELVALVE2"> (0x7e807000) PIXELVALVE2</a></li>
  <li><a href="#PM">(0x7e100000) PM - Power manager</a></li>
  <li><a href="#PRM"> (0x7e20d000) PRM</a></li>
  <li><a href="#PWM"> (0x7e20c000) PWM</a></li>
  <li><a href="#RNG"> (0x7e104000) RNG</a></li>
  <li><a href="#SCALER"> (0x7e400000) SCALER</a></li>
  <li><a href="#SD">(0x7ee00000) SD - SDRAM</a></li>
  <li><a href="#SH"> (0x7e202000) SH</a></li>
  <li><a href="#SLIM"> (0x7e210000) SLIM</a></li>
  <li><a href="#SMI"> (0x7e600000) SMI</a></li>
  <li><a href="#SPI"> (0x7e204000) SPI</a></li>
  <li><a href="#ST"> (0x7e003000) ST</a></li>
  <li><a href="#SYSAC"> (0x7e009000) SYSAC</a></li>
  <li><a href="#TB"> (0x7e20b000) TB</a></li>
  <li><a href="#TE"> (0x7e20e000) TE</a></li>
  <li><a href="#TS"> (0x7e212000) TS</a></li>
  <li><a href="#TXP"> (0x7e004000) TXP</a></li>
  <li><a href="#UART"> (0x7e201000) UART</a></li>
  <li><a href="#USB"> (0x7e980000) USB</a></li>
  <li><a href="#V3D"> (0x7ec00000) V3D</a></li>
  <li><a href="#VCE"> (0x7f100000) VCE</a></li>
  <li><a href="#VEC"> (0x7e806000) VEC</a></li>
  <li><a href="#VPU_ARB_CTRL"> (0x7ee04000) VPU_ARB_CTRL</a></li>
</ul>
<hr/>
<h1><a name="Unhandled">Unhandled</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>NA</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>ACISASR_REG</td>
    <td>0x1c004814:RW</td>
  </tr>
  <tr>
    <td>ACISCA_REG</td>
    <td>0x1c004808:RW</td>
  </tr>
  <tr>
    <td>ACISCD_REG</td>
    <td>0x1c00480c:RW</td>
  </tr>
  <tr>
    <td>ACISCS_REG</td>
    <td>0x1c004800:RW</td>
  </tr>
  <tr>
    <td>ACISFIFO_REG</td>
    <td>0x1c004804:RW</td>
  </tr>
  <tr>
    <td>ACISMODE_REG</td>
    <td>0x1c004810:RW</td>
  </tr>
  <tr>
    <td>ACIS_BASE_ADDRESS</td>
    <td>0x1C004800</td>
  </tr>
  <tr>
    <td>ACIS_DMA</td>
    <td>0</td>
  </tr>
  <tr>
    <td>AC_HUFFTABLE_OFFSET(t)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>AC_MAXCTABLE_OFFSET(t)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>AC_OSETTABLE_OFFSET(t)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ADCCS_REG</td>
    <td>0x1c00e000:RW</td>
  </tr>
  <tr>
    <td>ADCR0_REG</td>
    <td>0x1c00e004:RW</td>
  </tr>
  <tr>
    <td>ADCR1_REG</td>
    <td>0x1c00e008:RW</td>
  </tr>
  <tr>
    <td>ADC_BASE_ADDRESS</td>
    <td>0x1C00E000</td>
  </tr>
  <tr>
    <td>ADC_DMA</td>
    <td>0xf0000</td>
  </tr>
  <tr>
    <td>ADDRESS_EXTERNAL(p)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>AJBCONF_REG</td>
    <td>0x7e2000c0:RW</td>
  </tr>
  <tr>
    <td>AJBTDI_REG</td>
    <td>0x7e2000c8:RW</td>
  </tr>
  <tr>
    <td>AJBTDO_REG</td>
    <td>0x7e2000cc:RW</td>
  </tr>
  <tr>
    <td>AJBTMS_REG</td>
    <td>0x7e2000c4:RW</td>
  </tr>
  <tr>
    <td>AJB_BITS0</td>
    <td>0x000000</td>
  </tr>
  <tr>
    <td>AJB_BITS12</td>
    <td>0x00000C</td>
  </tr>
  <tr>
    <td>AJB_BITS16</td>
    <td>0x000010</td>
  </tr>
  <tr>
    <td>AJB_BITS20</td>
    <td>0x000014</td>
  </tr>
  <tr>
    <td>AJB_BITS24</td>
    <td>0x000018</td>
  </tr>
  <tr>
    <td>AJB_BITS28</td>
    <td>0x00001C</td>
  </tr>
  <tr>
    <td>AJB_BITS32</td>
    <td>0x000020</td>
  </tr>
  <tr>
    <td>AJB_BITS34</td>
    <td>0x000022</td>
  </tr>
  <tr>
    <td>AJB_BITS4</td>
    <td>0x000004</td>
  </tr>
  <tr>
    <td>AJB_BITS8</td>
    <td>0x000008</td>
  </tr>
  <tr>
    <td>AJB_BUSY</td>
    <td>0x80000000</td>
  </tr>
  <tr>
    <td>AJB_CLKSHFT</td>
    <td>16</td>
  </tr>
  <tr>
    <td>AJB_D0_FALL</td>
    <td>0x000000</td>
  </tr>
  <tr>
    <td>AJB_D0_RISE</td>
    <td>0x000100</td>
  </tr>
  <tr>
    <td>AJB_D1_FALL</td>
    <td>0x000000</td>
  </tr>
  <tr>
    <td>AJB_D1_RISE</td>
    <td>0x000200</td>
  </tr>
  <tr>
    <td>AJB_ENABLE</td>
    <td>0x000800</td>
  </tr>
  <tr>
    <td>AJB_HOLD0</td>
    <td>0x000000</td>
  </tr>
  <tr>
    <td>AJB_HOLD1</td>
    <td>0x001000</td>
  </tr>
  <tr>
    <td>AJB_HOLD2</td>
    <td>0x002000</td>
  </tr>
  <tr>
    <td>AJB_HOLD3</td>
    <td>0x003000</td>
  </tr>
  <tr>
    <td>AJB_INV_CLK</td>
    <td>0x000080</td>
  </tr>
  <tr>
    <td>AJB_IN_FALL</td>
    <td>0x000000</td>
  </tr>
  <tr>
    <td>AJB_IN_RISE</td>
    <td>0x000400</td>
  </tr>
  <tr>
    <td>AJB_OUT_LS</td>
    <td>0x000000</td>
  </tr>
  <tr>
    <td>AJB_OUT_MS</td>
    <td>0x000040</td>
  </tr>
  <tr>
    <td>AJB_RESETN</td>
    <td>0x004000</td>
  </tr>
  <tr>
    <td>ALIAS_ANY_L1_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_ANY_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_ANY_NONALLOCATING_READ(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_COHERENT(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_DIRECT(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_L1L2_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_L1L2_NONALLOCATING_READ(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_L1_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_NORMAL(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>ALIAS_STREAMING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>AM_DB_MEMPRI_REG</td>
    <td>0x1800d014:RW</td>
  </tr>
  <tr>
    <td>AM_DB_PERPRI_REG</td>
    <td>0x1800d018:RW</td>
  </tr>
  <tr>
    <td>AM_HO_MEMPRI_REG</td>
    <td>0x1800d00c:RW</td>
  </tr>
  <tr>
    <td>AM_HO_PERPRI_REG</td>
    <td>0x1800d010:RW</td>
  </tr>
  <tr>
    <td>AM_HVSM_PRI_REG</td>
    <td>0x1800d01c:RW</td>
  </tr>
  <tr>
    <td>AM_VP_L2_PRI_REG</td>
    <td>0x1800d000:RW</td>
  </tr>
  <tr>
    <td>AM_VP_PERPRI_REG</td>
    <td>0x1800d008:RW</td>
  </tr>
  <tr>
    <td>AM_VP_UC_PRI_REG</td>
    <td>0x1800d004:RW</td>
  </tr>
  <tr>
    <td>BIT_STREAM_DMA</td>
    <td>0</td>
  </tr>
  <tr>
    <td>BOOTROM_BASE_ADDRESS</td>
    <td>0x10000000</td>
  </tr>
  <tr>
    <td>BOOTROM_BRCTL_REG</td>
    <td>0x1000c000:RW</td>
  </tr>
  <tr>
    <td>BOOTROM_RAM_LENGTH</td>
    <td>( 1024 * 2 )</td>
  </tr>
  <tr>
    <td>BOOTROM_RAM_START</td>
    <td>0x10008000</td>
  </tr>
  <tr>
    <td>BOOTROM_ROM_LENGTH</td>
    <td>( 1024 * 32 )</td>
  </tr>
  <tr>
    <td>BOOTROM_ROM_START</td>
    <td>0x10000000</td>
  </tr>
  <tr>
    <td>CAM_DMA</td>
    <td>0</td>
  </tr>
  <tr>
    <td>CCP2RBC0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x118:RO</td>
  </tr>
  <tr>
    <td>CCP2RBC1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x218:RO</td>
  </tr>
  <tr>
    <td>CCP2RC0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x100:RW</td>
  </tr>
  <tr>
    <td>CCP2RC1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x200:RW</td>
  </tr>
  <tr>
    <td>CCP2RC_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x00:RW</td>
  </tr>
  <tr>
    <td>CCP2RDEA0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x124:RW</td>
  </tr>
  <tr>
    <td>CCP2RDEA1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x224:RW</td>
  </tr>
  <tr>
    <td>CCP2RDR1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x80:RO</td>
  </tr>
  <tr>
    <td>CCP2RDR2_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x84:RO</td>
  </tr>
  <tr>
    <td>CCP2RDR3_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x88:RO</td>
  </tr>
  <tr>
    <td>CCP2RDS0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x128:RW</td>
  </tr>
  <tr>
    <td>CCP2RDS1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x228:RW</td>
  </tr>
  <tr>
    <td>CCP2RDSA0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x120:RW</td>
  </tr>
  <tr>
    <td>CCP2RDSA1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x220:RW</td>
  </tr>
  <tr>
    <td>CCP2REA0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x110:RW</td>
  </tr>
  <tr>
    <td>CCP2REA1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x210:RW</td>
  </tr>
  <tr>
    <td>CCP2RLS0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x11C:RW</td>
  </tr>
  <tr>
    <td>CCP2RLS1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x21C:RW</td>
  </tr>
  <tr>
    <td>CCP2RPC0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x104:RW</td>
  </tr>
  <tr>
    <td>CCP2RPC1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x204:RW</td>
  </tr>
  <tr>
    <td>CCP2RS0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x108:RW</td>
  </tr>
  <tr>
    <td>CCP2RS1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x208:RW</td>
  </tr>
  <tr>
    <td>CCP2RSA0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x10C:RW</td>
  </tr>
  <tr>
    <td>CCP2RSA1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x20C:RW</td>
  </tr>
  <tr>
    <td>CCP2RS_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x04:RW</td>
  </tr>
  <tr>
    <td>CCP2RWP0_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x114:RO</td>
  </tr>
  <tr>
    <td>CCP2RWP1_REG</td>
    <td>CCP2_BASE_ADDRESS + 0x214:RO</td>
  </tr>
  <tr>
    <td>CCP2TAC_REG</td>
    <td>0x7e001008:RW</td>
  </tr>
  <tr>
    <td>CCP2TBA_REG</td>
    <td>0x7e00101c:RW</td>
  </tr>
  <tr>
    <td>CCP2TC_REG</td>
    <td>0x7e001000:RW</td>
  </tr>
  <tr>
    <td>CCP2TDL_REG</td>
    <td>0x7e001020:RW</td>
  </tr>
  <tr>
    <td>CCP2TD_REG</td>
    <td>0x7e001024:RW</td>
  </tr>
  <tr>
    <td>CCP2TIC_REG</td>
    <td>0x7e001014:RW</td>
  </tr>
  <tr>
    <td>CCP2TPC_REG</td>
    <td>0x7e00100c:RW</td>
  </tr>
  <tr>
    <td>CCP2TSC_REG</td>
    <td>0x7e001010:RW</td>
  </tr>
  <tr>
    <td>CCP2TSPARE_REG</td>
    <td>0x7e001028:RW</td>
  </tr>
  <tr>
    <td>CCP2TS_REG</td>
    <td>0x7e001004:RW</td>
  </tr>
  <tr>
    <td>CCP2TTC_REG</td>
    <td>0x7e001018:RW</td>
  </tr>
  <tr>
    <td>CDPC_REG</td>
    <td>0x1c00e000:RW</td>
  </tr>
  <tr>
    <td>CDP_BASE</td>
    <td>0x1C00E000</td>
  </tr>
  <tr>
    <td>CDP_DEBUG0_REG</td>
    <td>0x1c00e00c:RW</td>
  </tr>
  <tr>
    <td>CDP_DEBUG1_REG</td>
    <td>0x1c00e010:RW</td>
  </tr>
  <tr>
    <td>CDP_PHYC_REG</td>
    <td>0x1c00e004:RW</td>
  </tr>
  <tr>
    <td>CDP_PHYTSTDAT_REG</td>
    <td>0x1c00e008:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_BOT_CONTROL_REG</td>
    <td>0x7e806048:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_BOT_DATA_REG</td>
    <td>0x7e806058:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_BOT_FORMAT_REG</td>
    <td>0x7e806050:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_RESET_REG</td>
    <td>0x7e806040:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_REVID_REG</td>
    <td>0x7e80605c:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_TOP_CONTROL_REG</td>
    <td>0x7e806044:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_TOP_DATA_REG</td>
    <td>0x7e806054:RW</td>
  </tr>
  <tr>
    <td>CGMSAE_TOP_FORMAT_REG</td>
    <td>0x7e80604c:RW</td>
  </tr>
  <tr>
    <td>CLR_GPIO(g)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CMACIS_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMCAM_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMCORE_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMGEN_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMLCD_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMMSP_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMNVT_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPCM_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPLL1_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPLL2_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPLL3_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPLLC_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPRE1_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPRE2_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPRE3_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMPREC_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMTIMERF_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMTIMER_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMUARTF_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMUART_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CMUSB_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>CRYPTO_IP_DMA</td>
    <td>0x130000</td>
  </tr>
  <tr>
    <td>CRYPTO_ISR_REG</td>
    <td>0x7e00200c:RO</td>
  </tr>
  <tr>
    <td>CRYPTO_ISR_RNG_INT</td>
    <td>0x0100000</td>
  </tr>
  <tr>
    <td>CRYPTO_OP_DMA</td>
    <td>0x140000</td>
  </tr>
  <tr>
    <td>CSI2DBGDPHY_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x80:RW</td>
  </tr>
  <tr>
    <td>CSI2DBGMISC_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x84:RW</td>
  </tr>
  <tr>
    <td>CSI2LPRX0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x20:RW</td>
  </tr>
  <tr>
    <td>CSI2LPRX1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x24:RW</td>
  </tr>
  <tr>
    <td>CSI2LPRX2_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x28:RW</td>
  </tr>
  <tr>
    <td>CSI2LPRX3_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x2C:RW</td>
  </tr>
  <tr>
    <td>CSI2LPRXC_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x30:RW</td>
  </tr>
  <tr>
    <td>CSI2RDR3_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x94:RW</td>
  </tr>
  <tr>
    <td>CSI2TRIG_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x40:RW</td>
  </tr>
  <tr>
    <td>CSI2_DTOV0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x12C:RW</td>
  </tr>
  <tr>
    <td>CSI2_DTOV1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x22C:RW</td>
  </tr>
  <tr>
    <td>CSI2_DTOV_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RBC0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x118:RW</td>
  </tr>
  <tr>
    <td>CSI2_RBC1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x218:RW</td>
  </tr>
  <tr>
    <td>CSI2_RBC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RC0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x100:RW</td>
  </tr>
  <tr>
    <td>CSI2_RC1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x200:RW</td>
  </tr>
  <tr>
    <td>CSI2_RC_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x00:RW</td>
  </tr>
  <tr>
    <td>CSI2_RC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RDEA0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x124:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDEA1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x224:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDEA_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RDLS_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x08:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDS0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x128:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDS1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x228:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDSA0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x120:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDSA1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x220:RW</td>
  </tr>
  <tr>
    <td>CSI2_RDSA_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RDS_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_REA0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x110:RW</td>
  </tr>
  <tr>
    <td>CSI2_REA1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x210:RW</td>
  </tr>
  <tr>
    <td>CSI2_REA_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RGSP_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x0C:RW</td>
  </tr>
  <tr>
    <td>CSI2_RLS0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x11C:RW</td>
  </tr>
  <tr>
    <td>CSI2_RLS1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x21C:RW</td>
  </tr>
  <tr>
    <td>CSI2_RLS_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RPC0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x104:RW</td>
  </tr>
  <tr>
    <td>CSI2_RPC1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x204:RW</td>
  </tr>
  <tr>
    <td>CSI2_RPC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RS0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x108:RW</td>
  </tr>
  <tr>
    <td>CSI2_RS1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x208:RW</td>
  </tr>
  <tr>
    <td>CSI2_RSA0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x10C:RW</td>
  </tr>
  <tr>
    <td>CSI2_RSA1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x20C:RW</td>
  </tr>
  <tr>
    <td>CSI2_RSA_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RS_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x04:RW</td>
  </tr>
  <tr>
    <td>CSI2_RS_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_RWP0_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x114:RW</td>
  </tr>
  <tr>
    <td>CSI2_RWP1_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x214:RW</td>
  </tr>
  <tr>
    <td>CSI2_RWP_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>CSI2_SRST_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x90:RW</td>
  </tr>
  <tr>
    <td>CSI2_THSCKTO_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x1C:RW</td>
  </tr>
  <tr>
    <td>CSI2_THSSET_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x18:RW</td>
  </tr>
  <tr>
    <td>CSI2_THSSTO_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x14:RW</td>
  </tr>
  <tr>
    <td>CSI2_TREN_REG</td>
    <td>CSI2_BASE_ADDRESS + 0x10:RW</td>
  </tr>
  <tr>
    <td>D1CACHE_BASE_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>DC0CS_REG</td>
    <td>0x7ee02100:RW</td>
  </tr>
  <tr>
    <td>DC0END_REG</td>
    <td>0x7ee02108:RW</td>
  </tr>
  <tr>
    <td>DC0START_REG</td>
    <td>0x7ee02104:RW</td>
  </tr>
  <tr>
    <td>DC1CS_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>DC1END_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>DC1START_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>DC_HUFFTABLE_OFFSET(t)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DC_MAXCTABLE_OFFSET(t)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DC_OSETTABLE_OFFSET(t)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DISPC_BASE_ADDRESS</td>
    <td>0x1C009000</td>
  </tr>
  <tr>
    <td>DISP_DMA</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DSI2_DMA</td>
    <td>0x100000</td>
  </tr>
  <tr>
    <td>DUMMYREG_REG</td>
    <td>0x7C:RW</td>
  </tr>
  <tr>
    <td>GPAFEN0_REG</td>
    <td>0x7e200088:RW</td>
  </tr>
  <tr>
    <td>GPAFEN1_REG</td>
    <td>0x7e20008c:RW</td>
  </tr>
  <tr>
    <td>GPAFEN2_REG</td>
    <td>0x7e200090:RW</td>
  </tr>
  <tr>
    <td>GPAREN0_REG</td>
    <td>0x7e20007c:RW</td>
  </tr>
  <tr>
    <td>GPAREN1_REG</td>
    <td>0x7e200080:RW</td>
  </tr>
  <tr>
    <td>GPAREN2_REG</td>
    <td>0x7e200084:RW</td>
  </tr>
  <tr>
    <td>GPCLR0_REG</td>
    <td>0x7e200028:RW</td>
  </tr>
  <tr>
    <td>GPCLR1_REG</td>
    <td>0x7e20002c:RW</td>
  </tr>
  <tr>
    <td>GPCLR2_REG</td>
    <td>0x7e200030:RW</td>
  </tr>
  <tr>
    <td>GPEDS0_REG</td>
    <td>0x7e200040:RW</td>
  </tr>
  <tr>
    <td>GPEDS1_REG</td>
    <td>0x7e200044:RW</td>
  </tr>
  <tr>
    <td>GPEDS2_REG</td>
    <td>0x7e200048:RW</td>
  </tr>
  <tr>
    <td>GPFEN0_REG</td>
    <td>0x7e200058:RW</td>
  </tr>
  <tr>
    <td>GPFEN1_REG</td>
    <td>0x7e20005c:RW</td>
  </tr>
  <tr>
    <td>GPFEN2_REG</td>
    <td>0x7e200060:RW</td>
  </tr>
  <tr>
    <td>GPFSEL0_REG</td>
    <td>0x7e200000:RW</td>
  </tr>
  <tr>
    <td>GPFSEL1_REG</td>
    <td>0x7e200004:RW</td>
  </tr>
  <tr>
    <td>GPFSEL2_REG</td>
    <td>0x7e200008:RW</td>
  </tr>
  <tr>
    <td>GPFSEL3_REG</td>
    <td>0x7e20000c:RW</td>
  </tr>
  <tr>
    <td>GPFSEL4_REG</td>
    <td>0x7e200010:RW</td>
  </tr>
  <tr>
    <td>GPFSEL5_REG</td>
    <td>0x7e200014:RW</td>
  </tr>
  <tr>
    <td>GPFSEL6_REG</td>
    <td>0x7e200018:RW</td>
  </tr>
  <tr>
    <td>GPHEN0_REG</td>
    <td>0x7e200064:RW</td>
  </tr>
  <tr>
    <td>GPHEN1_REG</td>
    <td>0x7e200068:RW</td>
  </tr>
  <tr>
    <td>GPHEN2_REG</td>
    <td>0x7e20006c:RW</td>
  </tr>
  <tr>
    <td>GPIO_MAX_PINS</td>
    <td>54</td>
  </tr>
  <tr>
    <td>GPLEN0_REG</td>
    <td>0x7e200070:RW</td>
  </tr>
  <tr>
    <td>GPLEN1_REG</td>
    <td>0x7e200074:RW</td>
  </tr>
  <tr>
    <td>GPLEN2_REG</td>
    <td>0x7e200078:RW</td>
  </tr>
  <tr>
    <td>GPLEV0_REG</td>
    <td>0x7e200034:RW</td>
  </tr>
  <tr>
    <td>GPLEV1_REG</td>
    <td>0x7e200038:RW</td>
  </tr>
  <tr>
    <td>GPLEV2_REG</td>
    <td>0x7e20003c:RW</td>
  </tr>
  <tr>
    <td>GPPUDCLK0_REG</td>
    <td>0x7e200098:RW</td>
  </tr>
  <tr>
    <td>GPPUDCLK1_REG</td>
    <td>0x7e20009c:RW</td>
  </tr>
  <tr>
    <td>GPPUDCLK2_REG</td>
    <td>0x7e2000a0:RW</td>
  </tr>
  <tr>
    <td>GPPUD_REG</td>
    <td>0x7e200094:RW</td>
  </tr>
  <tr>
    <td>GPREN0_REG</td>
    <td>0x7e20004c:RW</td>
  </tr>
  <tr>
    <td>GPREN1_REG</td>
    <td>0x7e200050:RW</td>
  </tr>
  <tr>
    <td>GPREN2_REG</td>
    <td>0x7e200054:RW</td>
  </tr>
  <tr>
    <td>GPSET0_REG</td>
    <td>0x7e20001c:RW</td>
  </tr>
  <tr>
    <td>GPSET1_REG</td>
    <td>0x7e200020:RW</td>
  </tr>
  <tr>
    <td>GPSET2_REG</td>
    <td>0x7e200024:RW</td>
  </tr>
  <tr>
    <td>GRDAADR0_REG</td>
    <td>0x1a005a40:RW</td>
  </tr>
  <tr>
    <td>GRDAADR1_REG</td>
    <td>0x1a005a44:RW</td>
  </tr>
  <tr>
    <td>GRDAADR2_REG</td>
    <td>0x1a005a48:RW</td>
  </tr>
  <tr>
    <td>GRDAADR3_REG</td>
    <td>0x1a005a4c:RW</td>
  </tr>
  <tr>
    <td>GRDAADR4_REG</td>
    <td>0x1a005a50:RW</td>
  </tr>
  <tr>
    <td>GRDAADR5_REG</td>
    <td>0x1a005a54:RW</td>
  </tr>
  <tr>
    <td>GRDAADR6_REG</td>
    <td>0x1a005a58:RW</td>
  </tr>
  <tr>
    <td>GRDAADR7_REG</td>
    <td>0x1a005a5c:RW</td>
  </tr>
  <tr>
    <td>GRDACFG0_REG</td>
    <td>0x1a005a20:RW</td>
  </tr>
  <tr>
    <td>GRDACFG1_REG</td>
    <td>0x1a005a24:RW</td>
  </tr>
  <tr>
    <td>GRDACFG2_REG</td>
    <td>0x1a005a28:RW</td>
  </tr>
  <tr>
    <td>GRDACFG3_REG</td>
    <td>0x1a005a2c:RW</td>
  </tr>
  <tr>
    <td>GRDACFG4_REG</td>
    <td>0x1a005a30:RW</td>
  </tr>
  <tr>
    <td>GRDACFG5_REG</td>
    <td>0x1a005a34:RW</td>
  </tr>
  <tr>
    <td>GRDACFG6_REG</td>
    <td>0x1a005a38:RW</td>
  </tr>
  <tr>
    <td>GRDACFG7_REG</td>
    <td>0x1a005a3c:RW</td>
  </tr>
  <tr>
    <td>GRDCFG_REG</td>
    <td>0x1a005a04:RW</td>
  </tr>
  <tr>
    <td>GRDCS_REG</td>
    <td>0x1a005a00:RW</td>
  </tr>
  <tr>
    <td>GRFCBA_REG</td>
    <td>0x1a005414:RW</td>
  </tr>
  <tr>
    <td>GRFCCFG_REG</td>
    <td>0x1a005410:RW</td>
  </tr>
  <tr>
    <td>GRFCCV0_REG</td>
    <td>0x1a005440:RW</td>
  </tr>
  <tr>
    <td>GRFCCV1_REG</td>
    <td>0x1a005444:RW</td>
  </tr>
  <tr>
    <td>GRFCCV2_REG</td>
    <td>0x1a005448:RW</td>
  </tr>
  <tr>
    <td>GRFCCV3_REG</td>
    <td>0x1a00544c:RW</td>
  </tr>
  <tr>
    <td>GRFCCV4_REG</td>
    <td>0x1a005450:RW</td>
  </tr>
  <tr>
    <td>GRFCCV5_REG</td>
    <td>0x1a005454:RW</td>
  </tr>
  <tr>
    <td>GRFCCV6_REG</td>
    <td>0x1a005458:RW</td>
  </tr>
  <tr>
    <td>GRFCCV7_REG</td>
    <td>0x1a00545c:RW</td>
  </tr>
  <tr>
    <td>GRFCFG_REG</td>
    <td>0x1a005404:RW</td>
  </tr>
  <tr>
    <td>GRFCMSK_REG</td>
    <td>0x1a00542c:RW</td>
  </tr>
  <tr>
    <td>GRFCSTAT_REG</td>
    <td>0x1a005500:RW</td>
  </tr>
  <tr>
    <td>GRFCS_REG</td>
    <td>0x1a005400:RW</td>
  </tr>
  <tr>
    <td>GRFDIMS_REG</td>
    <td>0x1a00540c:RW</td>
  </tr>
  <tr>
    <td>GRFEBA_REG</td>
    <td>0x1a005434:RW</td>
  </tr>
  <tr>
    <td>GRFECFG_REG</td>
    <td>0x1a005430:RW</td>
  </tr>
  <tr>
    <td>GRFSCV_REG</td>
    <td>0x1a005428:RW</td>
  </tr>
  <tr>
    <td>GRFTLOC_REG</td>
    <td>0x1a005408:RW</td>
  </tr>
  <tr>
    <td>GRFZBA_REG</td>
    <td>0x1a005420:RW</td>
  </tr>
  <tr>
    <td>GRFZCFG_REG</td>
    <td>0x1a00541c:RW</td>
  </tr>
  <tr>
    <td>GRFZCV_REG</td>
    <td>0x1a005424:RW</td>
  </tr>
  <tr>
    <td>GRMCCT_REG</td>
    <td>0x1a005c28:RW</td>
  </tr>
  <tr>
    <td>GRMCFG_REG</td>
    <td>0x1a005c04:RW</td>
  </tr>
  <tr>
    <td>GRMCIH0_REG</td>
    <td>0x1a005cc0:RW</td>
  </tr>
  <tr>
    <td>GRMCIH1_REG</td>
    <td>0x1a005ce0:RW</td>
  </tr>
  <tr>
    <td>GRMCIL0_REG</td>
    <td>0x1a005c80:RW</td>
  </tr>
  <tr>
    <td>GRMCIL1_REG</td>
    <td>0x1a005ca0:RW</td>
  </tr>
  <tr>
    <td>GRMCS_REG</td>
    <td>0x1a005c00:RW</td>
  </tr>
  <tr>
    <td>GRMMCT_REG</td>
    <td>0x1a005c1c:RW</td>
  </tr>
  <tr>
    <td>GRMOADR_REG</td>
    <td>0x1a005c14:RW</td>
  </tr>
  <tr>
    <td>GRMOCT_REG</td>
    <td>0x1a005c18:RW</td>
  </tr>
  <tr>
    <td>GRMSADR_REG</td>
    <td>0x1a005c0c:RW</td>
  </tr>
  <tr>
    <td>GRMSCT_REG</td>
    <td>0x1a005c10:RW</td>
  </tr>
  <tr>
    <td>GRMSSI0_REG</td>
    <td>0x1a005c20:RW</td>
  </tr>
  <tr>
    <td>GRMSSI1_REG</td>
    <td>0x1a005c24:RW</td>
  </tr>
  <tr>
    <td>GRMSVI_REG</td>
    <td>0x1a005c08:RW</td>
  </tr>
  <tr>
    <td>GROCFG_REG</td>
    <td>0x1a005004:RW</td>
  </tr>
  <tr>
    <td>GROCS_REG</td>
    <td>0x1A005000:RW</td>
  </tr>
  <tr>
    <td>GRODBGA_REG</td>
    <td>0x1a005100:RW</td>
  </tr>
  <tr>
    <td>GROIDC_REG</td>
    <td>0x1a005008:RW</td>
  </tr>
  <tr>
    <td>GROPCTR0_REG</td>
    <td>0x1a005180:RW</td>
  </tr>
  <tr>
    <td>GROPCTR10_REG</td>
    <td>0x1a0051d0:RW</td>
  </tr>
  <tr>
    <td>GROPCTR11_REG</td>
    <td>0x1a0051d8:RW</td>
  </tr>
  <tr>
    <td>GROPCTR1_REG</td>
    <td>0x1a005188:RW</td>
  </tr>
  <tr>
    <td>GROPCTR2_REG</td>
    <td>0x1a005190:RW</td>
  </tr>
  <tr>
    <td>GROPCTR3_REG</td>
    <td>0x1a005198:RW</td>
  </tr>
  <tr>
    <td>GROPCTR4_REG</td>
    <td>0x1a0051a0:RW</td>
  </tr>
  <tr>
    <td>GROPCTR5_REG</td>
    <td>0x1a0051a8:RW</td>
  </tr>
  <tr>
    <td>GROPCTR6_REG</td>
    <td>0x1a0051b0:RW</td>
  </tr>
  <tr>
    <td>GROPCTR7_REG</td>
    <td>0x1a0051b8:RW</td>
  </tr>
  <tr>
    <td>GROPCTR8_REG</td>
    <td>0x1a0051c0:RW</td>
  </tr>
  <tr>
    <td>GROPCTR9_REG</td>
    <td>0x1a0051c8:RW</td>
  </tr>
  <tr>
    <td>GROPCTRC_REG</td>
    <td>0x1a005170:RW</td>
  </tr>
  <tr>
    <td>GROPCTRE_REG</td>
    <td>0x1a005174:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS0_REG</td>
    <td>0x1a005184:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS10_REG</td>
    <td>0x1a0051d4:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS11_REG</td>
    <td>0x1a0051dc:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS1_REG</td>
    <td>0x1a00518c:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS2_REG</td>
    <td>0x1a005194:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS3_REG</td>
    <td>0x1a00519c:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS4_REG</td>
    <td>0x1a0051a4:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS5_REG</td>
    <td>0x1a0051ac:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS6_REG</td>
    <td>0x1a0051b4:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS7_REG</td>
    <td>0x1a0051bc:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS8_REG</td>
    <td>0x1a0051c4:RW</td>
  </tr>
  <tr>
    <td>GROPCTRS9_REG</td>
    <td>0x1a0051cc:RW</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_CLRFLG_FETCHES</td>
    <td>0x22</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_EVICTIONS</td>
    <td>0x31</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FETCHES</td>
    <td>0x30</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FETCH_STALLS</td>
    <td>0x28</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FE_DISCARDED</td>
    <td>0x2E</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FE_HITS</td>
    <td>0x2D</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FE_LINE_REQS</td>
    <td>0x2A</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FE_MISSES</td>
    <td>0x2C</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FE_QUAD_REQS</td>
    <td>0x29</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_FE_UNUSED</td>
    <td>0x2B</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_LINE_FLUSHES</td>
    <td>0x23</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_PBE_HITS</td>
    <td>0x27</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_PBE_MISSES</td>
    <td>0x26</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_PBE_REQS</td>
    <td>0x24</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_PBE_STALLS</td>
    <td>0x25</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_CZ_UM_STALLS</td>
    <td>0x2F</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_CLRFLG_FETCHES</td>
    <td>0x32</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_EVICTIONS</td>
    <td>0x3F</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_FETCHES</td>
    <td>0x3E</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_FETCH_STALLS</td>
    <td>0x38</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_FE_FETCHES</td>
    <td>0x3C</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_FE_HITS</td>
    <td>0x3B</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_FE_MISSES</td>
    <td>0x3A</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_FE_REQS</td>
    <td>0x39</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_LINE_FLUSHES</td>
    <td>0x33</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_PBE_HITS</td>
    <td>0x37</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_PBE_MISSES</td>
    <td>0x36</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_PBE_REQS</td>
    <td>0x34</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_PBE_STALLS</td>
    <td>0x35</td>
  </tr>
  <tr>
    <td>GROPCTR_FBC_EZ_UM_STALLS</td>
    <td>0x3D</td>
  </tr>
  <tr>
    <td>GROPCTR_FEINVALIDPIXELS</td>
    <td>0x08</td>
  </tr>
  <tr>
    <td>GROPCTR_FEPEZIDLE</td>
    <td>0x0A</td>
  </tr>
  <tr>
    <td>GROPCTR_FEPEZRDY</td>
    <td>0x09</td>
  </tr>
  <tr>
    <td>GROPCTR_FESPMRDY</td>
    <td>0x0C</td>
  </tr>
  <tr>
    <td>GROPCTR_FESPMSTALL</td>
    <td>0x0D</td>
  </tr>
  <tr>
    <td>GROPCTR_FESTALLPREFETCH</td>
    <td>0x0B</td>
  </tr>
  <tr>
    <td>GROPCTR_FEVALIDPRIMS</td>
    <td>0x05</td>
  </tr>
  <tr>
    <td>GROPCTR_FEVALIDQUADS</td>
    <td>0x07</td>
  </tr>
  <tr>
    <td>GROPCTR_FEZCULLEDQUADS</td>
    <td>0x06</td>
  </tr>
  <tr>
    <td>GROPCTR_FOVCLIPPEDPRIMS</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>GROPCTR_FOVCULLEDPRIMS</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>GROPCTR_NOFEPIXELPRIMS</td>
    <td>0x04</td>
  </tr>
  <tr>
    <td>GROPCTR_PBE_DEPTH_TEST_FAIL</td>
    <td>0x1F</td>
  </tr>
  <tr>
    <td>GROPCTR_PBE_DPTH_STCL_PASS</td>
    <td>0x21</td>
  </tr>
  <tr>
    <td>GROPCTR_PBE_FE_STALLS</td>
    <td>0x1E</td>
  </tr>
  <tr>
    <td>GROPCTR_PBE_STCL_TEST_FAIL</td>
    <td>0x20</td>
  </tr>
  <tr>
    <td>GROPCTR_REVCULLEDPRIMS</td>
    <td>0x03</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_AXI_REQ_FIFO_FULL</td>
    <td>0x10</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_CACHE_ACCESSES</td>
    <td>0x11</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_CACHE_MISSES</td>
    <td>0x14</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_CACHE_RCV_WAITS</td>
    <td>0x15</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_CACHE_REQ_STALLS</td>
    <td>0x13</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_CACHE_STALLS</td>
    <td>0x12</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_SAME_BANK_STALL</td>
    <td>0x0F</td>
  </tr>
  <tr>
    <td>GROPCTR_TU0_SAME_SET_STALL</td>
    <td>0x0E</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_AXI_REQ_FIFO_FULL</td>
    <td>0x18</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_CACHE_ACCESSES</td>
    <td>0x19</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_CACHE_MISSES</td>
    <td>0x1C</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_CACHE_RCV_WAITS</td>
    <td>0x1D</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_CACHE_REQ_STALLS</td>
    <td>0x1B</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_CACHE_STALLS</td>
    <td>0x1A</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_SAME_BANK_STALL</td>
    <td>0x17</td>
  </tr>
  <tr>
    <td>GROPCTR_TU1_SAME_SET_STALL</td>
    <td>0x16</td>
  </tr>
  <tr>
    <td>GRPABS_REG</td>
    <td>0x1a005660:RW</td>
  </tr>
  <tr>
    <td>GRPBCC_REG</td>
    <td>0x1a005654:RW</td>
  </tr>
  <tr>
    <td>GRPBCFG_REG</td>
    <td>0x1a005650:RW</td>
  </tr>
  <tr>
    <td>GRPCBS_REG</td>
    <td>0x1a00565c:RW</td>
  </tr>
  <tr>
    <td>GRPCDSM_REG</td>
    <td>0x1a005658:RW</td>
  </tr>
  <tr>
    <td>GRPCFG_REG</td>
    <td>0x1a005604:RW</td>
  </tr>
  <tr>
    <td>GRPCLSZ_REG</td>
    <td>0x1a00560c:RW</td>
  </tr>
  <tr>
    <td>GRPCLXY_REG</td>
    <td>0x1a005608:RW</td>
  </tr>
  <tr>
    <td>GRPCS_REG</td>
    <td>0x1a005600:RW</td>
  </tr>
  <tr>
    <td>GRPCZSM_REG</td>
    <td>0x1a005658:RW</td>
  </tr>
  <tr>
    <td>GRPFCOL_REG</td>
    <td>0x1a005664:RW</td>
  </tr>
  <tr>
    <td>GRPSBCG_REG</td>
    <td>0x1a005648:RW</td>
  </tr>
  <tr>
    <td>GRPSCC_REG</td>
    <td>0x1a00564c:RW</td>
  </tr>
  <tr>
    <td>GRPSFCG_REG</td>
    <td>0x1a005644:RW</td>
  </tr>
  <tr>
    <td>GRPVORG_REG</td>
    <td>0x1a005610:RW</td>
  </tr>
  <tr>
    <td>GRPZBCG_REG</td>
    <td>0x1a005640:RW</td>
  </tr>
  <tr>
    <td>GRP_FDBGB_REG</td>
    <td>0x1a005744:RW</td>
  </tr>
  <tr>
    <td>GRP_FDBGO_REG</td>
    <td>0x1a005740:RW</td>
  </tr>
  <tr>
    <td>GRP_FDBGR_REG</td>
    <td>0x1a005748:RW</td>
  </tr>
  <tr>
    <td>GRP_FDBGS_REG</td>
    <td>0x1a00574c:RW</td>
  </tr>
  <tr>
    <td>GRP_SDBG0_REG</td>
    <td>0x1a005750:RW</td>
  </tr>
  <tr>
    <td>GRSAADR_REG</td>
    <td>0x1a00581c:RW</td>
  </tr>
  <tr>
    <td>GRSACT_REG</td>
    <td>0x1a005820:RW</td>
  </tr>
  <tr>
    <td>GRSCFG_REG</td>
    <td>0x1a005804:RW</td>
  </tr>
  <tr>
    <td>GRSCS_REG</td>
    <td>0x1a005800:RW</td>
  </tr>
  <tr>
    <td>GRSDMAX_REG</td>
    <td>0x1a005830:RW</td>
  </tr>
  <tr>
    <td>GRSDMIN_REG</td>
    <td>0x1a00582c:RW</td>
  </tr>
  <tr>
    <td>GRSDOF_REG</td>
    <td>0x1a005824:RW</td>
  </tr>
  <tr>
    <td>GRSDOU_REG</td>
    <td>0x1a005828:RW</td>
  </tr>
  <tr>
    <td>GRSDZS_REG</td>
    <td>0x1a005840:RW</td>
  </tr>
  <tr>
    <td>GRSFSF_REG</td>
    <td>0x1a00583c:RW</td>
  </tr>
  <tr>
    <td>GRSHPX_REG</td>
    <td>0x1a005844:RW</td>
  </tr>
  <tr>
    <td>GRSLW_REG</td>
    <td>0x1a005838:RW</td>
  </tr>
  <tr>
    <td>GRSPADR_REG</td>
    <td>0x1a005814:RW</td>
  </tr>
  <tr>
    <td>GRSPCT_REG</td>
    <td>0x1a005818:RW</td>
  </tr>
  <tr>
    <td>GRSPSZ_REG</td>
    <td>0x1a005834:RW</td>
  </tr>
  <tr>
    <td>GRSSP_REG</td>
    <td>0x1a005810:RW</td>
  </tr>
  <tr>
    <td>GRSVADR_REG</td>
    <td>0x1a005808:RW</td>
  </tr>
  <tr>
    <td>GRSVFMT_REG</td>
    <td>0x1a00580c:RW</td>
  </tr>
  <tr>
    <td>GRS_DBGE_REG</td>
    <td>0x1a005900:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL0_REG</td>
    <td>0x1a00520c:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL1_REG</td>
    <td>0x1a00522c:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL2_REG</td>
    <td>0x1a00524c:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL3_REG</td>
    <td>0x1a00526c:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL4_REG</td>
    <td>0x1a00528c:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL5_REG</td>
    <td>0x1a0052ac:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL6_REG</td>
    <td>0x1a0052cc:RW</td>
  </tr>
  <tr>
    <td>GRTBCOL7_REG</td>
    <td>0x1a0052ec:RW</td>
  </tr>
  <tr>
    <td>GRTCDIM0_REG</td>
    <td>0x1a005308:RW</td>
  </tr>
  <tr>
    <td>GRTCDIM1_REG</td>
    <td>0x1a005388:RW</td>
  </tr>
  <tr>
    <td>GRTCFG0_REG</td>
    <td>0x1a005204:RW</td>
  </tr>
  <tr>
    <td>GRTCFG1_REG</td>
    <td>0x1a005224:RW</td>
  </tr>
  <tr>
    <td>GRTCFG2_REG</td>
    <td>0x1a005244:RW</td>
  </tr>
  <tr>
    <td>GRTCFG3_REG</td>
    <td>0x1a005264:RW</td>
  </tr>
  <tr>
    <td>GRTCFG4_REG</td>
    <td>0x1a005284:RW</td>
  </tr>
  <tr>
    <td>GRTCFG5_REG</td>
    <td>0x1a0052a4:RW</td>
  </tr>
  <tr>
    <td>GRTCFG6_REG</td>
    <td>0x1a0052c4:RW</td>
  </tr>
  <tr>
    <td>GRTCFG7_REG</td>
    <td>0x1a0052e4:RW</td>
  </tr>
  <tr>
    <td>GRTCOFF0_REG</td>
    <td>0x1a005304:RW</td>
  </tr>
  <tr>
    <td>GRTCOFF1_REG</td>
    <td>0x1a005384:RW</td>
  </tr>
  <tr>
    <td>GRTCS0_REG</td>
    <td>0x1a005200:RW</td>
  </tr>
  <tr>
    <td>GRTCS1_REG</td>
    <td>0x1a005280:RW</td>
  </tr>
  <tr>
    <td>GRTDBG0_REG</td>
    <td>0x1a005300:RW</td>
  </tr>
  <tr>
    <td>GRTDIM0_REG</td>
    <td>0x1a005208:RW</td>
  </tr>
  <tr>
    <td>GRTDIM1_REG</td>
    <td>0x1a005228:RW</td>
  </tr>
  <tr>
    <td>GRTDIM2_REG</td>
    <td>0x1a005248:RW</td>
  </tr>
  <tr>
    <td>GRTDIM3_REG</td>
    <td>0x1a005268:RW</td>
  </tr>
  <tr>
    <td>GRTDIM4_REG</td>
    <td>0x1a005288:RW</td>
  </tr>
  <tr>
    <td>GRTDIM5_REG</td>
    <td>0x1a0052a8:RW</td>
  </tr>
  <tr>
    <td>GRTDIM6_REG</td>
    <td>0x1a0052c8:RW</td>
  </tr>
  <tr>
    <td>GRTDIM7_REG</td>
    <td>0x1a0052e8:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS0_REG</td>
    <td>0x1a00521c:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS1_REG</td>
    <td>0x1a00523c:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS2_REG</td>
    <td>0x1a00525c:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS3_REG</td>
    <td>0x1a00527c:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS4_REG</td>
    <td>0x1a00529c:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS5_REG</td>
    <td>0x1a0052bc:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS6_REG</td>
    <td>0x1a0052dc:RW</td>
  </tr>
  <tr>
    <td>GRTLBIAS7_REG</td>
    <td>0x1a0052fc:RW</td>
  </tr>
  <tr>
    <td>GRTMPM0_BASE</td>
    <td>0x1A005E00</td>
  </tr>
  <tr>
    <td>GRTMPM0_REG</td>
    <td>0x1a005e00:RW</td>
  </tr>
  <tr>
    <td>GRTMPM1_BASE</td>
    <td>0x1A005F00</td>
  </tr>
  <tr>
    <td>GRTMPM1_REG</td>
    <td>0x1a005f00:RW</td>
  </tr>
  <tr>
    <td>GRTMPM_MASK</td>
    <td>0xFFFFFF00</td>
  </tr>
  <tr>
    <td>GRTPTBA0_REG</td>
    <td>0x1a005220:RW</td>
  </tr>
  <tr>
    <td>GRTPTBA1_REG</td>
    <td>0x1a0052a0:RW</td>
  </tr>
  <tr>
    <td>GRVVSTRD_REG</td>
    <td>0x1a005d00:RW</td>
  </tr>
  <tr>
    <td>GR_FBC_ADDR_MASK</td>
    <td>0x0000007F</td>
  </tr>
  <tr>
    <td>GR_FBC_BASE</td>
    <td>0x1A005400</td>
  </tr>
  <tr>
    <td>GR_FBC_DEBUG_ADDR_MASK</td>
    <td>0x7F</td>
  </tr>
  <tr>
    <td>GR_FBC_DEBUG_BASE</td>
    <td>0x1A005500</td>
  </tr>
  <tr>
    <td>GR_PPL_ADDR_MASK</td>
    <td>0x0000007F</td>
  </tr>
  <tr>
    <td>GR_PPL_BASE</td>
    <td>0x1A005600</td>
  </tr>
  <tr>
    <td>GR_PPL_DEBUG_ADDR_MASK</td>
    <td>0x0000001F</td>
  </tr>
  <tr>
    <td>GR_PPL_DEBUG_BASE</td>
    <td>0x1A005740</td>
  </tr>
  <tr>
    <td>GR_PSE_ADDR_MASK</td>
    <td>0x0000007f</td>
  </tr>
  <tr>
    <td>GR_PSE_BASE</td>
    <td>0x1A005800</td>
  </tr>
  <tr>
    <td>GR_PSE_DEBUG_ADDR_MASK</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>GR_PSE_DEBUG_BASE</td>
    <td>0x1A005900</td>
  </tr>
  <tr>
    <td>GR_SYSTEM_BASE</td>
    <td>0x1A005000</td>
  </tr>
  <tr>
    <td>GR_SYSTEM_DEBUG_BASE</td>
    <td>0x1A005100</td>
  </tr>
  <tr>
    <td>GR_TU_ADDR_MASK</td>
    <td>0x000000FF</td>
  </tr>
  <tr>
    <td>GR_TU_BASE0</td>
    <td>0x1A005200</td>
  </tr>
  <tr>
    <td>GR_TU_BASE1</td>
    <td>0x1A005220</td>
  </tr>
  <tr>
    <td>GR_TU_BASE2</td>
    <td>0x1A005240</td>
  </tr>
  <tr>
    <td>GR_TU_BASE3</td>
    <td>0x1A005260</td>
  </tr>
  <tr>
    <td>GR_TU_BASE4</td>
    <td>0x1A005280</td>
  </tr>
  <tr>
    <td>GR_TU_BASE5</td>
    <td>0x1A0052A0</td>
  </tr>
  <tr>
    <td>GR_TU_BASE6</td>
    <td>0x1A0052C0</td>
  </tr>
  <tr>
    <td>GR_TU_BASE7</td>
    <td>0x1A0052E0</td>
  </tr>
  <tr>
    <td>GR_TU_DBG_BASE</td>
    <td>0x1A005300</td>
  </tr>
  <tr>
    <td>GR_TU_UNIT_MASK</td>
    <td>0xFFFFFF1F</td>
  </tr>
  <tr>
    <td>GR_UNIFORM_ADDR_MASK</td>
    <td>0x00000fff</td>
  </tr>
  <tr>
    <td>GR_UNIFORM_BASE</td>
    <td>0x1a00c000</td>
  </tr>
  <tr>
    <td>GR_UNIFORM_SIZE</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td>GR_VCACHE_ADDR_MASK</td>
    <td>0x00001fff</td>
  </tr>
  <tr>
    <td>GR_VCACHE_BASE</td>
    <td>0x1a00a000</td>
  </tr>
  <tr>
    <td>GR_VCACHE_SIZE</td>
    <td>0x00002000</td>
  </tr>
  <tr>
    <td>GR_VCD_ADDR_MASK</td>
    <td>0x0000007f</td>
  </tr>
  <tr>
    <td>GR_VCD_BASE</td>
    <td>0x1A005A00</td>
  </tr>
  <tr>
    <td>GR_VCM_ADDR_MASK</td>
    <td>0x0000003f</td>
  </tr>
  <tr>
    <td>GR_VCM_BASE</td>
    <td>0x1A005C00</td>
  </tr>
  <tr>
    <td>GR_VCM_CI_ADDR_MASK</td>
    <td>0x0000007f</td>
  </tr>
  <tr>
    <td>GR_VCM_CI_BASE</td>
    <td>0x1A005C80</td>
  </tr>
  <tr>
    <td>GR_VPM_VRFCFG_ADDR_MASK</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>GR_VPM_VRFCFG_BASE</td>
    <td>0x1A005D00</td>
  </tr>
  <tr>
    <td>HW_POINTER_TO_ADDRESS(pointer)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>HW_REGISTER_RO(addr)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>HW_REGISTER_RW(addr)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I1CACHE_BASE_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>I2CA_0_REG</td>
    <td>0x7e20500c:RW</td>
  </tr>
  <tr>
    <td>I2CA_1_REG</td>
    <td>0x7e80400c:RW</td>
  </tr>
  <tr>
    <td>I2CA_2_REG</td>
    <td>0x7e80500c:RW</td>
  </tr>
  <tr>
    <td>I2CA_3_REG</td>
    <td>I2C_BASE_3 + 0x0C:RW</td>
  </tr>
  <tr>
    <td>I2CA_REG</td>
    <td>0x7e20500c:RW</td>
  </tr>
  <tr>
    <td>I2CA_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CCLKT_0_REG</td>
    <td>0x7e20501c:RW</td>
  </tr>
  <tr>
    <td>I2CCLKT_1_REG</td>
    <td>0x7e80401c:RW</td>
  </tr>
  <tr>
    <td>I2CCLKT_2_REG</td>
    <td>0x7e80501c:RW</td>
  </tr>
  <tr>
    <td>I2CCLKT_3_REG</td>
    <td>I2C_BASE_3 + 0x1C:RW</td>
  </tr>
  <tr>
    <td>I2CCLKT_REG</td>
    <td>0x7e20501c:RW</td>
  </tr>
  <tr>
    <td>I2CCLKT_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CC_0_REG</td>
    <td>0x7e205000:RW</td>
  </tr>
  <tr>
    <td>I2CC_1_REG</td>
    <td>0x7e804000:RW</td>
  </tr>
  <tr>
    <td>I2CC_2_REG</td>
    <td>0x7e805000:RW</td>
  </tr>
  <tr>
    <td>I2CC_3_REG</td>
    <td>I2C_BASE_3 + 0x00:RW</td>
  </tr>
  <tr>
    <td>I2CC_CLEAR</td>
    <td>48</td>
  </tr>
  <tr>
    <td>I2CC_EN</td>
    <td>0x8000</td>
  </tr>
  <tr>
    <td>I2CC_INTD</td>
    <td>256</td>
  </tr>
  <tr>
    <td>I2CC_INTR</td>
    <td>0x400</td>
  </tr>
  <tr>
    <td>I2CC_INTT</td>
    <td>0x200</td>
  </tr>
  <tr>
    <td>I2CC_READ</td>
    <td>1</td>
  </tr>
  <tr>
    <td>I2CC_REG</td>
    <td>0x7e205000:RW</td>
  </tr>
  <tr>
    <td>I2CC_START</td>
    <td>128</td>
  </tr>
  <tr>
    <td>I2CC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CDEL_0_REG</td>
    <td>0x7e205018:RW</td>
  </tr>
  <tr>
    <td>I2CDEL_1_REG</td>
    <td>0x7e804018:RW</td>
  </tr>
  <tr>
    <td>I2CDEL_2_REG</td>
    <td>0x7e805018:RW</td>
  </tr>
  <tr>
    <td>I2CDEL_3_REG</td>
    <td>I2C_BASE_3 + 0x18:RW</td>
  </tr>
  <tr>
    <td>I2CDEL_FEDL</td>
    <td>(16)</td>
  </tr>
  <tr>
    <td>I2CDEL_REDL</td>
    <td>(0)</td>
  </tr>
  <tr>
    <td>I2CDEL_REG</td>
    <td>0x7e205018:RW</td>
  </tr>
  <tr>
    <td>I2CDEL_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CDIV_0_REG</td>
    <td>0x7e205014:RW</td>
  </tr>
  <tr>
    <td>I2CDIV_1_REG</td>
    <td>0x7e804014:RW</td>
  </tr>
  <tr>
    <td>I2CDIV_2_REG</td>
    <td>0x7e805014:RW</td>
  </tr>
  <tr>
    <td>I2CDIV_3_REG</td>
    <td>I2C_BASE_3 + 0x14:RW</td>
  </tr>
  <tr>
    <td>I2CDIV_REG</td>
    <td>0x7e205014:RW</td>
  </tr>
  <tr>
    <td>I2CDIV_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CDLEN_0_REG</td>
    <td>0x7e205008:RW</td>
  </tr>
  <tr>
    <td>I2CDLEN_1_REG</td>
    <td>0x7e804008:RW</td>
  </tr>
  <tr>
    <td>I2CDLEN_2_REG</td>
    <td>0x7e805008:RW</td>
  </tr>
  <tr>
    <td>I2CDLEN_3_REG</td>
    <td>I2C_BASE_3 + 0x08:RW</td>
  </tr>
  <tr>
    <td>I2CDLEN_REG</td>
    <td>0x7e205008:RW</td>
  </tr>
  <tr>
    <td>I2CDLEN_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CFIFO_0_REG</td>
    <td>0x7e205010:RW</td>
  </tr>
  <tr>
    <td>I2CFIFO_1_REG</td>
    <td>0x7e804010:RW</td>
  </tr>
  <tr>
    <td>I2CFIFO_2_REG</td>
    <td>0x7e805010:RW</td>
  </tr>
  <tr>
    <td>I2CFIFO_3_REG</td>
    <td>I2C_BASE_3 + 0x10:RW</td>
  </tr>
  <tr>
    <td>I2CFIFO_REG</td>
    <td>0x7e205010:RW</td>
  </tr>
  <tr>
    <td>I2CFIFO_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2CS_0_REG</td>
    <td>0x7e205004:RW</td>
  </tr>
  <tr>
    <td>I2CS_1_REG</td>
    <td>0x7e804004:RW</td>
  </tr>
  <tr>
    <td>I2CS_2_REG</td>
    <td>0x7e805004:RW</td>
  </tr>
  <tr>
    <td>I2CS_3_REG</td>
    <td>I2C_BASE_3 + 0x04:RW</td>
  </tr>
  <tr>
    <td>I2CS_CLKT</td>
    <td>0x200</td>
  </tr>
  <tr>
    <td>I2CS_DONE</td>
    <td>2</td>
  </tr>
  <tr>
    <td>I2CS_ERR</td>
    <td>256</td>
  </tr>
  <tr>
    <td>I2CS_REG</td>
    <td>0x7e205004:RW</td>
  </tr>
  <tr>
    <td>I2CS_RXD</td>
    <td>32</td>
  </tr>
  <tr>
    <td>I2CS_RXF</td>
    <td>128</td>
  </tr>
  <tr>
    <td>I2CS_RXR</td>
    <td>8</td>
  </tr>
  <tr>
    <td>I2CS_TA</td>
    <td>1</td>
  </tr>
  <tr>
    <td>I2CS_TXD</td>
    <td>16</td>
  </tr>
  <tr>
    <td>I2CS_TXE</td>
    <td>64</td>
  </tr>
  <tr>
    <td>I2CS_TXW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>I2CS_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>I2C_BASE_0</td>
    <td>0x7e205000</td>
  </tr>
  <tr>
    <td>I2C_BASE_1</td>
    <td>0x7e804000</td>
  </tr>
  <tr>
    <td>I2C_BASE_2</td>
    <td>0x7e805000</td>
  </tr>
  <tr>
    <td>IC0CS_REG</td>
    <td>0x7ee02000:RW</td>
  </tr>
  <tr>
    <td>IC1CS_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IC1END_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IC1START_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IC_0_REG</td>
    <td>0x7e002000:RW</td>
  </tr>
  <tr>
    <td>IC_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IC_MASK0_REG</td>
    <td>0x7e002010:RW</td>
  </tr>
  <tr>
    <td>IC_REG</td>
    <td>0x7e002000:RW</td>
  </tr>
  <tr>
    <td>IC_VADDR_REG</td>
    <td>0x7e002030:RW</td>
  </tr>
  <tr>
    <td>IDCCFG_REG</td>
    <td>0x10002014:RW</td>
  </tr>
  <tr>
    <td>IDCCMD_REG</td>
    <td>0x10002010:RW</td>
  </tr>
  <tr>
    <td>IDCKEYHU_REG</td>
    <td>0x10002008:RW</td>
  </tr>
  <tr>
    <td>IDCKEYLU_REG</td>
    <td>0x1000200C:RW</td>
  </tr>
  <tr>
    <td>IDCKSEL_REG</td>
    <td>0x10002018:RW</td>
  </tr>
  <tr>
    <td>IDCLVWMCU_REG</td>
    <td>0x10002000:RW</td>
  </tr>
  <tr>
    <td>IDCLVWMC_REG</td>
    <td>0x10002020:RW</td>
  </tr>
  <tr>
    <td>IDCMDIDU_REG</td>
    <td>0x10002004:RW</td>
  </tr>
  <tr>
    <td>IDCMDID_REG</td>
    <td>0x10002024:RW</td>
  </tr>
  <tr>
    <td>IFORCE0_0_REG</td>
    <td>0x7e002040:RW</td>
  </tr>
  <tr>
    <td>IFORCE0_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IFORCE1_0_REG</td>
    <td>0x7e002044:RW</td>
  </tr>
  <tr>
    <td>IFORCE1_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK0_0_REG</td>
    <td>0x7e002010:RW</td>
  </tr>
  <tr>
    <td>IMASK0_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK0_REG</td>
    <td>0x7e002010:RW</td>
  </tr>
  <tr>
    <td>IMASK1_0_REG</td>
    <td>0x7e002014:RW</td>
  </tr>
  <tr>
    <td>IMASK1_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK1_REG</td>
    <td>0x7e002014:RW</td>
  </tr>
  <tr>
    <td>IMASK2_0_REG</td>
    <td>0x7e002018:RW</td>
  </tr>
  <tr>
    <td>IMASK2_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK2_REG</td>
    <td>0x7e002018:RW</td>
  </tr>
  <tr>
    <td>IMASK3_0_REG</td>
    <td>0x7e00201c:RW</td>
  </tr>
  <tr>
    <td>IMASK3_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK3_REG</td>
    <td>0x7e00201c:RW</td>
  </tr>
  <tr>
    <td>IMASK4_0_REG</td>
    <td>0x7e002020:RW</td>
  </tr>
  <tr>
    <td>IMASK4_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK5_0_REG</td>
    <td>0x7e002024:RW</td>
  </tr>
  <tr>
    <td>IMASK5_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK6_0_REG</td>
    <td>0x7e002028:RW</td>
  </tr>
  <tr>
    <td>IMASK6_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASK7_0_REG</td>
    <td>0x7e00202c:RW</td>
  </tr>
  <tr>
    <td>IMASK7_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IMASKx_0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IMASKx_1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>INTERRUPT_3D</td>
    <td>74</td>
  </tr>
  <tr>
    <td>INTERRUPT_ADC</td>
    <td>122</td>
  </tr>
  <tr>
    <td>INTERRUPT_ARM</td>
    <td>94</td>
  </tr>
  <tr>
    <td>INTERRUPT_ASDIO</td>
    <td>126</td>
  </tr>
  <tr>
    <td>INTERRUPT_AUXIO</td>
    <td>93</td>
  </tr>
  <tr>
    <td>INTERRUPT_AVE</td>
    <td>101</td>
  </tr>
  <tr>
    <td>INTERRUPT_AVSPMON</td>
    <td>127</td>
  </tr>
  <tr>
    <td>INTERRUPT_CAM0</td>
    <td>102</td>
  </tr>
  <tr>
    <td>INTERRUPT_CAM1</td>
    <td>103</td>
  </tr>
  <tr>
    <td>INTERRUPT_CCP2</td>
    <td>102</td>
  </tr>
  <tr>
    <td>INTERRUPT_CCP2TX</td>
    <td>98</td>
  </tr>
  <tr>
    <td>INTERRUPT_CDP</td>
    <td>110</td>
  </tr>
  <tr>
    <td>INTERRUPT_CODEC0</td>
    <td>68</td>
  </tr>
  <tr>
    <td>INTERRUPT_CODEC1</td>
    <td>69</td>
  </tr>
  <tr>
    <td>INTERRUPT_CODEC2</td>
    <td>70</td>
  </tr>
  <tr>
    <td>INTERRUPT_CPG</td>
    <td>124</td>
  </tr>
  <tr>
    <td>INTERRUPT_CPR</td>
    <td>111</td>
  </tr>
  <tr>
    <td>INTERRUPT_CRYPTO</td>
    <td>98</td>
  </tr>
  <tr>
    <td>INTERRUPT_CSI2</td>
    <td>103</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA0</td>
    <td>80</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA1</td>
    <td>81</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA10</td>
    <td>90</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA11</td>
    <td>91</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA11_12_13_14</td>
    <td>91</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA12</td>
    <td>92</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA13</td>
    <td>93</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA14</td>
    <td>94</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA15</td>
    <td>95</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA2</td>
    <td>82</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA3</td>
    <td>83</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA4</td>
    <td>84</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA5</td>
    <td>85</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA6</td>
    <td>86</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA7</td>
    <td>87</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA8</td>
    <td>88</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA9</td>
    <td>89</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA_ALL</td>
    <td>92</td>
  </tr>
  <tr>
    <td>INTERRUPT_DMA_VPU</td>
    <td>95</td>
  </tr>
  <tr>
    <td>INTERRUPT_DSI0</td>
    <td>100</td>
  </tr>
  <tr>
    <td>INTERRUPT_DSI1</td>
    <td>108</td>
  </tr>
  <tr>
    <td>INTERRUPT_DUMMY</td>
    <td>127</td>
  </tr>
  <tr>
    <td>INTERRUPT_EXCEPTION_NUM</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTERRUPT_EXCEPTION_OFFSET</td>
    <td>0</td>
  </tr>
  <tr>
    <td>INTERRUPT_GPIO0</td>
    <td>112</td>
  </tr>
  <tr>
    <td>INTERRUPT_GPIO1</td>
    <td>113</td>
  </tr>
  <tr>
    <td>INTERRUPT_GPIO2</td>
    <td>114</td>
  </tr>
  <tr>
    <td>INTERRUPT_GPIO3</td>
    <td>116</td>
  </tr>
  <tr>
    <td>INTERRUPT_GPION</td>
    <td>115</td>
  </tr>
  <tr>
    <td>INTERRUPT_HARDINT_NUM</td>
    <td>64</td>
  </tr>
  <tr>
    <td>INTERRUPT_HARDINT_OFFSET</td>
    <td>64</td>
  </tr>
  <tr>
    <td>INTERRUPT_HDMI0</td>
    <td>104</td>
  </tr>
  <tr>
    <td>INTERRUPT_HDMI1</td>
    <td>105</td>
  </tr>
  <tr>
    <td>INTERRUPT_HOSTINTERFACE</td>
    <td>96</td>
  </tr>
  <tr>
    <td>INTERRUPT_HOSTPORT</td>
    <td>96</td>
  </tr>
  <tr>
    <td>INTERRUPT_HW_NUM</td>
    <td>(64)</td>
  </tr>
  <tr>
    <td>INTERRUPT_HW_OFFSET</td>
    <td>(64)</td>
  </tr>
  <tr>
    <td>INTERRUPT_I2C</td>
    <td>117</td>
  </tr>
  <tr>
    <td>INTERRUPT_I2C_SLV</td>
    <td>107</td>
  </tr>
  <tr>
    <td>INTERRUPT_I2SPCM</td>
    <td>119</td>
  </tr>
  <tr>
    <td>INTERRUPT_ISP</td>
    <td>72</td>
  </tr>
  <tr>
    <td>INTERRUPT_JPEG</td>
    <td>71</td>
  </tr>
  <tr>
    <td>INTERRUPT_MULTICORESYNC0</td>
    <td>76</td>
  </tr>
  <tr>
    <td>INTERRUPT_MULTICORESYNC1</td>
    <td>77</td>
  </tr>
  <tr>
    <td>INTERRUPT_MULTICORESYNC2</td>
    <td>78</td>
  </tr>
  <tr>
    <td>INTERRUPT_MULTICORESYNC3</td>
    <td>79</td>
  </tr>
  <tr>
    <td>INTERRUPT_PARALLELCAMERA</td>
    <td>107</td>
  </tr>
  <tr>
    <td>INTERRUPT_PIXELVALVE0</td>
    <td>108</td>
  </tr>
  <tr>
    <td>INTERRUPT_PIXELVALVE1</td>
    <td>106</td>
  </tr>
  <tr>
    <td>INTERRUPT_PLL</td>
    <td>109</td>
  </tr>
  <tr>
    <td>INTERRUPT_PWA0</td>
    <td>109</td>
  </tr>
  <tr>
    <td>INTERRUPT_PWA1</td>
    <td>110</td>
  </tr>
  <tr>
    <td>INTERRUPT_RNG</td>
    <td>125</td>
  </tr>
  <tr>
    <td>INTERRUPT_SDC</td>
    <td>99</td>
  </tr>
  <tr>
    <td>INTERRUPT_SDCARDHOST</td>
    <td>120</td>
  </tr>
  <tr>
    <td>INTERRUPT_SDIO</td>
    <td>120</td>
  </tr>
  <tr>
    <td>INTERRUPT_SLIMBUS</td>
    <td>116</td>
  </tr>
  <tr>
    <td>INTERRUPT_SMI</td>
    <td>111</td>
  </tr>
  <tr>
    <td>INTERRUPT_SOFTINT_NUM</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTERRUPT_SOFTINT_OFFSET</td>
    <td>32</td>
  </tr>
  <tr>
    <td>INTERRUPT_SPARE1</td>
    <td>99</td>
  </tr>
  <tr>
    <td>INTERRUPT_SPARE2</td>
    <td>124</td>
  </tr>
  <tr>
    <td>INTERRUPT_SPARE3</td>
    <td>125</td>
  </tr>
  <tr>
    <td>INTERRUPT_SPARE4</td>
    <td>126</td>
  </tr>
  <tr>
    <td>INTERRUPT_SPARE5</td>
    <td>127</td>
  </tr>
  <tr>
    <td>INTERRUPT_SPI</td>
    <td>118</td>
  </tr>
  <tr>
    <td>INTERRUPT_SW_NUM</td>
    <td>(32)</td>
  </tr>
  <tr>
    <td>INTERRUPT_SW_OFFSET</td>
    <td>(32)</td>
  </tr>
  <tr>
    <td>INTERRUPT_TIMER0</td>
    <td>64</td>
  </tr>
  <tr>
    <td>INTERRUPT_TIMER1</td>
    <td>65</td>
  </tr>
  <tr>
    <td>INTERRUPT_TIMER2</td>
    <td>66</td>
  </tr>
  <tr>
    <td>INTERRUPT_TIMER3</td>
    <td>67</td>
  </tr>
  <tr>
    <td>INTERRUPT_TRANSPOSER</td>
    <td>75</td>
  </tr>
  <tr>
    <td>INTERRUPT_UART</td>
    <td>121</td>
  </tr>
  <tr>
    <td>INTERRUPT_UART_SPI0_SPI1</td>
    <td>93</td>
  </tr>
  <tr>
    <td>INTERRUPT_USB</td>
    <td>73</td>
  </tr>
  <tr>
    <td>INTERRUPT_VEC</td>
    <td>123</td>
  </tr>
  <tr>
    <td>INTERRUPT_VECTOR_BASE</td>
    <td>0</td>
  </tr>
  <tr>
    <td>INTERRUPT_VIDEOSCALER</td>
    <td>97</td>
  </tr>
  <tr>
    <td>INT_CTL_BASE_ADDR1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IPROFILE_0_REG</td>
    <td>0x7e002038:RW</td>
  </tr>
  <tr>
    <td>IPROFILE_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>ISRC0_0_REG</td>
    <td>0x7e002008:RO</td>
  </tr>
  <tr>
    <td>ISRC0_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>ISRC1_0_REG</td>
    <td>0x7e00200c:RO</td>
  </tr>
  <tr>
    <td>ISRC1_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>ISRC_REG</td>
    <td>0x7e002008:RO</td>
  </tr>
  <tr>
    <td>IS_0_REG</td>
    <td>0x7e002004:RO</td>
  </tr>
  <tr>
    <td>IS_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IS_ALIAS_COHERENT(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_DIRECT(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_L1L2_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_L1_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_NONALLOCATING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_NORMAL(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_NOT_L1(p)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_PERIPHERAL(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_ALIAS_STREAMING(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>IS_REG</td>
    <td>0x7e002004:RO</td>
  </tr>
  <tr>
    <td>IVADDR_0_REG</td>
    <td>0x7e002030:RW</td>
  </tr>
  <tr>
    <td>IVADDR_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>IWAKEUP_0_REG</td>
    <td>0x7e002034:RW</td>
  </tr>
  <tr>
    <td>IWAKEUP_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>JC0BA_REG</td>
    <td>0x7e00504c:RW</td>
  </tr>
  <tr>
    <td>JC0S_REG</td>
    <td>0x7e005058:RW</td>
  </tr>
  <tr>
    <td>JC0W_REG</td>
    <td>0x7e005064:RW</td>
  </tr>
  <tr>
    <td>JC1BA_REG</td>
    <td>0x7e005050:RW</td>
  </tr>
  <tr>
    <td>JC1S_REG</td>
    <td>0x7e00505c:RW</td>
  </tr>
  <tr>
    <td>JC1W_REG</td>
    <td>0x7e005068:RW</td>
  </tr>
  <tr>
    <td>JC2BA_REG</td>
    <td>0x7e005054:RW</td>
  </tr>
  <tr>
    <td>JC2S_REG</td>
    <td>0x7e005060:RW</td>
  </tr>
  <tr>
    <td>JC2W_REG</td>
    <td>0x7e00506c:RW</td>
  </tr>
  <tr>
    <td>JCBA_REG</td>
    <td>0x7e005010:RW</td>
  </tr>
  <tr>
    <td>JCTRL_DCTEN</td>
    <td>16</td>
  </tr>
  <tr>
    <td>JCTRL_FLUSH</td>
    <td>4</td>
  </tr>
  <tr>
    <td>JCTRL_MODE</td>
    <td>1</td>
  </tr>
  <tr>
    <td>JCTRL_REG</td>
    <td>0x7e005000:RW</td>
  </tr>
  <tr>
    <td>JCTRL_RESET</td>
    <td>8</td>
  </tr>
  <tr>
    <td>JCTRL_START</td>
    <td>128</td>
  </tr>
  <tr>
    <td>JCTRL_STUFF</td>
    <td>2</td>
  </tr>
  <tr>
    <td>JDCCTRL_DCCOMP_MASK</td>
    <td>0xFFFF</td>
  </tr>
  <tr>
    <td>JDCCTRL_DISDC</td>
    <td>0x100000</td>
  </tr>
  <tr>
    <td>JDCCTRL_REG</td>
    <td>0x7e00500c:RW</td>
  </tr>
  <tr>
    <td>JDCCTRL_SETDC(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>JHADDR_REG</td>
    <td>0x7e005028:RW</td>
  </tr>
  <tr>
    <td>JHADDR_TABLEF</td>
    <td>0x80000000</td>
  </tr>
  <tr>
    <td>JHWDATA_REG</td>
    <td>0x7e00502c:RW</td>
  </tr>
  <tr>
    <td>JICST_CDONE</td>
    <td>0x10000</td>
  </tr>
  <tr>
    <td>JICST_ERR</td>
    <td>0x80000</td>
  </tr>
  <tr>
    <td>JICST_INTCD</td>
    <td>1</td>
  </tr>
  <tr>
    <td>JICST_INTE</td>
    <td>8</td>
  </tr>
  <tr>
    <td>JICST_INTM</td>
    <td>4</td>
  </tr>
  <tr>
    <td>JICST_INTSD</td>
    <td>2</td>
  </tr>
  <tr>
    <td>JICST_MARKER</td>
    <td>0x40000</td>
  </tr>
  <tr>
    <td>JICST_REG</td>
    <td>0x7e005004:RW</td>
  </tr>
  <tr>
    <td>JICST_SDONE</td>
    <td>0x20000</td>
  </tr>
  <tr>
    <td>JMADDR_REG</td>
    <td>0x7e005030:RW</td>
  </tr>
  <tr>
    <td>JMCTRL_420_MODE</td>
    <td>0</td>
  </tr>
  <tr>
    <td>JMCTRL_422_MODE</td>
    <td>0x4000</td>
  </tr>
  <tr>
    <td>JMCTRL_444_MODE</td>
    <td>0x8000</td>
  </tr>
  <tr>
    <td>JMCTRL_AC_TAB(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>JMCTRL_CMP(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>JMCTRL_DC_TAB(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>JMCTRL_NUMCMP</td>
    <td>256</td>
  </tr>
  <tr>
    <td>JMCTRL_REG</td>
    <td>0x7e005008:RW</td>
  </tr>
  <tr>
    <td>JMCTRL_UNUSED_BITS</td>
    <td>0xf800</td>
  </tr>
  <tr>
    <td>JMOP_REG</td>
    <td>0x7e005024:RW</td>
  </tr>
  <tr>
    <td>JMWDATA_REG</td>
    <td>0x7e005034:RW</td>
  </tr>
  <tr>
    <td>JNCB_REG</td>
    <td>0x7e005014:RW</td>
  </tr>
  <tr>
    <td>JNSB_REG</td>
    <td>0x7e00501c:RW</td>
  </tr>
  <tr>
    <td>JOADDR_REG</td>
    <td>0x7e005038:RW</td>
  </tr>
  <tr>
    <td>JOWDATA_REG</td>
    <td>0x7e00503c:RW</td>
  </tr>
  <tr>
    <td>JQADDR_REG</td>
    <td>0x7e005040:RW</td>
  </tr>
  <tr>
    <td>JQCTRL_REG</td>
    <td>0x7e005048:RW</td>
  </tr>
  <tr>
    <td>JQWDATA_REG</td>
    <td>0x7e005044:RW</td>
  </tr>
  <tr>
    <td>JSBO_REG</td>
    <td>0x7e005020:RW</td>
  </tr>
  <tr>
    <td>JSDA_REG</td>
    <td>0x7e005018:RW</td>
  </tr>
  <tr>
    <td>L2CACHE_SIZE</td>
    <td>(1024 * 128)</td>
  </tr>
  <tr>
    <td>L2CS_REG</td>
    <td>0x7ee01000:RW</td>
  </tr>
  <tr>
    <td>L2END_REG</td>
    <td>0x7ee01008:RW</td>
  </tr>
  <tr>
    <td>L2START_REG</td>
    <td>0x7ee01004:RW</td>
  </tr>
  <tr>
    <td>MAX_DMA_NUM</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MAX_DMA_SUB</td>
    <td>1</td>
  </tr>
  <tr>
    <td>MAX_EXCEPTION_NUM</td>
    <td>8</td>
  </tr>
  <tr>
    <td>MAX_GPIO_NUM</td>
    <td>2</td>
  </tr>
  <tr>
    <td>MAX_TIMER_NUM</td>
    <td>4</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_ICCLR_0_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x98:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_ICCLR_1_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x9C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_ICSET_0_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x90:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_ICSET_1_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x94:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_IREQ_0_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x84:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_IREQ_1_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x88:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_0_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xA0:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_1_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xA4:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_2_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xA8:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_3_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xAC:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_4_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xB0:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_5_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xB4:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_6_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xB8:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_7_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xBC:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_MBOX_MASK(num)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_NUM_SEMAPHORES</td>
    <td>(32)</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK(num)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_0_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x00:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_10_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x28:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_11_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x2C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_12_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x30:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_13_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x34:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_14_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x38:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_15_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x3C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_16_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x40:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_17_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x44:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_18_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x48:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_19_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x4C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_1_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x04:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_20_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x50:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_21_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x54:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_22_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x58:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_23_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x5C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_24_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x60:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_25_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x64:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_26_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x68:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_27_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x6C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_28_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x70:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_29_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x74:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_2_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x08:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_30_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x78:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_31_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x7C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_3_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x0C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_4_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x10:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_5_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x14:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_6_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x18:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_7_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x1C:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_8_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x20:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_MASK_9_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x24:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_SEMA_STATUS_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0x80:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_VPU_SEMA_0_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xC0:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_VPU_SEMA_1_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xC4:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_VPU_SEMA_STATUS_REG</td>
    <td>MULTICORE_SYNC_BASE_ADDRESS + 0xC8:RW</td>
  </tr>
  <tr>
    <td>MULTICORE_SYNC_VPU_SEMA_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>NIOREQ_REG</td>
    <td>0x7e008000:RW</td>
  </tr>
  <tr>
    <td>NOWNT_REG</td>
    <td>0x7e008004:RW</td>
  </tr>
  <tr>
    <td>PCMCS_DMAEN</td>
    <td>0x200</td>
  </tr>
  <tr>
    <td>PCMCS_EN</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PCMCS_INTE</td>
    <td>0x1000</td>
  </tr>
  <tr>
    <td>PCMCS_INTR</td>
    <td>0x800</td>
  </tr>
  <tr>
    <td>PCMCS_INTT</td>
    <td>0x400</td>
  </tr>
  <tr>
    <td>PCMCS_REG</td>
    <td>PCM_BASE_ADDRESS + 0x00:RW</td>
  </tr>
  <tr>
    <td>PCMCS_RXCLR</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PCMCS_RXD</td>
    <td>0x100000</td>
  </tr>
  <tr>
    <td>PCMCS_RXERR</td>
    <td>0x10000</td>
  </tr>
  <tr>
    <td>PCMCS_RXF</td>
    <td>0x400000</td>
  </tr>
  <tr>
    <td>PCMCS_RXON</td>
    <td>2</td>
  </tr>
  <tr>
    <td>PCMCS_RXR</td>
    <td>0x40000</td>
  </tr>
  <tr>
    <td>PCMCS_RXSEX</td>
    <td>0x800000</td>
  </tr>
  <tr>
    <td>PCMCS_RXSYNC</td>
    <td>0x4000</td>
  </tr>
  <tr>
    <td>PCMCS_RXTHR_1_QUARTER</td>
    <td>128</td>
  </tr>
  <tr>
    <td>PCMCS_RXTHR_3_QUARTER</td>
    <td>256</td>
  </tr>
  <tr>
    <td>PCMCS_RXTHR_EMPTY</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PCMCS_RXTHR_FULL</td>
    <td>0x180</td>
  </tr>
  <tr>
    <td>PCMCS_RXTHR_LSB</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PCMCS_SYNC</td>
    <td>0x1000000</td>
  </tr>
  <tr>
    <td>PCMCS_TXCLR</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PCMCS_TXD</td>
    <td>0x80000</td>
  </tr>
  <tr>
    <td>PCMCS_TXE</td>
    <td>0x200000</td>
  </tr>
  <tr>
    <td>PCMCS_TXERR</td>
    <td>0x8000</td>
  </tr>
  <tr>
    <td>PCMCS_TXON</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PCMCS_TXSYNC</td>
    <td>0x2000</td>
  </tr>
  <tr>
    <td>PCMCS_TXTHR_1_QUARTER</td>
    <td>32</td>
  </tr>
  <tr>
    <td>PCMCS_TXTHR_3_QUARTER</td>
    <td>64</td>
  </tr>
  <tr>
    <td>PCMCS_TXTHR_EMPTY</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PCMCS_TXTHR_FULL</td>
    <td>96</td>
  </tr>
  <tr>
    <td>PCMCS_TXTHR_LSB</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PCMCS_TXW</td>
    <td>0x20000</td>
  </tr>
  <tr>
    <td>PCMDREQ_REG</td>
    <td>PCM_BASE_ADDRESS + 0x14:RW</td>
  </tr>
  <tr>
    <td>PCMDREQ_RXDREQTHR_LSB</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PCMDREQ_RXPANICTHR_LSB</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PCMDREQ_TXDREQTHR_LSB</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PCMDREQ_TXPANICTHR_LSB</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PCMFIFO_REG</td>
    <td>PCM_BASE_ADDRESS + 0x04:RW</td>
  </tr>
  <tr>
    <td>PCMINTEN_REG</td>
    <td>0x7e203018:RW</td>
  </tr>
  <tr>
    <td>PCMINTSTC_REG</td>
    <td>0x7e20301c:RW</td>
  </tr>
  <tr>
    <td>PCMMODE_CLKI</td>
    <td>0x400000</td>
  </tr>
  <tr>
    <td>PCMMODE_CLKM</td>
    <td>0x800000</td>
  </tr>
  <tr>
    <td>PCMMODE_FLEN</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PCMMODE_FRXP</td>
    <td>0x2000000</td>
  </tr>
  <tr>
    <td>PCMMODE_FSI</td>
    <td>0x100000</td>
  </tr>
  <tr>
    <td>PCMMODE_FSLEN</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PCMMODE_FSM</td>
    <td>0x200000</td>
  </tr>
  <tr>
    <td>PCMMODE_FTXP</td>
    <td>0x1000000</td>
  </tr>
  <tr>
    <td>PCMMODE_PDMRX</td>
    <td>0x4000000</td>
  </tr>
  <tr>
    <td>PCMMODE_PDMRXN</td>
    <td>0x8000000</td>
  </tr>
  <tr>
    <td>PCMMODE_REG</td>
    <td>PCM_BASE_ADDRESS + 0x08:RW</td>
  </tr>
  <tr>
    <td>PCMRXC_REG</td>
    <td>PCM_BASE_ADDRESS + 0x0C:RW</td>
  </tr>
  <tr>
    <td>PCMTXC_REG</td>
    <td>PCM_BASE_ADDRESS + 0x10:RW</td>
  </tr>
  <tr>
    <td>PERFMON_BASE_ADDRESS</td>
    <td>0x7e20d000</td>
  </tr>
  <tr>
    <td>PIXELVALVE_0_BASE_ADDRESS</td>
    <td>0x7e206000</td>
  </tr>
  <tr>
    <td>PIXELVALVE_1_BASE_ADDRESS</td>
    <td>0x7e207000</td>
  </tr>
  <tr>
    <td>PIXELVALVE_2_BASE_ADDRESS</td>
    <td>0x7e807000</td>
  </tr>
  <tr>
    <td>PIXELVALVE_C_0_REG</td>
    <td>0x7e206000:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_C_1_REG</td>
    <td>0x7e207000:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_C_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_HSYNC_0</td>
    <td>PIXELVALVE0_HSYNC</td>
  </tr>
  <tr>
    <td>PIXELVALVE_HSYNC_1</td>
    <td>PIXELVALVE1_HSYNC</td>
  </tr>
  <tr>
    <td>PIXELVALVE_HSYNC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_INTEN_0_REG</td>
    <td>0x7e206024:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_INTEN_1_REG</td>
    <td>0x7e207024:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_INTEN_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_INTSTAT_0_REG</td>
    <td>0x7e206028:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_INTSTAT_1_REG</td>
    <td>0x7e207028:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_INTSTAT_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_STAT_0_REG</td>
    <td>0x7e20602c:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_STAT_1_REG</td>
    <td>0x7e20702c:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_STAT_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VC_0_REG</td>
    <td>0x7e206004:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VC_1_REG</td>
    <td>0x7e207004:RW</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VSIZE_0</td>
    <td>PIXELVALVE0_VSIZE</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VSIZE_1</td>
    <td>PIXELVALVE1_VSIZE</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VSIZE_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VSYNC_0</td>
    <td>PIXELVALVE0_VSYNC</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VSYNC_1</td>
    <td>PIXELVALVE1_VSYNC</td>
  </tr>
  <tr>
    <td>PIXELVALVE_VSYNC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>POWERMAN_BASE_ADDRESS</td>
    <td>0x7e100000</td>
  </tr>
  <tr>
    <td>PRMCS_REG</td>
    <td>0x7e20d000:RW</td>
  </tr>
  <tr>
    <td>PRMCV_REG</td>
    <td>0x7e20d004:RW</td>
  </tr>
  <tr>
    <td>PRMSCC_REG</td>
    <td>0x7e20d008:RW</td>
  </tr>
  <tr>
    <td>PWMCTL_CLRF1</td>
    <td>6</td>
  </tr>
  <tr>
    <td>PWMCTL_MODE(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_MODE1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PWMCTL_MODE2</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PWMCTL_MODE3</td>
    <td>17</td>
  </tr>
  <tr>
    <td>PWMCTL_MODE4</td>
    <td>25</td>
  </tr>
  <tr>
    <td>PWMCTL_MSEN(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_MSEN1</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PWMCTL_MSEN2</td>
    <td>15</td>
  </tr>
  <tr>
    <td>PWMCTL_MSEN3</td>
    <td>23</td>
  </tr>
  <tr>
    <td>PWMCTL_MSEN4</td>
    <td>31</td>
  </tr>
  <tr>
    <td>PWMCTL_POLA(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_POLA1</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PWMCTL_POLA2</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PWMCTL_POLA3</td>
    <td>20</td>
  </tr>
  <tr>
    <td>PWMCTL_POLA4</td>
    <td>28</td>
  </tr>
  <tr>
    <td>PWMCTL_PWEN(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_PWEN1</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PWMCTL_PWEN2</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PWMCTL_PWEN3</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PWMCTL_PWEN4</td>
    <td>24</td>
  </tr>
  <tr>
    <td>PWMCTL_REG</td>
    <td>0x7e20c000:RW</td>
  </tr>
  <tr>
    <td>PWMCTL_RPTL(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_RPTL1</td>
    <td>2</td>
  </tr>
  <tr>
    <td>PWMCTL_RPTL2</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PWMCTL_RPTL3</td>
    <td>18</td>
  </tr>
  <tr>
    <td>PWMCTL_RPTL4</td>
    <td>26</td>
  </tr>
  <tr>
    <td>PWMCTL_SBIT(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_SBIT1</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PWMCTL_SBIT2</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PWMCTL_SBIT3</td>
    <td>19</td>
  </tr>
  <tr>
    <td>PWMCTL_SBIT4</td>
    <td>27</td>
  </tr>
  <tr>
    <td>PWMCTL_USEF(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PWMCTL_USEF1</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PWMCTL_USEF2</td>
    <td>13</td>
  </tr>
  <tr>
    <td>PWMCTL_USEF3</td>
    <td>21</td>
  </tr>
  <tr>
    <td>PWMCTL_USEF4</td>
    <td>29</td>
  </tr>
  <tr>
    <td>PWMDAT1_REG</td>
    <td>0x7e20c014:RW</td>
  </tr>
  <tr>
    <td>PWMDAT2_REG</td>
    <td>0x7e20c024:RW</td>
  </tr>
  <tr>
    <td>PWMDAT3_REG</td>
    <td>0x7e20c034:RW</td>
  </tr>
  <tr>
    <td>PWMDAT4_REG</td>
    <td>0x7e20c044:RW</td>
  </tr>
  <tr>
    <td>PWMDMAC_DREQ</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PWMDMAC_DREQ_LEN</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PWMDMAC_ENAB</td>
    <td>31</td>
  </tr>
  <tr>
    <td>PWMDMAC_PANIC</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PWMDMAC_PANIC_LEN</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PWMDMAC_REG</td>
    <td>0x7e20c008:RW</td>
  </tr>
  <tr>
    <td>PWMFIF1_REG</td>
    <td>0x7e20c018:RW</td>
  </tr>
  <tr>
    <td>PWMRNG1_REG</td>
    <td>0x7e20c010:RW</td>
  </tr>
  <tr>
    <td>PWMRNG2_REG</td>
    <td>0x7e20c020:RW</td>
  </tr>
  <tr>
    <td>PWMRNG3_REG</td>
    <td>0x7e20c030:RW</td>
  </tr>
  <tr>
    <td>PWMRNG4_REG</td>
    <td>0x7e20c040:RW</td>
  </tr>
  <tr>
    <td>PWMSTA_BERR</td>
    <td>8</td>
  </tr>
  <tr>
    <td>PWMSTA_EMPT1</td>
    <td>1</td>
  </tr>
  <tr>
    <td>PWMSTA_FULL1</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PWMSTA_GAPO1</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PWMSTA_GAPO2</td>
    <td>5</td>
  </tr>
  <tr>
    <td>PWMSTA_GAPO3</td>
    <td>6</td>
  </tr>
  <tr>
    <td>PWMSTA_GAPO4</td>
    <td>7</td>
  </tr>
  <tr>
    <td>PWMSTA_REG</td>
    <td>0x7e20c004:RW</td>
  </tr>
  <tr>
    <td>PWMSTA_RERR1</td>
    <td>3</td>
  </tr>
  <tr>
    <td>PWMSTA_STA1</td>
    <td>9</td>
  </tr>
  <tr>
    <td>PWMSTA_STA2</td>
    <td>10</td>
  </tr>
  <tr>
    <td>PWMSTA_STA3</td>
    <td>11</td>
  </tr>
  <tr>
    <td>PWMSTA_STA4</td>
    <td>12</td>
  </tr>
  <tr>
    <td>PWMSTA_WERR1</td>
    <td>2</td>
  </tr>
  <tr>
    <td>RESET_CONTROLLER_BASE</td>
    <td>RS_BASE</td>
  </tr>
  <tr>
    <td>RSC0ADDR_REG</td>
    <td>RS_BASE + 0x10:RW</td>
  </tr>
  <tr>
    <td>RSTCS_REG</td>
    <td>RS_BASE + 0x0:RW</td>
  </tr>
  <tr>
    <td>RSTFD_REG</td>
    <td>RS_BASE + 0xc:RW</td>
  </tr>
  <tr>
    <td>RSTID_REG</td>
    <td>RS_BASE + 0x8:RW</td>
  </tr>
  <tr>
    <td>RSTWD_REG</td>
    <td>RS_BASE + 0x4:RW</td>
  </tr>
  <tr>
    <td>RUN_ARBITER_CTRL_BASE_ADDRESS_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>SDARG_REG</td>
    <td>SDCARD_BASE + 0x04:RW</td>
  </tr>
  <tr>
    <td>SDCDIV_REG</td>
    <td>SDCARD_BASE + 0x0C:RW</td>
  </tr>
  <tr>
    <td>SDCMD_REG</td>
    <td>SDCARD_BASE + 0x00:RW</td>
  </tr>
  <tr>
    <td>SDCS_REG</td>
    <td>0x7ee00000:RW</td>
  </tr>
  <tr>
    <td>SDCYC_REG</td>
    <td>0x7ee00030:RO</td>
  </tr>
  <tr>
    <td>SDDATA_REG</td>
    <td>SDCARD_BASE + 0x40:RW</td>
  </tr>
  <tr>
    <td>SDDAT_REG</td>
    <td>0x7ee00038:RO</td>
  </tr>
  <tr>
    <td>SDEDM_REG</td>
    <td>SDCARD_BASE + 0x34:RW</td>
  </tr>
  <tr>
    <td>SDHBCT_REG</td>
    <td>SDCARD_BASE + 0x3C:RW</td>
  </tr>
  <tr>
    <td>SDHBLC_REG</td>
    <td>SDCARD_BASE + 0x50:RW</td>
  </tr>
  <tr>
    <td>SDHCFG_REG</td>
    <td>SDCARD_BASE + 0x38:RW</td>
  </tr>
  <tr>
    <td>SDHSTS_REG</td>
    <td>SDCARD_BASE + 0x20:RW</td>
  </tr>
  <tr>
    <td>SDIDL_REG</td>
    <td>0x7ee00018:RW</td>
  </tr>
  <tr>
    <td>SDRAC_REG</td>
    <td>0x7ee0002c:RO</td>
  </tr>
  <tr>
    <td>SDRAM_BASE_ADDRESS</td>
    <td>0x7ee00000</td>
  </tr>
  <tr>
    <td>SDRAM_CTRL_DMA</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SDRAM_SIZE</td>
    <td>(1024 * 1024 * 128)</td>
  </tr>
  <tr>
    <td>SDRAM_START_ADDRESS</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SDRDC_REG</td>
    <td>0x7ee00024:RO</td>
  </tr>
  <tr>
    <td>SDRSP0_REG</td>
    <td>SDCARD_BASE + 0x10:RW</td>
  </tr>
  <tr>
    <td>SDRSP1_REG</td>
    <td>SDCARD_BASE + 0x14:RW</td>
  </tr>
  <tr>
    <td>SDRSP2_REG</td>
    <td>SDCARD_BASE + 0x18:RW</td>
  </tr>
  <tr>
    <td>SDRSP3_REG</td>
    <td>SDCARD_BASE + 0x1C:RW</td>
  </tr>
  <tr>
    <td>SDRTC_REG</td>
    <td>0x7ee0001c:RW</td>
  </tr>
  <tr>
    <td>SDSA_REG</td>
    <td>0x7ee00004:RW</td>
  </tr>
  <tr>
    <td>SDSB_REG</td>
    <td>0x7ee00008:RW</td>
  </tr>
  <tr>
    <td>SDSC_REG</td>
    <td>0x7ee0000c:RW</td>
  </tr>
  <tr>
    <td>SDSECEND0_REG</td>
    <td>0x7ee00040:RW</td>
  </tr>
  <tr>
    <td>SDSECEND1_REG</td>
    <td>0x7ee00048:RW</td>
  </tr>
  <tr>
    <td>SDSECEND2_REG</td>
    <td>0x7ee00050:RW</td>
  </tr>
  <tr>
    <td>SDSECEND3_REG</td>
    <td>0x7ee00058:RW</td>
  </tr>
  <tr>
    <td>SDSECSRT0_REG</td>
    <td>0x7ee0003c:RW</td>
  </tr>
  <tr>
    <td>SDSECSRT1_REG</td>
    <td>0x7ee00044:RW</td>
  </tr>
  <tr>
    <td>SDSECSRT2_REG</td>
    <td>0x7ee0004c:RW</td>
  </tr>
  <tr>
    <td>SDSECSRT3_REG</td>
    <td>0x7ee00054:RW</td>
  </tr>
  <tr>
    <td>SDTMC_REG</td>
    <td>0x7ee0007c:RW</td>
  </tr>
  <tr>
    <td>SDTOUT_REG</td>
    <td>SDCARD_BASE + 0x08:RW</td>
  </tr>
  <tr>
    <td>SDVDD_REG</td>
    <td>SDCARD_BASE + 0x30:RW</td>
  </tr>
  <tr>
    <td>SDWDC_REG</td>
    <td>0x7ee00028:RO</td>
  </tr>
  <tr>
    <td>SDWTC_REG</td>
    <td>0x7ee00020:RO</td>
  </tr>
  <tr>
    <td>SET_GPIO_ALT(g,a)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SMIA_DEVICE</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SMIA_REG</td>
    <td>0x7e600008:RW</td>
  </tr>
  <tr>
    <td>SMICS_ACTIVE</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SMICS_AFERR</td>
    <td>25</td>
  </tr>
  <tr>
    <td>SMICS_CLEARFIFO</td>
    <td>4</td>
  </tr>
  <tr>
    <td>SMICS_DONE</td>
    <td>1</td>
  </tr>
  <tr>
    <td>SMICS_EDREQ</td>
    <td>15</td>
  </tr>
  <tr>
    <td>SMICS_ENABLE</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMICS_INTD</td>
    <td>9</td>
  </tr>
  <tr>
    <td>SMICS_INTR</td>
    <td>11</td>
  </tr>
  <tr>
    <td>SMICS_INTT</td>
    <td>10</td>
  </tr>
  <tr>
    <td>SMICS_PAD</td>
    <td>6</td>
  </tr>
  <tr>
    <td>SMICS_PVMODE</td>
    <td>12</td>
  </tr>
  <tr>
    <td>SMICS_PXLDAT</td>
    <td>14</td>
  </tr>
  <tr>
    <td>SMICS_REG</td>
    <td>0x7e600000:RW</td>
  </tr>
  <tr>
    <td>SMICS_RXD</td>
    <td>29</td>
  </tr>
  <tr>
    <td>SMICS_RXF</td>
    <td>31</td>
  </tr>
  <tr>
    <td>SMICS_RXR</td>
    <td>27</td>
  </tr>
  <tr>
    <td>SMICS_SETERR</td>
    <td>13</td>
  </tr>
  <tr>
    <td>SMICS_START</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SMICS_TEEN</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SMICS_TXD</td>
    <td>28</td>
  </tr>
  <tr>
    <td>SMICS_TXE</td>
    <td>30</td>
  </tr>
  <tr>
    <td>SMICS_TXW</td>
    <td>26</td>
  </tr>
  <tr>
    <td>SMICS_WRITE</td>
    <td>5</td>
  </tr>
  <tr>
    <td>SMIDA_DEVICE</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SMIDA_REG</td>
    <td>0x7e600038:RW</td>
  </tr>
  <tr>
    <td>SMIDCS_DONE</td>
    <td>2</td>
  </tr>
  <tr>
    <td>SMIDCS_ENABLE</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMIDCS_REG</td>
    <td>0x7e600034:RW</td>
  </tr>
  <tr>
    <td>SMIDCS_START</td>
    <td>1</td>
  </tr>
  <tr>
    <td>SMIDCS_WRITE</td>
    <td>3</td>
  </tr>
  <tr>
    <td>SMIDC_DMAEN</td>
    <td>28</td>
  </tr>
  <tr>
    <td>SMIDC_DMAP</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMIDC_PANICR</td>
    <td>18</td>
  </tr>
  <tr>
    <td>SMIDC_PANICW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>SMIDC_REG</td>
    <td>0x7e600030:RW</td>
  </tr>
  <tr>
    <td>SMIDC_REQR</td>
    <td>6</td>
  </tr>
  <tr>
    <td>SMIDC_REQW</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMIDD_REG</td>
    <td>0x7e60003c:RW</td>
  </tr>
  <tr>
    <td>SMIDSR0_REG</td>
    <td>0x7e600010:RW</td>
  </tr>
  <tr>
    <td>SMIDSR1_REG</td>
    <td>0x7e600018:RW</td>
  </tr>
  <tr>
    <td>SMIDSR2_REG</td>
    <td>0x7e600020:RW</td>
  </tr>
  <tr>
    <td>SMIDSR3_REG</td>
    <td>0x7e600028:RW</td>
  </tr>
  <tr>
    <td>SMIDSW0_REG</td>
    <td>0x7e600014:RW</td>
  </tr>
  <tr>
    <td>SMIDSW1_REG</td>
    <td>0x7e60001c:RW</td>
  </tr>
  <tr>
    <td>SMIDSW2_REG</td>
    <td>0x7e600024:RW</td>
  </tr>
  <tr>
    <td>SMIDSW3_REG</td>
    <td>0x7e60002c:RW</td>
  </tr>
  <tr>
    <td>SMIDS_DREQ</td>
    <td>7</td>
  </tr>
  <tr>
    <td>SMIDS_FORMAT</td>
    <td>23</td>
  </tr>
  <tr>
    <td>SMIDS_FSETUP</td>
    <td>22</td>
  </tr>
  <tr>
    <td>SMIDS_HOLD</td>
    <td>16</td>
  </tr>
  <tr>
    <td>SMIDS_MODE68</td>
    <td>23</td>
  </tr>
  <tr>
    <td>SMIDS_PACE</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SMIDS_PACEALL</td>
    <td>15</td>
  </tr>
  <tr>
    <td>SMIDS_SETUP</td>
    <td>24</td>
  </tr>
  <tr>
    <td>SMIDS_STROBE</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMIDS_SWAP</td>
    <td>22</td>
  </tr>
  <tr>
    <td>SMIDS_WIDTH</td>
    <td>30</td>
  </tr>
  <tr>
    <td>SMID_REG</td>
    <td>0x7e60000c:RW</td>
  </tr>
  <tr>
    <td>SMIFD_FCNT</td>
    <td>0</td>
  </tr>
  <tr>
    <td>SMIFD_FLVL</td>
    <td>8</td>
  </tr>
  <tr>
    <td>SMIFD_REG</td>
    <td>0x7e600040:RW</td>
  </tr>
  <tr>
    <td>SMIL_REG</td>
    <td>0x7e600004:RW</td>
  </tr>
  <tr>
    <td>SPICLK_REG</td>
    <td>SPI_BASE_ADDRESS + 0x08:RW</td>
  </tr>
  <tr>
    <td>SPICS_REG</td>
    <td>SPI_BASE_ADDRESS + 0x00:RW</td>
  </tr>
  <tr>
    <td>SPIDLEN_REG</td>
    <td>SPI_BASE_ADDRESS + 0x0C:RW</td>
  </tr>
  <tr>
    <td>SPIFIFO_REG</td>
    <td>SPI_BASE_ADDRESS + 0x04:RW</td>
  </tr>
  <tr>
    <td>STC0_0_REG</td>
    <td>0x7e00300c:RW</td>
  </tr>
  <tr>
    <td>STC0_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>STC0_REG</td>
    <td>0x7e00300c:RW</td>
  </tr>
  <tr>
    <td>STC0_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STC1_0_REG</td>
    <td>0x7e003010:RW</td>
  </tr>
  <tr>
    <td>STC1_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>STC1_REG</td>
    <td>0x7e003010:RW</td>
  </tr>
  <tr>
    <td>STC1_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STC2_0_REG</td>
    <td>0x7e003014:RW</td>
  </tr>
  <tr>
    <td>STC2_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>STC2_REG</td>
    <td>0x7e003014:RW</td>
  </tr>
  <tr>
    <td>STC2_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STC3_0_REG</td>
    <td>0x7e003018:RW</td>
  </tr>
  <tr>
    <td>STC3_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>STC3_REG</td>
    <td>0x7e003018:RW</td>
  </tr>
  <tr>
    <td>STC3_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STCHI_0_REG</td>
    <td>0x7e003008:RO</td>
  </tr>
  <tr>
    <td>STCHI_1_REG</td>
    <td>0xffffffff:RO</td>
  </tr>
  <tr>
    <td>STCHI_REG</td>
    <td>0x7e003008:RO</td>
  </tr>
  <tr>
    <td>STCHI_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STCLO_0_REG</td>
    <td>0x7e003004:RO</td>
  </tr>
  <tr>
    <td>STCLO_1_REG</td>
    <td>0xffffffff:RO</td>
  </tr>
  <tr>
    <td>STCLO_REG</td>
    <td>0x7e003004:RO</td>
  </tr>
  <tr>
    <td>STCLO_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STCS_0_REG</td>
    <td>0x7e003000:RW</td>
  </tr>
  <tr>
    <td>STCS_1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>STCS_REG</td>
    <td>0x7e003000:RW</td>
  </tr>
  <tr>
    <td>STCS_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>STC_0_REG</td>
    <td>0x7e003004:RO</td>
  </tr>
  <tr>
    <td>STC_1_REG</td>
    <td>0xffffffff:RO</td>
  </tr>
  <tr>
    <td>STC_REG</td>
    <td>0x7e003004:RO</td>
  </tr>
  <tr>
    <td>STC_x(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SYSTEM_TIMER_BASE1_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>TE0C_REG</td>
    <td>TECTL_BASE_ADDRESS + 0x00:RW</td>
  </tr>
  <tr>
    <td>TE0_VSWIDTH_REG</td>
    <td>TECTL_BASE_ADDRESS + 0x08:RW</td>
  </tr>
  <tr>
    <td>TE1C_REG</td>
    <td>TECTL_BASE_ADDRESS + 0x04:RW</td>
  </tr>
  <tr>
    <td>TE1_VSWIDTH_REG</td>
    <td>TECTL_BASE_ADDRESS + 0x0C:RW</td>
  </tr>
  <tr>
    <td>TH0CFG_REG</td>
    <td>0x18011004:RW</td>
  </tr>
  <tr>
    <td>TH0CS_REG</td>
    <td>0x18011000:RW</td>
  </tr>
  <tr>
    <td>TH0ITPC_REG</td>
    <td>0x1801100c:RW</td>
  </tr>
  <tr>
    <td>TH0STPC_REG</td>
    <td>0x18011008:RW</td>
  </tr>
  <tr>
    <td>TH0T0PC_REG</td>
    <td>0x18011010:RW</td>
  </tr>
  <tr>
    <td>TH0T0UD_REG</td>
    <td>0x18011014:RW</td>
  </tr>
  <tr>
    <td>TH0T1PC_REG</td>
    <td>0x18011018:RW</td>
  </tr>
  <tr>
    <td>TH0T1UD_REG</td>
    <td>0x1801101c:RW</td>
  </tr>
  <tr>
    <td>TH0T2PC_REG</td>
    <td>0x18011020:RW</td>
  </tr>
  <tr>
    <td>TH0T2UD_REG</td>
    <td>0x18011024:RW</td>
  </tr>
  <tr>
    <td>TH0T3PC_REG</td>
    <td>0x18011028:RW</td>
  </tr>
  <tr>
    <td>TH0T3UD_REG</td>
    <td>0x1801102c:RW</td>
  </tr>
  <tr>
    <td>TH0_ADDR_MASK</td>
    <td>0x0000003F</td>
  </tr>
  <tr>
    <td>TH0_BASE</td>
    <td>0x18011000</td>
  </tr>
  <tr>
    <td>TH1CFG_REG</td>
    <td>0x1a008004:RW</td>
  </tr>
  <tr>
    <td>TH1CS_REG</td>
    <td>0x1a008000:RW</td>
  </tr>
  <tr>
    <td>TH1ITPC_REG</td>
    <td>0x1a00800c:RW</td>
  </tr>
  <tr>
    <td>TH1STPC_REG</td>
    <td>0x1a008008:RW</td>
  </tr>
  <tr>
    <td>TH1T0PC_REG</td>
    <td>0x1a008010:RW</td>
  </tr>
  <tr>
    <td>TH1T0UD_REG</td>
    <td>0x1a008014:RW</td>
  </tr>
  <tr>
    <td>TH1T1PC_REG</td>
    <td>0x1a008018:RW</td>
  </tr>
  <tr>
    <td>TH1T1UD_REG</td>
    <td>0x1a00801c:RW</td>
  </tr>
  <tr>
    <td>TH1T2PC_REG</td>
    <td>0x1a008020:RW</td>
  </tr>
  <tr>
    <td>TH1T2UD_REG</td>
    <td>0x1a008024:RW</td>
  </tr>
  <tr>
    <td>TH1T3PC_REG</td>
    <td>0x1a008028:RW</td>
  </tr>
  <tr>
    <td>TH1T3UD_REG</td>
    <td>0x1a00802c:RW</td>
  </tr>
  <tr>
    <td>TH1_ADDR_MASK</td>
    <td>0x0000003F</td>
  </tr>
  <tr>
    <td>TH1_BASE</td>
    <td>0x1A008000</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_32BIT</td>
    <td>2</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_DBGHALT</td>
    <td>256</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_DIV1</td>
    <td>0</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_DIV16</td>
    <td>4</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_DIV256</td>
    <td>8</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_ENABLE</td>
    <td>128</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_ENAFREE</td>
    <td>0x200</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_FREEDIV_MASK</td>
    <td>0xff</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_FREEDIV_SHIFT</td>
    <td>16)</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_IE</td>
    <td>32</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_ONESHOT</td>
    <td>1</td>
  </tr>
  <tr>
    <td>TIMER_CTRL_PERIODIC</td>
    <td>64</td>
  </tr>
  <tr>
    <td>TRANSPOSER_BASE_ADDRESS</td>
    <td>0x7e004000</td>
  </tr>
  <tr>
    <td>TRANSPOSER_CONTROL_REG</td>
    <td>0x7e00400c:RW</td>
  </tr>
  <tr>
    <td>TRANSPOSER_DIMENSIONS_REG</td>
    <td>0x7e004008:RW</td>
  </tr>
  <tr>
    <td>TRANSPOSER_DST_PITCH_REG</td>
    <td>0x7e004004:RW</td>
  </tr>
  <tr>
    <td>TRANSPOSER_DST_PTR_REG</td>
    <td>0x7e004000:RW</td>
  </tr>
  <tr>
    <td>TRANSPOSER_PROGRESS_REG</td>
    <td>0x7e004010:RO</td>
  </tr>
  <tr>
    <td>UDLL_REG</td>
    <td>0x7e201000:RW</td>
  </tr>
  <tr>
    <td>UDLM_REG</td>
    <td>0x7e201004:RW</td>
  </tr>
  <tr>
    <td>UEN_REG</td>
    <td>0x7e201020:RW</td>
  </tr>
  <tr>
    <td>UFCR_REG</td>
    <td>0x7e201008:RW</td>
  </tr>
  <tr>
    <td>UIER_REG</td>
    <td>0x7e201004:RW</td>
  </tr>
  <tr>
    <td>UIIR_REG</td>
    <td>0x7e201008:RO</td>
  </tr>
  <tr>
    <td>ULCR_REG</td>
    <td>0x7e20100c:RW</td>
  </tr>
  <tr>
    <td>ULSR_REG</td>
    <td>0x7e201014:RW</td>
  </tr>
  <tr>
    <td>UMCR_REG</td>
    <td>0x7e201010:RW</td>
  </tr>
  <tr>
    <td>UMSR_REG</td>
    <td>0x7e201018:RW</td>
  </tr>
  <tr>
    <td>UNICAM_ANA(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CAP0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CAP1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CLK(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CLT(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CMP0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CMP1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_CTRL(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DAT0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DAT1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DAT2(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DAT3(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DBCTL(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DBEA0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DBEA1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DBSA0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DBSA1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DBWP(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DCS(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_DLT(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IBEA0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IBEA1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IBLS(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IBSA0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IBSA1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IBWP(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_ICC(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_ICS(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_ICTL(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDC(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDCA(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDCD(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDI0(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDI1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDPO(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IDS(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IHSTA(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IHWIN(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IPIPE(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_ISTA(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IVSTA(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_IVWIN(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_MISC(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_PRI(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_REG(x,d)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNICAM_STA(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>UNUSED_DMA_12</td>
    <td>0xc0000</td>
  </tr>
  <tr>
    <td>UNUSED_DMA_14</td>
    <td>0xe0000</td>
  </tr>
  <tr>
    <td>URBR_REG</td>
    <td>0x7e201000:RO</td>
  </tr>
  <tr>
    <td>USCR_REG</td>
    <td>0x7e20101c:RW</td>
  </tr>
  <tr>
    <td>UTHR_REG</td>
    <td>0x7e201000:RW</td>
  </tr>
  <tr>
    <td>VCINTMASK0_REG</td>
    <td>0x7f4408b8:RW</td>
  </tr>
  <tr>
    <td>VCINTMASK1_REG</td>
    <td>0x7f4408c0:RW</td>
  </tr>
  <tr>
    <td>VCODEC_VERSION</td>
    <td>821</td>
  </tr>
  <tr>
    <td>VCSIGNAL0_REG</td>
    <td>0x7f4408b4:RW</td>
  </tr>
  <tr>
    <td>VCSIGNAL1_REG</td>
    <td>0x7f4408bc:RW</td>
  </tr>
  <tr>
    <td>VIDEOCODEC_BASE_ADDRESS</td>
    <td>0x7f000000</td>
  </tr>
  <tr>
    <td>VIDEOCORE_NUM_CORES</td>
    <td>2</td>
  </tr>
  <tr>
    <td>VIDEOCORE_NUM_GPIO_PINS</td>
    <td>70</td>
  </tr>
  <tr>
    <td>VIDEOCORE_NUM_UART_PORTS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>VIDEO_ENC_PrimaryControl_REG</td>
    <td>0x7e806068:RW</td>
  </tr>
  <tr>
    <td>VIDEO_ENC_RevID_REG</td>
    <td>0x7e806060:RW</td>
  </tr>
  <tr>
    <td>VPU0_THREAD_CTRL_BASE_ADDRESS</td>
    <td>0x18011000</td>
  </tr>
  <tr>
    <td>VPU1_THREAD_CTRL_BASE_ADDRESS_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>VPU1_UNIFORM_MEM_BASE_ADDRESS_REG</td>
    <td>0xffffffff:RW</td>
  </tr>
  <tr>
    <td>VRF_SIZE</td>
    <td>0x1080</td>
  </tr>
  <tr>
    <td>WOGLPTR_REG</td>
    <td>0x1820FFFC:RW</td>
  </tr>
  <tr>
    <td>WSE_CONTROL_REG</td>
    <td>0x7e8060c4:RW</td>
  </tr>
  <tr>
    <td>WSE_RESET_REG</td>
    <td>0x7e8060c0:RW</td>
  </tr>
  <tr>
    <td>WSE_VPS_CONTROL_REG</td>
    <td>0x7e8060d0:RW</td>
  </tr>
  <tr>
    <td>WSE_VPS_DATA_1_REG</td>
    <td>0x7e8060cc:RW</td>
  </tr>
  <tr>
    <td>WSE_WSS_DATA_REG</td>
    <td>0x7e8060c8:RW</td>
  </tr>
</table>
<hr/>
<h1><a name="A2W">A2W</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>Clock manager PLL control</td></tr>
  <tr><th>base</th><td>0x7e102000</td></tr>
  <tr><th>id</th><td>0x00613277</td></tr>
  <tr><th>password</th><td>0x5a000000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG0</td>
    <td>0x7e102000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG1</td>
    <td>0x7e102004</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG2</td>
    <td>0x7e102008</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG3</td>
    <td>0x7e10200c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA0</td>
    <td>0x7e102010</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA1</td>
    <td>0x7e102014</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA2</td>
    <td>0x7e102018</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA3</td>
    <td>0x7e10201c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG0</td>
    <td>0x7e102020</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG1</td>
    <td>0x7e102024</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG2</td>
    <td>0x7e102028</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG3</td>
    <td>0x7e10202c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA0</td>
    <td>0x7e102030</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA1</td>
    <td>0x7e102034</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA2</td>
    <td>0x7e102038</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA3</td>
    <td>0x7e10203c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG0</td>
    <td>0x7e102040</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG1</td>
    <td>0x7e102044</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG2</td>
    <td>0x7e102048</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG3</td>
    <td>0x7e10204c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA0</td>
    <td>0x7e102050</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA1</td>
    <td>0x7e102054</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA2</td>
    <td>0x7e102058</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA3</td>
    <td>0x7e10205c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG0</td>
    <td>0x7e102060</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG1</td>
    <td>0x7e102064</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG2</td>
    <td>0x7e102068</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x000000aa</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG3</td>
    <td>0x7e10206c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA0</td>
    <td>0x7e102070</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00d80000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA1</td>
    <td>0x7e102074</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000014</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA2</td>
    <td>0x7e102078</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA3</td>
    <td>0x7e10207c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL0</td>
    <td>0x7e102080</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00470238</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL1</td>
    <td>0x7e102084</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00011c00</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL2</td>
    <td>0x7e102088</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x0018048e</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL3</td>
    <td>0x7e10208c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>A2W_XOSC0</td>
    <td>0x7e102090</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00820080</td>
  </tr>
  <tr>
    <td>A2W_XOSC1</td>
    <td>0x7e102094</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000006</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA0</td>
    <td>0x7e1020a0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA1</td>
    <td>0x7e1020a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA2</td>
    <td>0x7e1020a8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB0</td>
    <td>0x7e1020b0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB1</td>
    <td>0x7e1020b4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB2</td>
    <td>0x7e1020b8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC0</td>
    <td>0x7e1020c0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC1</td>
    <td>0x7e1020c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC2</td>
    <td>0x7e1020c8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC3</td>
    <td>0x7e1020cc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO0</td>
    <td>0x7e1020d0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO1</td>
    <td>0x7e1020d4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG0</td>
    <td>0x7e1020e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG1</td>
    <td>0x7e1020e4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG2</td>
    <td>0x7e1020e8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG3</td>
    <td>0x7e1020ec</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA0</td>
    <td>0x7e1020f0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA1</td>
    <td>0x7e1020f4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA2</td>
    <td>0x7e1020f8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA3</td>
    <td>0x7e1020fc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_CTRL">A2W_PLLA_CTRL</a></td>
    <td>0x7e102100</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_SSCS">A2W_PLLA_ANA_SSCS</a></td>
    <td>0x7e102110</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CTRL">A2W_PLLC_CTRL</a></td>
    <td>0x7e102120</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_SSCS">A2W_PLLC_ANA_SSCS</a></td>
    <td>0x7e102130</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_CTRL">A2W_PLLD_CTRL</a></td>
    <td>0x7e102140</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_SSCS">A2W_PLLD_ANA_SSCS</a></td>
    <td>0x7e102150</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_CTRL">A2W_PLLH_CTRL</a></td>
    <td>0x7e102160</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000370ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td><a href="#A2W_HDMI_CTL_RCAL">A2W_HDMI_CTL_RCAL</a></td>
    <td>0x7e102180</td>
    <td>RW</td>
    <td>17</td>
    <td>0x00011f33</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_CTRL">A2W_XOSC_CTRL</a></td>
    <td>0x7e102190</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000ff0ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_A_MODE">A2W_SMPS_A_MODE</a></td>
    <td>0x7e1021a0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_B_STAT">A2W_SMPS_B_STAT</a></td>
    <td>0x7e1021b0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x0000111f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_C_CLK">A2W_SMPS_C_CLK</a></td>
    <td>0x7e1021c0</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SPV">A2W_SMPS_L_SPV</a></td>
    <td>0x7e1021d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_CTRL">A2W_PLLB_CTRL</a></td>
    <td>0x7e1021e0</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_SSCS">A2W_PLLB_ANA_SSCS</a></td>
    <td>0x7e1021f0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_FRAC">A2W_PLLA_FRAC</a></td>
    <td>0x7e102200</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_SSCL">A2W_PLLA_ANA_SSCL</a></td>
    <td>0x7e102210</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_FRAC">A2W_PLLC_FRAC</a></td>
    <td>0x7e102220</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCL</td>
    <td>0x7e102230</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_FRAC">A2W_PLLD_FRAC</a></td>
    <td>0x7e102240</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCL</td>
    <td>0x7e102250</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_FRAC">A2W_PLLH_FRAC</a></td>
    <td>0x7e102260</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_HDMI_CTL_HFEN">A2W_HDMI_CTL_HFEN</a></td>
    <td>0x7e102280</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_CPR">A2W_XOSC_CPR</a></td>
    <td>0x7e102290</td>
    <td>RW</td>
    <td>5</td>
    <td>0x00000013</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_A_VOLTS">A2W_SMPS_A_VOLTS</a></td>
    <td>0x7e1022a0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_C_CTL">A2W_SMPS_C_CTL</a></td>
    <td>0x7e1022c0</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SPA">A2W_SMPS_L_SPA</a></td>
    <td>0x7e1022d0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_FRAC">A2W_PLLB_FRAC</a></td>
    <td>0x7e1022e0</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_SSCL">A2W_PLLB_ANA_SSCL</a></td>
    <td>0x7e1022f0</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_DSI0">A2W_PLLA_DSI0</a></td>
    <td>0x7e102300</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_KAIP">A2W_PLLA_ANA_KAIP</a></td>
    <td>0x7e102310</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CORE2">A2W_PLLC_CORE2</a></td>
    <td>0x7e102320</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_KAIP">A2W_PLLC_ANA_KAIP</a></td>
    <td>0x7e102330</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_DSI0">A2W_PLLD_DSI0</a></td>
    <td>0x7e102340</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_KAIP">A2W_PLLD_ANA_KAIP</a></td>
    <td>0x7e102350</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_AUX">A2W_PLLH_AUX</a></td>
    <td>0x7e102360</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_KAIP">A2W_PLLH_ANA_KAIP</a></td>
    <td>0x7e102370</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_BIAS">A2W_XOSC_BIAS</a></td>
    <td>0x7e102390</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0x00000018</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_A_GAIN">A2W_SMPS_A_GAIN</a></td>
    <td>0x7e1023a0</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SCV">A2W_SMPS_L_SCV</a></td>
    <td>0x7e1023d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ARM">A2W_PLLB_ARM</a></td>
    <td>0x7e1023e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_KAIP">A2W_PLLB_ANA_KAIP</a></td>
    <td>0x7e1023f0</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_CORE">A2W_PLLA_CORE</a></td>
    <td>0x7e102400</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_STAT">A2W_PLLA_ANA_STAT</a></td>
    <td>0x7e102410</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CORE1">A2W_PLLC_CORE1</a></td>
    <td>0x7e102420</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_STAT">A2W_PLLC_ANA_STAT</a></td>
    <td>0x7e102430</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_CORE">A2W_PLLD_CORE</a></td>
    <td>0x7e102440</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_STAT">A2W_PLLD_ANA_STAT</a></td>
    <td>0x7e102450</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_RCAL">A2W_PLLH_RCAL</a></td>
    <td>0x7e102460</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_XOSC_PWR">A2W_XOSC_PWR</a></td>
    <td>0x7e102490</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SCA">A2W_SMPS_L_SCA</a></td>
    <td>0x7e1024d0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_SP0">A2W_PLLB_SP0</a></td>
    <td>0x7e1024e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_STAT">A2W_PLLB_ANA_STAT</a></td>
    <td>0x7e1024f0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_PER">A2W_PLLA_PER</a></td>
    <td>0x7e102500</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_SCTL">A2W_PLLA_ANA_SCTL</a></td>
    <td>0x7e102510</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_PER">A2W_PLLC_PER</a></td>
    <td>0x7e102520</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_SCTL">A2W_PLLC_ANA_SCTL</a></td>
    <td>0x7e102530</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_PER">A2W_PLLD_PER</a></td>
    <td>0x7e102540</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_SCTL">A2W_PLLD_ANA_SCTL</a></td>
    <td>0x7e102550</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_PIX">A2W_PLLH_PIX</a></td>
    <td>0x7e102560</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_SCTL">A2W_PLLH_ANA_SCTL</a></td>
    <td>0x7e102570</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SIV">A2W_SMPS_L_SIV</a></td>
    <td>0x7e1025d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_SP1">A2W_PLLB_SP1</a></td>
    <td>0x7e1025e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_SCTL">A2W_PLLB_ANA_SCTL</a></td>
    <td>0x7e1025f0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_CCP2">A2W_PLLA_CCP2</a></td>
    <td>0x7e102600</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLA_ANA_VCO">A2W_PLLA_ANA_VCO</a></td>
    <td>0x7e102610</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_CORE0">A2W_PLLC_CORE0</a></td>
    <td>0x7e102620</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLC_ANA_VCO">A2W_PLLC_ANA_VCO</a></td>
    <td>0x7e102630</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_DSI1">A2W_PLLD_DSI1</a></td>
    <td>0x7e102640</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLD_ANA_VCO">A2W_PLLD_ANA_VCO</a></td>
    <td>0x7e102650</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_STAT">A2W_PLLH_ANA_STAT</a></td>
    <td>0x7e102660</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001f1fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLH_ANA_VCO">A2W_PLLH_ANA_VCO</a></td>
    <td>0x7e102670</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_L_SIA">A2W_SMPS_L_SIA</a></td>
    <td>0x7e1026d0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_SP2">A2W_PLLB_SP2</a></td>
    <td>0x7e1026e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#A2W_PLLB_ANA_VCO">A2W_PLLB_ANA_VCO</a></td>
    <td>0x7e1026f0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG0R</td>
    <td>0x7e102800</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG1R</td>
    <td>0x7e102804</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG2R</td>
    <td>0x7e102808</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG3R</td>
    <td>0x7e10280c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA0R</td>
    <td>0x7e102810</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA1R</td>
    <td>0x7e102814</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA2R</td>
    <td>0x7e102818</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA3R</td>
    <td>0x7e10281c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG0R</td>
    <td>0x7e102820</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG1R</td>
    <td>0x7e102824</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG2R</td>
    <td>0x7e102828</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG3R</td>
    <td>0x7e10282c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA0R</td>
    <td>0x7e102830</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA1R</td>
    <td>0x7e102834</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA2R</td>
    <td>0x7e102838</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA3R</td>
    <td>0x7e10283c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG0R</td>
    <td>0x7e102840</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG1R</td>
    <td>0x7e102844</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG2R</td>
    <td>0x7e102848</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG3R</td>
    <td>0x7e10284c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA0R</td>
    <td>0x7e102850</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA1R</td>
    <td>0x7e102854</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA2R</td>
    <td>0x7e102858</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA3R</td>
    <td>0x7e10285c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG0R</td>
    <td>0x7e102860</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG1R</td>
    <td>0x7e102864</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG2R</td>
    <td>0x7e102868</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x000000aa</td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG3R</td>
    <td>0x7e10286c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA0R</td>
    <td>0x7e102870</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00d80000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA1R</td>
    <td>0x7e102874</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000014</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA2R</td>
    <td>0x7e102878</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA3R</td>
    <td>0x7e10287c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL0R</td>
    <td>0x7e102880</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00470238</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL1R</td>
    <td>0x7e102884</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00011c00</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL2R</td>
    <td>0x7e102888</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x0018048e</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL3R</td>
    <td>0x7e10288c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>A2W_XOSC0R</td>
    <td>0x7e102890</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00820080</td>
  </tr>
  <tr>
    <td>A2W_XOSC1R</td>
    <td>0x7e102894</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000006</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA0R</td>
    <td>0x7e1028a0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA1R</td>
    <td>0x7e1028a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA2R</td>
    <td>0x7e1028a8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB0R</td>
    <td>0x7e1028b0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB1R</td>
    <td>0x7e1028b4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB2R</td>
    <td>0x7e1028b8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC0R</td>
    <td>0x7e1028c0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC1R</td>
    <td>0x7e1028c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC2R</td>
    <td>0x7e1028c8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC3R</td>
    <td>0x7e1028cc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO0R</td>
    <td>0x7e1028d0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO1R</td>
    <td>0x7e1028d4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG0R</td>
    <td>0x7e1028e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG1R</td>
    <td>0x7e1028e4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG2R</td>
    <td>0x7e1028e8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG3R</td>
    <td>0x7e1028ec</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA0R</td>
    <td>0x7e1028f0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA1R</td>
    <td>0x7e1028f4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA2R</td>
    <td>0x7e1028f8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA3R</td>
    <td>0x7e1028fc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRLR</td>
    <td>0x7e102900</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCSR</td>
    <td>0x7e102910</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRLR</td>
    <td>0x7e102920</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCSR</td>
    <td>0x7e102930</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRLR</td>
    <td>0x7e102940</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCSR</td>
    <td>0x7e102950</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRLR</td>
    <td>0x7e102960</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000370ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCALR</td>
    <td>0x7e102980</td>
    <td>RW</td>
    <td>17</td>
    <td>0x00011f33</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRLR</td>
    <td>0x7e102990</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MODER</td>
    <td>0x7e1029a0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STATR</td>
    <td>0x7e1029b0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x0000111f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLKR</td>
    <td>0x7e1029c0</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPVR</td>
    <td>0x7e1029d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRLR</td>
    <td>0x7e1029e0</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCSR</td>
    <td>0x7e1029f0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_FRACR</td>
    <td>0x7e102a00</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCLR</td>
    <td>0x7e102a10</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_FRACR</td>
    <td>0x7e102a20</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCLR</td>
    <td>0x7e102a30</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_FRACR</td>
    <td>0x7e102a40</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCLR</td>
    <td>0x7e102a50</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_FRACR</td>
    <td>0x7e102a60</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_HFENR</td>
    <td>0x7e102a80</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CPRR</td>
    <td>0x7e102a90</td>
    <td>RW</td>
    <td>5</td>
    <td>0x00000013</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_VOLTSR</td>
    <td>0x7e102aa0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTLR</td>
    <td>0x7e102ac0</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPAR</td>
    <td>0x7e102ad0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_FRACR</td>
    <td>0x7e102ae0</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCLR</td>
    <td>0x7e102af0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0R</td>
    <td>0x7e102b00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIPR</td>
    <td>0x7e102b10</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2R</td>
    <td>0x7e102b20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIPR</td>
    <td>0x7e102b30</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0R</td>
    <td>0x7e102b40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIPR</td>
    <td>0x7e102b50</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUXR</td>
    <td>0x7e102b60</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIPR</td>
    <td>0x7e102b70</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td>A2W_XOSC_BIASR</td>
    <td>0x7e102b90</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0x00000018</td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_GAINR</td>
    <td>0x7e102ba0</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCVR</td>
    <td>0x7e102bd0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARMR</td>
    <td>0x7e102be0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIPR</td>
    <td>0x7e102bf0</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORER</td>
    <td>0x7e102c00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_STATR</td>
    <td>0x7e102c10</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1R</td>
    <td>0x7e102c20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_STATR</td>
    <td>0x7e102c30</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORER</td>
    <td>0x7e102c40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_STATR</td>
    <td>0x7e102c50</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCALR</td>
    <td>0x7e102c60</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWRR</td>
    <td>0x7e102c90</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCAR</td>
    <td>0x7e102cd0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0R</td>
    <td>0x7e102ce0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_STATR</td>
    <td>0x7e102cf0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_PERR</td>
    <td>0x7e102d00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTLR</td>
    <td>0x7e102d10</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_PERR</td>
    <td>0x7e102d20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTLR</td>
    <td>0x7e102d30</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_PERR</td>
    <td>0x7e102d40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTLR</td>
    <td>0x7e102d50</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIXR</td>
    <td>0x7e102d60</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTLR</td>
    <td>0x7e102d70</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIVR</td>
    <td>0x7e102dd0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1R</td>
    <td>0x7e102de0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTLR</td>
    <td>0x7e102df0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2R</td>
    <td>0x7e102e00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_VCOR</td>
    <td>0x7e102e10</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0R</td>
    <td>0x7e102e20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_VCOR</td>
    <td>0x7e102e30</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1R</td>
    <td>0x7e102e40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_VCOR</td>
    <td>0x7e102e50</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STATR</td>
    <td>0x7e102e60</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001f1fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_VCOR</td>
    <td>0x7e102e70</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIAR</td>
    <td>0x7e102ed0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2R</td>
    <td>0x7e102ee0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_VCOR</td>
    <td>0x7e102ef0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_MULTI</td>
    <td>0x7e102f00</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_MULTI</td>
    <td>0x7e102f10</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_MULTI</td>
    <td>0x7e102f20</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_MULTI</td>
    <td>0x7e102f30</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_MULTI</td>
    <td>0x7e102f40</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_MULTI</td>
    <td>0x7e102f50</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_MULTI</td>
    <td>0x7e102f60</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_MULTI</td>
    <td>0x7e102f70</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_MULTI</td>
    <td>0x7e102f80</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_XOSC_MULTI</td>
    <td>0x7e102f90</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MULTI</td>
    <td>0x7e102fa0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_MULTI</td>
    <td>0x7e102fb0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_MULTI</td>
    <td>0x7e102fc0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_MULTI</td>
    <td>0x7e102fd0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_MULTI</td>
    <td>0x7e102fe0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_MULTI</td>
    <td>0x7e102ff0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="A2W_PLLA_CTRL">Register:A2W_PLLA_CTRL (0x7e102100)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_SSCS">Register:A2W_PLLA_ANA_SSCS (0x7e102110)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CTRL">Register:A2W_PLLC_CTRL (0x7e102120)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_SSCS">Register:A2W_PLLC_ANA_SSCS (0x7e102130)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_CTRL">Register:A2W_PLLD_CTRL (0x7e102140)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_SSCS">Register:A2W_PLLD_ANA_SSCS (0x7e102150)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_CTRL">Register:A2W_PLLH_CTRL (0x7e102160)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_NDIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_HDMI_CTL_RCAL">Register:A2W_HDMI_CTL_RCAL (0x7e102180)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_SELAVG</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_SELDIV</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_MANR</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_MANREN</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_RSTB</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_CTRL">Register:A2W_XOSC_CTRL (0x7e102190)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLCEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_HDMIEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_USBEN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_SMPSEN</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_DDREN</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLDEN</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLAEN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLBEN</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLCOK</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_HDMIOK</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_USBOK</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_SMPSOK</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_DDROK</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLDOK</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLAOK</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLBOK</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_A_MODE">Register:A2W_SMPS_A_MODE (0x7e1021a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MODE_BSTPWMB</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_B_STAT">Register:A2W_SMPS_B_STAT (0x7e1021b0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT_BSTPWMB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT_POK</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_C_CLK">Register:A2W_SMPS_C_CLK (0x7e1021c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK_OSCDIV</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK_USEOSC</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK_TDEN</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SPV">Register:A2W_SMPS_L_SPV (0x7e1021d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPV_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_CTRL">Register:A2W_PLLB_CTRL (0x7e1021e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_SSCS">Register:A2W_PLLB_ANA_SSCS (0x7e1021f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_FRAC">Register:A2W_PLLA_FRAC (0x7e102200)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_SSCL">Register:A2W_PLLA_ANA_SSCL (0x7e102210)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCL_LIMIT</td>
    <td>0</td>
    <td>21</td>
    <td>0x003fffff</td>
    <td>0xffc00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_FRAC">Register:A2W_PLLC_FRAC (0x7e102220)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_FRAC">Register:A2W_PLLD_FRAC (0x7e102240)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_FRAC">Register:A2W_PLLH_FRAC (0x7e102260)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_HDMI_CTL_HFEN">Register:A2W_HDMI_CTL_HFEN (0x7e102280)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_HFEN_HFEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_CPR">Register:A2W_XOSC_CPR (0x7e102290)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_XOSC_CPR_DIV</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_XOSC_CPR_CPR1</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_A_VOLTS">Register:A2W_SMPS_A_VOLTS (0x7e1022a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_A_VOLTS_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_C_CTL">Register:A2W_SMPS_C_CTL (0x7e1022c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTL_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTL_UPEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SPA">Register:A2W_SMPS_L_SPA (0x7e1022d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPA_ANA</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_FRAC">Register:A2W_PLLB_FRAC (0x7e1022e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_SSCL">Register:A2W_PLLB_ANA_SSCL (0x7e1022f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCL_LIMIT</td>
    <td>0</td>
    <td>21</td>
    <td>0x003fffff</td>
    <td>0xffc00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_DSI0">Register:A2W_PLLA_DSI0 (0x7e102300)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_KAIP">Register:A2W_PLLA_ANA_KAIP (0x7e102310)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td>0x00000700</td>
    <td>0xfffff8ff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CORE2">Register:A2W_PLLC_CORE2 (0x7e102320)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_KAIP">Register:A2W_PLLC_ANA_KAIP (0x7e102330)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td>0x00000700</td>
    <td>0xfffff8ff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_DSI0">Register:A2W_PLLD_DSI0 (0x7e102340)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_KAIP">Register:A2W_PLLD_ANA_KAIP (0x7e102350)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td>0x00000700</td>
    <td>0xfffff8ff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_AUX">Register:A2W_PLLH_AUX (0x7e102360)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_KAIP">Register:A2W_PLLH_ANA_KAIP (0x7e102370)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td>0x00000700</td>
    <td>0xfffff8ff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_BIAS">Register:A2W_XOSC_BIAS (0x7e102390)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_XOSC_BIAS_BIAS</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>A2W_XOSC_BIAS_HIGHP</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_A_GAIN">Register:A2W_SMPS_A_GAIN (0x7e1023a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_A_GAIN_DIGGAIN</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SCV">Register:A2W_SMPS_L_SCV (0x7e1023d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCV_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ARM">Register:A2W_PLLB_ARM (0x7e1023e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_KAIP">Register:A2W_PLLB_ANA_KAIP (0x7e1023f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td>0x00000700</td>
    <td>0xfffff8ff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_CORE">Register:A2W_PLLA_CORE (0x7e102400)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_STAT">Register:A2W_PLLA_ANA_STAT (0x7e102410)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CORE1">Register:A2W_PLLC_CORE1 (0x7e102420)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_STAT">Register:A2W_PLLC_ANA_STAT (0x7e102430)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_CORE">Register:A2W_PLLD_CORE (0x7e102440)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_STAT">Register:A2W_PLLD_ANA_STAT (0x7e102450)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_RCAL">Register:A2W_PLLH_RCAL (0x7e102460)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_XOSC_PWR">Register:A2W_XOSC_PWR (0x7e102490)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR_BYPASS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR_PWRDN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR_RSTB</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SCA">Register:A2W_SMPS_L_SCA (0x7e1024d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCA_ANA</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_SP0">Register:A2W_PLLB_SP0 (0x7e1024e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_STAT">Register:A2W_PLLB_ANA_STAT (0x7e1024f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_PER">Register:A2W_PLLA_PER (0x7e102500)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_PER_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_PER_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLA_PER_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_SCTL">Register:A2W_PLLA_ANA_SCTL (0x7e102510)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_PER">Register:A2W_PLLC_PER (0x7e102520)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_PER_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_PER_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLC_PER_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_SCTL">Register:A2W_PLLC_ANA_SCTL (0x7e102530)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_PER">Register:A2W_PLLD_PER (0x7e102540)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_PER_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_PER_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLD_PER_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_SCTL">Register:A2W_PLLD_ANA_SCTL (0x7e102550)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_PIX">Register:A2W_PLLH_PIX (0x7e102560)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_SCTL">Register:A2W_PLLH_ANA_SCTL (0x7e102570)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SIV">Register:A2W_SMPS_L_SIV (0x7e1025d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIV_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_SP1">Register:A2W_PLLB_SP1 (0x7e1025e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_SCTL">Register:A2W_PLLB_ANA_SCTL (0x7e1025f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_CCP2">Register:A2W_PLLA_CCP2 (0x7e102600)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLA_ANA_VCO">Register:A2W_PLLA_ANA_VCO (0x7e102610)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_CORE0">Register:A2W_PLLC_CORE0 (0x7e102620)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLC_ANA_VCO">Register:A2W_PLLC_ANA_VCO (0x7e102630)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_DSI1">Register:A2W_PLLD_DSI1 (0x7e102640)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLD_ANA_VCO">Register:A2W_PLLD_ANA_VCO (0x7e102650)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_STAT">Register:A2W_PLLH_ANA_STAT (0x7e102660)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_RCALDONE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_RCALCODE</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_CNTLENB</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLH_ANA_VCO">Register:A2W_PLLH_ANA_VCO (0x7e102670)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_SMPS_L_SIA">Register:A2W_SMPS_L_SIA (0x7e1026d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIA_ANA</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_SP2">Register:A2W_PLLB_SP2 (0x7e1026e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2_DIV</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="A2W_PLLB_ANA_VCO">Register:A2W_PLLB_ANA_VCO (0x7e1026f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="APERF0">APERF0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e009800</td></tr>
  <tr><th>id</th><td>0x41584950</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#APERF0_GEN_CTRL">APERF0_GEN_CTRL</a></td>
    <td>0x7e009800</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW0_CTRL">APERF0_BW0_CTRL</a></td>
    <td>0x7e009840</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_ATRANS</td>
    <td>0x7e009844</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_ATWAIT</td>
    <td>0x7e009848</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_AMAX</td>
    <td>0x7e00984c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_WTRANS</td>
    <td>0x7e009850</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_WTWAIT</td>
    <td>0x7e009854</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_WMAX</td>
    <td>0x7e009858</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_RTRANS</td>
    <td>0x7e00985c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_RTWAIT</td>
    <td>0x7e009860</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_RMAX</td>
    <td>0x7e009864</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW0_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW1_CTRL">APERF0_BW1_CTRL</a></td>
    <td>0x7e009880</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_ATRANS</td>
    <td>0x7e009884</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_ATWAIT</td>
    <td>0x7e009888</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_AMAX</td>
    <td>0x7e00988c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_WTRANS</td>
    <td>0x7e009890</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_WTWAIT</td>
    <td>0x7e009894</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_WMAX</td>
    <td>0x7e009898</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_RTRANS</td>
    <td>0x7e00989c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_RTWAIT</td>
    <td>0x7e0098a0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW1_RMAX</td>
    <td>0x7e0098a4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW2_CTRL">APERF0_BW2_CTRL</a></td>
    <td>0x7e0098c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_ATRANS</td>
    <td>0x7e0098c4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_ATWAIT</td>
    <td>0x7e0098c8</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_AMAX</td>
    <td>0x7e0098cc</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_WTRANS</td>
    <td>0x7e0098d0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_WTWAIT</td>
    <td>0x7e0098d4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_WMAX</td>
    <td>0x7e0098d8</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0ff0ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_RTRANS</td>
    <td>0x7e0098dc</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_RTWAIT</td>
    <td>0x7e0098e0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF0_BW2_RMAX</td>
    <td>0x7e0098e4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="APERF0_GEN_CTRL">Register:APERF0_GEN_CTRL (0x7e009800)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF0_GEN_CTRL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_GEN_CTRL_RESET</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="APERF0_BW0_CTRL">Register:APERF0_BW0_CTRL (0x7e009840)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="APERF0_BW1_CTRL">Register:APERF0_BW1_CTRL (0x7e009880)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="APERF0_BW2_CTRL">Register:APERF0_BW2_CTRL (0x7e0098c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="APERF1">APERF1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee08000</td></tr>
  <tr><th>id</th><td>0x41584950</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#APERF1_GEN_CTRL">APERF1_GEN_CTRL</a></td>
    <td>0x7ee08000</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW0_CTRL">APERF1_BW0_CTRL</a></td>
    <td>0x7ee08040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_ATRANS</td>
    <td>0x7ee08044</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_ATWAIT</td>
    <td>0x7ee08048</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_AMAX</td>
    <td>0x7ee0804c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_WTRANS</td>
    <td>0x7ee08050</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_WTWAIT</td>
    <td>0x7ee08054</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_WMAX</td>
    <td>0x7ee08058</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_RTRANS</td>
    <td>0x7ee0805c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_RTWAIT</td>
    <td>0x7ee08060</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_RMAX</td>
    <td>0x7ee08064</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW0_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW1_CTRL">APERF1_BW1_CTRL</a></td>
    <td>0x7ee08080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_ATRANS</td>
    <td>0x7ee08084</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_ATWAIT</td>
    <td>0x7ee08088</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_AMAX</td>
    <td>0x7ee0808c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_WTRANS</td>
    <td>0x7ee08090</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_WTWAIT</td>
    <td>0x7ee08094</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_WMAX</td>
    <td>0x7ee08098</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_RTRANS</td>
    <td>0x7ee0809c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_RTWAIT</td>
    <td>0x7ee080a0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW1_RMAX</td>
    <td>0x7ee080a4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW2_CTRL">APERF1_BW2_CTRL</a></td>
    <td>0x7ee080c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_ATRANS</td>
    <td>0x7ee080c4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_ATWAIT</td>
    <td>0x7ee080c8</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_AMAX</td>
    <td>0x7ee080cc</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_WTRANS</td>
    <td>0x7ee080d0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_WTWAIT</td>
    <td>0x7ee080d4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_WMAX</td>
    <td>0x7ee080d8</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0ff0ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_RTRANS</td>
    <td>0x7ee080dc</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_RTWAIT</td>
    <td>0x7ee080e0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>APERF1_BW2_RMAX</td>
    <td>0x7ee080e4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="APERF1_GEN_CTRL">Register:APERF1_GEN_CTRL (0x7ee08000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF1_GEN_CTRL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_GEN_CTRL_RESET</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="APERF1_BW0_CTRL">Register:APERF1_BW0_CTRL (0x7ee08040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="APERF1_BW1_CTRL">Register:APERF1_BW1_CTRL (0x7ee08080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="APERF1_BW2_CTRL">Register:APERF1_BW2_CTRL (0x7ee080c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="APHY_CSR">APHY_CSR</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>SDRAM Adress (pin) control</td></tr>
  <tr><th>base</th><td>0x7ee06000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_REV_ID</td>
    <td>0x7ee06000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_RESET</td>
    <td>0x7ee06004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_RECAL</td>
    <td>0x7ee06008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_CNTRL</td>
    <td>0x7ee0600c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_PH_LD_VAL</td>
    <td>0x7ee06010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_MASTER_DLL_OUTPUT</td>
    <td>0x7ee06014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SLAVE_DLL_OFFSET</td>
    <td>0x7ee06018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADR_MSTR_DLL_BYPEN</td>
    <td>0x7ee0601c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADR_DLL_LOCK_STAT</td>
    <td>0x7ee06020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_GLOBAL_RESET</td>
    <td>0x7ee06024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_POST_DIV_RESET</td>
    <td>0x7ee06028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL0</td>
    <td>0x7ee0602c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL1</td>
    <td>0x7ee06030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_MDIV_VALUE</td>
    <td>0x7ee06034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_CONFIG_CNTRL</td>
    <td>0x7ee06038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_MISC_CNTRL</td>
    <td>0x7ee0603c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_SPRDSPECT_CTRL0</td>
    <td>0x7ee06040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_SPRDSPECT_CTRL1</td>
    <td>0x7ee06044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_LOCK_STATUS</td>
    <td>0x7ee06048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_HOLD_CH</td>
    <td>0x7ee0604c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_ENABLE_CH</td>
    <td>0x7ee06050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_BYPASS</td>
    <td>0x7ee06054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_PWRDWN</td>
    <td>0x7ee06058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_CH0_DESKEW_CTRL</td>
    <td>0x7ee0605c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_CH1_DESKEW_CTRL</td>
    <td>0x7ee06060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_DESKEW_STATUS</td>
    <td>0x7ee06064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PAD_DRV_SLEW_CTRL</td>
    <td>0x7ee06068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PAD_MISC_CTRL</td>
    <td>0x7ee0606c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_CTRL</td>
    <td>0x7ee06070</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_OVRD_CTRL</td>
    <td>0x7ee06074</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_STATUS</td>
    <td>0x7ee06078</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_DEBUG</td>
    <td>0x7ee0607c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_PHY_BIST_CNTRL_SPR</td>
    <td>0x7ee06080</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_PHY_BIST_CA_CRC_SPR</td>
    <td>0x7ee06084</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SPR0_RW</td>
    <td>0x7ee06088</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SPR1_RO</td>
    <td>0x7ee0608c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SPR_RO</td>
    <td>0x7ee06090</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="ARM">ARM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7E00B000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ARM_CONTROL0</td>
    <td>0x7e00b000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_ID_SECURE</td>
    <td>0x7e00b00c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_TRANSLATE</td>
    <td>0x7e00b100</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_PEND0</td>
    <td>0x7e00b200</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_PEND1</td>
    <td>0x7e00b204</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_PEND2</td>
    <td>0x7e00b208</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_FAST</td>
    <td>0x7e00b20c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_ENBL1</td>
    <td>0x7e00b210</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_ENBL2</td>
    <td>0x7e00b214</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_ENBL3</td>
    <td>0x7e00b218</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_DIBL1</td>
    <td>0x7e00b21c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_DIBL2</td>
    <td>0x7e00b220</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_IRQ_DIBL3</td>
    <td>0x7e00b224</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_LOAD</td>
    <td>0x7e00b400</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_VALUE</td>
    <td>0x7e00b404</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_CONTROL</td>
    <td>0x7e00b408</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_IRQCNTL</td>
    <td>0x7e00b40c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_RAWIRQ</td>
    <td>0x7e00b410</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_MSKIRQ</td>
    <td>0x7e00b414</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_RELOAD</td>
    <td>0x7e00b418</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_PREDIV</td>
    <td>0x7e00b41c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_T_FREECNT</td>
    <td>0x7e00b420</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_CONTROL1</td>
    <td>0x7e00b440</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_STATUS</td>
    <td>0x7e00b444</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_ERRHALT</td>
    <td>0x7e00b448</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_ID</td>
    <td>0x7e00b44c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM0</td>
    <td>0x7e00b800</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEMS</td>
    <td>0x7e00b800</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM1</td>
    <td>0x7e00b804</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM2</td>
    <td>0x7e00b808</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM3</td>
    <td>0x7e00b80c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM4</td>
    <td>0x7e00b810</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM5</td>
    <td>0x7e00b814</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM6</td>
    <td>0x7e00b818</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEM7</td>
    <td>0x7e00b81c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_BELL0</td>
    <td>0x7e00b840</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_BELL1</td>
    <td>0x7e00b844</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_BELL2</td>
    <td>0x7e00b848</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_BELL3</td>
    <td>0x7e00b84c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL0_RD</td>
    <td>0x7e00b880</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL0_WRT</td>
    <td>0x7e00b880</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL0_POL</td>
    <td>0x7e00b890</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL0_SND</td>
    <td>0x7e00b894</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL0_STA</td>
    <td>0x7e00b898</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL0_CNF</td>
    <td>0x7e00b89c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL1_WRT</td>
    <td>0x7e00b8a0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MAIL1_STA</td>
    <td>0x7e00b8b8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_SEMCLRDBG</td>
    <td>0x7e00b8e0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_BELLCLRDBG</td>
    <td>0x7e00b8e4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_ALL_IRQS</td>
    <td>0x7e00b8f8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_0_MY_IRQS</td>
    <td>0x7e00b8fc</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEMS</td>
    <td>0x7e00b900</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM0</td>
    <td>0x7e00b900</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM1</td>
    <td>0x7e00b904</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM2</td>
    <td>0x7e00b908</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM3</td>
    <td>0x7e00b90c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM4</td>
    <td>0x7e00b910</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM5</td>
    <td>0x7e00b914</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM6</td>
    <td>0x7e00b918</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEM7</td>
    <td>0x7e00b91c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_BELL0</td>
    <td>0x7e00b940</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_BELL1</td>
    <td>0x7e00b944</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_BELL2</td>
    <td>0x7e00b948</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_BELL3</td>
    <td>0x7e00b94c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL0_WRT</td>
    <td>0x7e00b980</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL0_STA</td>
    <td>0x7e00b998</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL1_WRT</td>
    <td>0x7e00b9a0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL1_RD</td>
    <td>0x7e00b9a0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL1_POL</td>
    <td>0x7e00b9b0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL1_SND</td>
    <td>0x7e00b9b4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL1_STA</td>
    <td>0x7e00b9b8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MAIL1_CNF</td>
    <td>0x7e00b9bc</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_SEMCLRDBG</td>
    <td>0x7e00b9e0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_BELLCLRDBG</td>
    <td>0x7e00b9e4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_ALL_IRQS</td>
    <td>0x7e00b9f8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_1_MY_IRQS</td>
    <td>0x7e00b9fc</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEMS</td>
    <td>0x7e00ba00</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM0</td>
    <td>0x7e00ba00</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM1</td>
    <td>0x7e00ba04</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM2</td>
    <td>0x7e00ba08</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM3</td>
    <td>0x7e00ba0c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM4</td>
    <td>0x7e00ba10</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM5</td>
    <td>0x7e00ba14</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM6</td>
    <td>0x7e00ba18</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEM7</td>
    <td>0x7e00ba1c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_BELL0</td>
    <td>0x7e00ba40</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_BELL1</td>
    <td>0x7e00ba44</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_BELL2</td>
    <td>0x7e00ba48</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_BELL3</td>
    <td>0x7e00ba4c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_MAIL0_WRT</td>
    <td>0x7e00ba80</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_MAIL0_STA</td>
    <td>0x7e00ba98</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_MAIL1_WRT</td>
    <td>0x7e00baa0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_MAIL1_STA</td>
    <td>0x7e00bab8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_SEMCLRDBG</td>
    <td>0x7e00bae0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_BELLCLRDBG</td>
    <td>0x7e00bae4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_ALL_IRQS</td>
    <td>0x7e00baf8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_2_MY_IRQS</td>
    <td>0x7e00bafc</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM0</td>
    <td>0x7e00bb00</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEMS</td>
    <td>0x7e00bb00</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM1</td>
    <td>0x7e00bb04</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM2</td>
    <td>0x7e00bb08</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM3</td>
    <td>0x7e00bb0c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM4</td>
    <td>0x7e00bb10</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM5</td>
    <td>0x7e00bb14</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM6</td>
    <td>0x7e00bb18</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEM7</td>
    <td>0x7e00bb1c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_BELL0</td>
    <td>0x7e00bb40</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_BELL1</td>
    <td>0x7e00bb44</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_BELL2</td>
    <td>0x7e00bb48</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_BELL3</td>
    <td>0x7e00bb4c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_MAIL0_WRT</td>
    <td>0x7e00bb80</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_MAIL0_STA</td>
    <td>0x7e00bb98</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_MAIL1_WRT</td>
    <td>0x7e00bba0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_MAIL1_STA</td>
    <td>0x7e00bbb8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_SEMCLRDBG</td>
    <td>0x7e00bbe0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_BELLCLRDBG</td>
    <td>0x7e00bbe4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_ALL_IRQS</td>
    <td>0x7e00bbf8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ARM_3_MY_IRQS</td>
    <td>0x7e00bbfc</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>ARM_AIS0_HAVEDATA</td>
    <td>0x00000010</td>
  </tr>
  <tr>
    <td>ARM_AIS0_HAVESPAC</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>ARM_AIS0_OPPEMPTY</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>ARM_AIS1_HAVEDATA</td>
    <td>0x00000080</td>
  </tr>
  <tr>
    <td>ARM_AIS1_HAVESPAC</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>ARM_AIS1_OPPEMPTY</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>ARM_AIS_BELL0</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_AIS_BELL1</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_AIS_BELL2</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_AIS_BELL3</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_BD_BELL0</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>ARM_BD_BELL1</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>ARM_BD_BELL2</td>
    <td>0x00000400</td>
  </tr>
  <tr>
    <td>ARM_BD_BELL3</td>
    <td>0x00000800</td>
  </tr>
  <tr>
    <td>ARM_BD_OWN0</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>ARM_BD_OWN1</td>
    <td>0x0000000C</td>
  </tr>
  <tr>
    <td>ARM_BD_OWN2</td>
    <td>0x00000030</td>
  </tr>
  <tr>
    <td>ARM_BD_OWN3</td>
    <td>0x000000C0</td>
  </tr>
  <tr>
    <td>ARM_C0_APROTMSK</td>
    <td>0x0000F000</td>
  </tr>
  <tr>
    <td>ARM_C0_APROTPASS</td>
    <td>0x0000A000</td>
  </tr>
  <tr>
    <td>ARM_C0_APROTSYST</td>
    <td>0x0000F000</td>
  </tr>
  <tr>
    <td>ARM_C0_APROTUSER</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>ARM_C0_BOOTHI</td>
    <td>0x00000010</td>
  </tr>
  <tr>
    <td>ARM_C0_BRESP0</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>ARM_C0_BRESP1</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_C0_BRESP2</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_C0_DBG0SYNC</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>ARM_C0_DBG1SYNC</td>
    <td>0x00020000</td>
  </tr>
  <tr>
    <td>ARM_C0_FULLPERI</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>ARM_C0_JTAGBASH</td>
    <td>0x00000800</td>
  </tr>
  <tr>
    <td>ARM_C0_JTAGGPIO</td>
    <td>0x00000C00</td>
  </tr>
  <tr>
    <td>ARM_C0_JTAGMASK</td>
    <td>0x00000E00</td>
  </tr>
  <tr>
    <td>ARM_C0_JTAGOFF</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>ARM_C0_PASSHALT</td>
    <td>0x00080000</td>
  </tr>
  <tr>
    <td>ARM_C0_PRIO_L2</td>
    <td>0x0F000000</td>
  </tr>
  <tr>
    <td>ARM_C0_PRIO_PER</td>
    <td>0x00F00000</td>
  </tr>
  <tr>
    <td>ARM_C0_PRIO_UC</td>
    <td>0xF0000000</td>
  </tr>
  <tr>
    <td>ARM_C0_SIZ128M</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>ARM_C0_SIZ1G</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>ARM_C0_SIZ256M</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_C0_SIZ512M</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_C0_SWDBGREQ</td>
    <td>0x00040000</td>
  </tr>
  <tr>
    <td>ARM_C0_UNUSED05</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>ARM_C0_UNUSED78</td>
    <td>0x00000180</td>
  </tr>
  <tr>
    <td>ARM_C1_BELL0</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_C1_BELL1</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_C1_MAIL</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_C1_PERSON</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>ARM_C1_REQSTOP</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>ARM_C1_TIMER</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_DS_ACTIVE</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_DS_OWNER</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>ARM_EH_ARMHALT</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>ARM_EH_ILLADDRS1</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_EH_ILLADDRS2</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_EH_PERIBURST</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_EH_VPU0HALT</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_EH_VPU1HALT</td>
    <td>0x00000010</td>
  </tr>
  <tr>
    <td>ARM_I0_BANK1</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>ARM_I0_BANK2</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>ARM_I0_BELL0</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_I0_BELL1</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_I0_MAIL</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_I0_TIMER</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_IDVAL</td>
    <td>0x364D5241</td>
  </tr>
  <tr>
    <td>ARM_IE_BELL0</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_IE_BELL1</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_IE_ILLEGAL</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>ARM_IE_MAIL</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_IE_TIMER</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_IE_VP0HALT</td>
    <td>0x00000010</td>
  </tr>
  <tr>
    <td>ARM_IE_VP1HALT</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>ARM_IF_BELL0</td>
    <td>0x00000042</td>
  </tr>
  <tr>
    <td>ARM_IF_BELL1</td>
    <td>0x00000043</td>
  </tr>
  <tr>
    <td>ARM_IF_ENABLE</td>
    <td>0x00000080</td>
  </tr>
  <tr>
    <td>ARM_IF_ILLEGAL</td>
    <td>0x00000046</td>
  </tr>
  <tr>
    <td>ARM_IF_INDEX</td>
    <td>0x0000007F</td>
  </tr>
  <tr>
    <td>ARM_IF_MAIL</td>
    <td>0x00000041</td>
  </tr>
  <tr>
    <td>ARM_IF_TIMER</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>ARM_IF_VCMASK</td>
    <td>0x0000003F</td>
  </tr>
  <tr>
    <td>ARM_IF_VP0HALT</td>
    <td>0x00000044</td>
  </tr>
  <tr>
    <td>ARM_IF_VP1HALT</td>
    <td>0x00000045</td>
  </tr>
  <tr>
    <td>ARM_MC_ERRNOOWN</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>ARM_MC_ERROVERFLW</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>ARM_MC_ERRUNDRFLW</td>
    <td>0x00000400</td>
  </tr>
  <tr>
    <td>ARM_MC_IHAVEDATAIRQEN</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_MC_IHAVEDATAIRQPEND</td>
    <td>0x00000010</td>
  </tr>
  <tr>
    <td>ARM_MC_IHAVESPACEIRQEN</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_MC_IHAVESPACEIRQPEND</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>ARM_MC_MAIL_CLEAR</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>ARM_MC_OPPISEMPTYIRQEN</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>ARM_MC_OPPISEMPTYIRQPEND</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>ARM_MS_EMPTY</td>
    <td>0x40000000</td>
  </tr>
  <tr>
    <td>ARM_MS_FULL</td>
    <td>0x80000000</td>
  </tr>
  <tr>
    <td>ARM_MS_LEVEL</td>
    <td>0x400000FF</td>
  </tr>
  <tr>
    <td>ARM_MYIRQ_BELL</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>ARM_MYIRQ_MAIL</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>ARM_SBM_OWN0</td>
    <td>0x7e00b800</td>
  </tr>
  <tr>
    <td>ARM_SBM_OWN1</td>
    <td>0x7e00b900</td>
  </tr>
  <tr>
    <td>ARM_SBM_OWN2</td>
    <td>0x7e00ba00</td>
  </tr>
  <tr>
    <td>ARM_SBM_OWN3</td>
    <td>0x7e00bb00</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN0</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN1</td>
    <td>0x0000000C</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN2</td>
    <td>0x00000030</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN3</td>
    <td>0x000000C0</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN4</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN5</td>
    <td>0x00000C00</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN6</td>
    <td>0x00003000</td>
  </tr>
  <tr>
    <td>ARM_SD_OWN7</td>
    <td>0x0000C000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM0</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM1</td>
    <td>0x00020000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM2</td>
    <td>0x00040000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM3</td>
    <td>0x00080000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM4</td>
    <td>0x00100000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM5</td>
    <td>0x00200000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM6</td>
    <td>0x00400000</td>
  </tr>
  <tr>
    <td>ARM_SD_SEM7</td>
    <td>0x00800000</td>
  </tr>
  <tr>
    <td>ARM_S_ACKSTOP</td>
    <td>0x80000000</td>
  </tr>
  <tr>
    <td>ARM_S_READPEND</td>
    <td>0x000003FF</td>
  </tr>
  <tr>
    <td>ARM_S_WRITPEND</td>
    <td>0x000FFC00</td>
  </tr>
</table>
<hr/>
<h1><a name="ASB">ASB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e00a000</td></tr>
  <tr><th>id</th><td>0x62726467</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_AXI_BRDG_VERSION</td>
    <td>0x7e00a000</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#ASB_CPR_CTRL">ASB_CPR_CTRL</a></td>
    <td>0x7e00a004</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td><a href="#ASB_V3D_S_CTRL">ASB_V3D_S_CTRL</a></td>
    <td>0x7e00a008</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td><a href="#ASB_V3D_M_CTRL">ASB_V3D_M_CTRL</a></td>
    <td>0x7e00a00c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td><a href="#ASB_ISP_S_CTRL">ASB_ISP_S_CTRL</a></td>
    <td>0x7e00a010</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td><a href="#ASB_ISP_M_CTRL">ASB_ISP_M_CTRL</a></td>
    <td>0x7e00a014</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td><a href="#ASB_H264_S_CTRL">ASB_H264_S_CTRL</a></td>
    <td>0x7e00a018</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td><a href="#ASB_H264_M_CTRL">ASB_H264_M_CTRL</a></td>
    <td>0x7e00a01c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
  </tr>
</table>

<h2><a name="ASB_CPR_CTRL">Register:ASB_CPR_CTRL (0x7e00a004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="ASB_V3D_S_CTRL">Register:ASB_V3D_S_CTRL (0x7e00a008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="ASB_V3D_M_CTRL">Register:ASB_V3D_M_CTRL (0x7e00a00c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="ASB_ISP_S_CTRL">Register:ASB_ISP_S_CTRL (0x7e00a010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="ASB_ISP_M_CTRL">Register:ASB_ISP_M_CTRL (0x7e00a014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="ASB_H264_S_CTRL">Register:ASB_H264_S_CTRL (0x7e00a018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="ASB_H264_M_CTRL">Register:ASB_H264_M_CTRL (0x7e00a01c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td>0x00ffc000</td>
    <td>0xff003fff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="AUX">AUX</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7E215000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AUX_MU_IO</td>
    <td>0x7e215040</td>
    <td>MU_IO</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_BDLS</td>
    <td>0x7e215040</td>
    <td>MU_BDLS</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_IER</td>
    <td>0x7e215044</td>
    <td>MU_IER</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_BDMS</td>
    <td>0x7e215044</td>
    <td>MU_BDMS</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_FCR</td>
    <td>0x7e215048</td>
    <td>MU_FCR</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_IIR</td>
    <td>0x7e215048</td>
    <td>MU_IIR</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_LCR</td>
    <td>0x7e21504c</td>
    <td>MU_LCR</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_MCR</td>
    <td>0x7e215050</td>
    <td>MU_MCR</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_LSR</td>
    <td>0x7e215054</td>
    <td>MU_LSR</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_MSR</td>
    <td>0x7e215058</td>
    <td>MU_MSR</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL</td>
    <td>0x7e215060</td>
    <td>MU_CNTL</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_STAT</td>
    <td>0x7e215064</td>
    <td>MU_STAT</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_MU_BAUD</td>
    <td>0x7e215068</td>
    <td>MU_BAUD</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI0_CNTL0</td>
    <td>0x7e215080</td>
    <td>SPI0_CNTL0</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI0_CNTL1</td>
    <td>0x7e215084</td>
    <td>SPI0_CNTL1</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI0_STAT</td>
    <td>0x7e215088</td>
    <td>SPI0_STAT</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI0_PEEK</td>
    <td>0x7e21508c</td>
    <td>SPI0_PEEK</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI0_IO</td>
    <td>0x7e2150a0</td>
    <td>SPI0_IO</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI0_TXHOLD</td>
    <td>0x7e2150b0</td>
    <td>SPI0_TXHOLD</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI1_CNTL0</td>
    <td>0x7e2150c0</td>
    <td>SPI1_CNTL0</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI1_CNTL1</td>
    <td>0x7e2150c4</td>
    <td>SPI1_CNTL1</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI1_STAT</td>
    <td>0x7e2150c8</td>
    <td>SPI1_STAT</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI1_PEEK</td>
    <td>0x7e2150cc</td>
    <td>SPI1_PEEK</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI1_IO</td>
    <td>0x7e2150e0</td>
    <td>SPI1_IO</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>AUX_SPI1_TXHOLD</td>
    <td>0x7e2150f0</td>
    <td>SPI1_TXHOLD</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>AUX_ENABLES</td>
    <td>0x7e215004</td>
  </tr>
  <tr>
    <td>AUX_ENABLE_MINIUART</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>AUX_ENABLE_SPI0</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_ENABLE_SPI1</td>
    <td>0x04</td>
  </tr>
  <tr>
    <td>AUX_IO_BASE</td>
    <td>0x7E215000</td>
  </tr>
  <tr>
    <td>AUX_IRQ</td>
    <td>0x7e215000</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_AUCTSINV</td>
    <td>0x80</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_AURTRINV</td>
    <td>0x40</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_AUTO_CTS</td>
    <td>0x08</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_AUTO_RTR</td>
    <td>0x04</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_FLOW1</td>
    <td>0x20</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_FLOW2</td>
    <td>0x10</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_FLOW3</td>
    <td>0x00</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_FLOW4</td>
    <td>0x30</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_REC_ENBL</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>AUX_MU_CNTL_TRN_ENBL</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_MU_FCR_RXCLR</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_MU_FCR_TXCLR</td>
    <td>0x04</td>
  </tr>
  <tr>
    <td>AUX_MU_IER_RXIRQEN</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>AUX_MU_IER_TXIRQEN</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_MU_IIR_IRQ</td>
    <td>0x06</td>
  </tr>
  <tr>
    <td>AUX_MU_IIR_NOIRQS</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>AUX_MU_LCR_7BITS</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_MU_LCR_8BITS</td>
    <td>0x03</td>
  </tr>
  <tr>
    <td>AUX_MU_LCR_BREAK</td>
    <td>0x40</td>
  </tr>
  <tr>
    <td>AUX_MU_LCR_DLAB</td>
    <td>0x80</td>
  </tr>
  <tr>
    <td>AUX_MU_LSR_DR</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>AUX_MU_LSR_OE</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_MU_LSR_TEMT</td>
    <td>0x40</td>
  </tr>
  <tr>
    <td>AUX_MU_LSR_THRE</td>
    <td>0x20</td>
  </tr>
  <tr>
    <td>AUX_MU_MCR_RTS</td>
    <td>0x02</td>
  </tr>
  <tr>
    <td>AUX_MU_MSR_CTS</td>
    <td>0x10</td>
  </tr>
  <tr>
    <td>AUX_MU_SCRATCH</td>
    <td>0x7e21505c</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_CTS</td>
    <td>0x00000080</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_RTR</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_RXFILL</td>
    <td>0x00FF0000</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_RX_DATA</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_RX_IDLE</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_RX_OFLW</td>
    <td>0x00000010</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_TXDONE</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_TXEMPTY</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_TXFILL</td>
    <td>0xFF000000</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_TX_FULL</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_TX_IDLE</td>
    <td>0x00000008</td>
  </tr>
  <tr>
    <td>AUX_MU_STAT_TX_SPACE</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_BITS</td>
    <td>0x0000003F</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_CS0_N</td>
    <td>0x000C0000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_CS1_N</td>
    <td>0x000A0000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_CS2_N</td>
    <td>0x00060000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_CSA_N</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_CSFROMFF</td>
    <td>0x00008000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_CS_HIGH</td>
    <td>0x000E0000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_FFCLR</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_HOLD0</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_HOLD10</td>
    <td>0x00003000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_HOLD4</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_HOLD7</td>
    <td>0x00002000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_INFALL</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_INRISE</td>
    <td>0x00000400</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_INVCLK</td>
    <td>0x00000080</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_OUTFALL</td>
    <td>0x00000000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_OUTMS</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_OUTRISE</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_POSTIN</td>
    <td>0x00010000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_SERENBL</td>
    <td>0x00000800</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_SPEED</td>
    <td>0xFFF00000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_SPEEDSHFT</td>
    <td>20</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL0_VARWID</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS1</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS2</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS3</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS4</td>
    <td>0x00000400</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS5</td>
    <td>0x00000500</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS6</td>
    <td>0x00000600</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_CSPLUS7</td>
    <td>0x00000700</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_DONEIRQ</td>
    <td>0x00000080</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_EMPTYIRQ</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_HOLDIN</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td>AUX_SPI_CNTL1_INMS</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_BITCNT</td>
    <td>0x0000003F</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_BUSY</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_RXEMPTY</td>
    <td>0x00000080</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_RXFILL</td>
    <td>0x000F0000</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_RXFULL</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_TXEMPTY</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_TXFILL</td>
    <td>0x0F000000</td>
  </tr>
  <tr>
    <td>AUX_SPI_STAT_TXFULL</td>
    <td>0x00000400</td>
  </tr>
</table>
<hr/>
<h1><a name="AVE_IN">AVE_IN</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e910000</td></tr>
  <tr><th>id</th><td>0x61766530</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CTRL">AVE_IN_CTRL</a></td>
    <td>0x7e910000</td>
    <td>RW</td>
    <td>32</td>
    <td>0x87ffffff</td>
    <td>0x08000080</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_STATUS">AVE_IN_STATUS</a></td>
    <td>0x7e910004</td>
    <td>RW</td>
    <td>32</td>
    <td>0x9f733f7f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_BUF0_ADDRESS">AVE_IN_BUF0_ADDRESS</a></td>
    <td>0x7e910008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_BUF1_ADDRESS">AVE_IN_BUF1_ADDRESS</a></td>
    <td>0x7e91000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_MAX_TRANSFER">AVE_IN_MAX_TRANSFER</a></td>
    <td>0x7e910010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_LINE_LENGTH">AVE_IN_LINE_LENGTH</a></td>
    <td>0x7e910014</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_ADDRESS">AVE_IN_CURRENT_ADDRESS</a></td>
    <td>0x7e910018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_LINE_BUF0">AVE_IN_CURRENT_LINE_BUF0</a></td>
    <td>0x7e91001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_LINE_BUF1">AVE_IN_CURRENT_LINE_BUF1</a></td>
    <td>0x7e910020</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CURRENT_LINE_NUM">AVE_IN_CURRENT_LINE_NUM</a></td>
    <td>0x7e910024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xe0000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_OVERRUN_ADDRESS">AVE_IN_OVERRUN_ADDRESS</a></td>
    <td>0x7e910028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_LINE_NUM_INT">AVE_IN_LINE_NUM_INT</a></td>
    <td>0x7e91002c</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CALC_LINE_STEP">AVE_IN_CALC_LINE_STEP</a></td>
    <td>0x7e910030</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>AVE_IN_OUTSTANDING_BUFF0</td>
    <td>0x7e910034</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>AVE_IN_OUTSTANDING_BUFF1</td>
    <td>0x7e910038</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>AVE_IN_CHAR_CTRL</td>
    <td>0x7e91003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>AVE_IN_SYNC_CTRL</td>
    <td>0x7e910040</td>
    <td>RW</td>
    <td>8</td>
    <td>0x0000008f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_IN_FRAME_NUM">AVE_IN_FRAME_NUM</a></td>
    <td>0x7e910044</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>AVE_IN_BLOCK_ID</td>
    <td>0x7e910060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x61766530</td>
  </tr>
</table>

<h2><a name="AVE_IN_CTRL">Register:AVE_IN_CTRL (0x7e910000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_OVERRUN_IRQ_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BUF0_IRQ_EN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BUF1_IRQ_EN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BUF_SER_IRQ_EN</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_LINE_IRQ_EN</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_HSYNC_IRQ_EN</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_FRAME_RATE_IRQ_EN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_PRIV_MODE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_LENGTH_IN_PXLS</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_FRAME_MODE</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BYTE_ORDER</td>
    <td>11</td>
    <td>13</td>
    <td>0x00003800</td>
    <td>0xffffc7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_EN_TRANSFER_MAX_ABORT</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_EN_OVERRUN_ABORT</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_LOW_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_HIGH_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_PRIORITY_LIMIT</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>27</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_STATUS">Register:AVE_IN_STATUS (0x7e910004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_OVERRUN_DET</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_BUF0_COMPL</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_BUF1_COMPL</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_BUF_NOT_SERV</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_LINE_NUM_HIT</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_HSYNC_DET</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_FRAME_RATE_DET</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_FRAME_RATE</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_INTERLACED</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_EVEN_FIELD</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_VFORM_FIELD</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_CSYNC_FIELD</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_MAX_HIT</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_CURRENT_BUF</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>18</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_AXI_STATE</td>
    <td>20</td>
    <td>22</td>
    <td>0x00700000</td>
    <td>0xff8fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>23</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_OVERRUN_CNT</td>
    <td>24</td>
    <td>28</td>
    <td>0x1f000000</td>
    <td>0xe0ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_CAPTURING</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_BUF0_ADDRESS">Register:AVE_IN_BUF0_ADDRESS (0x7e910008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_BUF0_ADDRESS_BUF0_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_BUF1_ADDRESS">Register:AVE_IN_BUF1_ADDRESS (0x7e91000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_BUF1_ADDRESS_BUF1_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_MAX_TRANSFER">Register:AVE_IN_MAX_TRANSFER (0x7e910010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_MAX_TRANSFER_MAX_TRANSFER</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_LINE_LENGTH">Register:AVE_IN_LINE_LENGTH (0x7e910014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_LINE_LENGTH_LINE_LENGTH</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_ADDRESS">Register:AVE_IN_CURRENT_ADDRESS (0x7e910018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_ADDRESS_CUR_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_LINE_BUF0">Register:AVE_IN_CURRENT_LINE_BUF0 (0x7e91001c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF0_CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF0_EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_LINE_BUF1">Register:AVE_IN_CURRENT_LINE_BUF1 (0x7e910020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF1_CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF1_EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_CURRENT_LINE_NUM">Register:AVE_IN_CURRENT_LINE_NUM (0x7e910024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_BUFFER_POINTER</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_INTERLACED</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_OVERRUN_ADDRESS">Register:AVE_IN_OVERRUN_ADDRESS (0x7e910028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_OVERRUN_ADDRESS_OVERRUN_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_LINE_NUM_INT">Register:AVE_IN_LINE_NUM_INT (0x7e91002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_LINE_NUM_INT_LINE_NUM_INT</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_CALC_LINE_STEP">Register:AVE_IN_CALC_LINE_STEP (0x7e910030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_CALC_LINE_STEP_CALC_LINE_STEP</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_IN_FRAME_NUM">Register:AVE_IN_FRAME_NUM (0x7e910044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_FRAME_NUM_FRAME_NUM</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="AVE_OUT">AVE_OUT</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e240000</td></tr>
  <tr><th>id</th><td>0x61766538</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CTRL">AVE_OUT_CTRL</a></td>
    <td>0x7e240000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0fff13f</td>
    <td>0x40000100</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_STATUS">AVE_OUT_STATUS</a></td>
    <td>0x7e240004</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003f7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_OFFSET">AVE_OUT_OFFSET</a></td>
    <td>0x7e240008</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80ffffff</td>
    <td>0x80109090</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_Y_COEFF">AVE_OUT_Y_COEFF</a></td>
    <td>0x7e24000c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x0994b43a</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CB_COEFF">AVE_OUT_CB_COEFF</a></td>
    <td>0x7e240010</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x3a9d5900</td>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CR_COEFF">AVE_OUT_CR_COEFF</a></td>
    <td>0x7e240014</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x100ca7d6</td>
  </tr>
  <tr>
    <td>AVE_OUT_BLOCK_ID</td>
    <td>0x7e240060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x61766538</td>
  </tr>
</table>

<h2><a name="AVE_OUT_CTRL">Register:AVE_OUT_CTRL (0x7e240000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_ERROR_IRQ_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_COEFF_IRQ_EN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_REFRESH_RATE</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_MODE</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_PRIV_ACCESS</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INTERLEAVE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_NTSC_PAL_IDENT</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_HSYNC</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_VSYNC</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_EVEN_FIELD</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_CSYNC</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_DSYNC</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_BYTE_SWAP</td>
    <td>19</td>
    <td>23</td>
    <td>0x00f80000</td>
    <td>0xff07ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_SOFT_RESET</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_OUT_STATUS">Register:AVE_OUT_STATUS (0x7e240004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_PXL_FORMAT_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_PXL_OUTPUT_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_COEFF_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_HFRONT_PORCH</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_HBACK_PORCH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_HSYNC</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_VFRONT_PORCH</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_VBACK_PORCH</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_VSYNC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="AVE_OUT_OFFSET">Register:AVE_OUT_OFFSET (0x7e240008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_BLUE_OFFSET</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x90</td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_GREEN_OFFSET</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x90</td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_RED_OFFSET</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x10</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_EN_YCBCR_CLAMPING</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="AVE_OUT_Y_COEFF">Register:AVE_OUT_Y_COEFF (0x7e24000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF_BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x3a</td>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF_GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x12d</td>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF_RED_COEFF</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x99</td>
  </tr>
</table>
<h2><a name="AVE_OUT_CB_COEFF">Register:AVE_OUT_CB_COEFF (0x7e240010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF_BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x100</td>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF_GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x356</td>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF_RED_COEFF</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x3a9</td>
  </tr>
</table>
<h2><a name="AVE_OUT_CR_COEFF">Register:AVE_OUT_CR_COEFF (0x7e240014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF_BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x3d6</td>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF_GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x329</td>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF_RED_COEFF</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x100</td>
  </tr>
</table>
<hr/>
<h1><a name="CAM0">CAM0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e800000</td></tr>
  <tr><th>id</th><td>0x7563616d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CAM0_CAMCTL</td>
    <td>0x7e800000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMSTA</td>
    <td>0x7e800004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMANA</td>
    <td>0x7e800008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000777</td>
  </tr>
  <tr>
    <td>CAM0_CAMPRI</td>
    <td>0x7e80000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMCLK</td>
    <td>0x7e800010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM0_CAMCLT</td>
    <td>0x7e800014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT0</td>
    <td>0x7e800018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT1</td>
    <td>0x7e80001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT2</td>
    <td>0x7e800020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT3</td>
    <td>0x7e800024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM0_CAMDLT</td>
    <td>0x7e800028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMCMP0</td>
    <td>0x7e80002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMCMP1</td>
    <td>0x7e800030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMCAP0</td>
    <td>0x7e800034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMCAP1</td>
    <td>0x7e800038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG0</td>
    <td>0x7e8000f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG1</td>
    <td>0x7e8000f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG2</td>
    <td>0x7e8000f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG3</td>
    <td>0x7e8000fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMICTL</td>
    <td>0x7e800100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMISTA</td>
    <td>0x7e800104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDI0</td>
    <td>0x7e800108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIPIPE</td>
    <td>0x7e80010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIBSA0</td>
    <td>0x7e800110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIBEA0</td>
    <td>0x7e800114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIBLS</td>
    <td>0x7e800118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIBWP</td>
    <td>0x7e80011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIHWIN</td>
    <td>0x7e800120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIHSTA</td>
    <td>0x7e800124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIVWIN</td>
    <td>0x7e800128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIVSTA</td>
    <td>0x7e80012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMICC</td>
    <td>0x7e800130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMICS</td>
    <td>0x7e800134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDC</td>
    <td>0x7e800138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDPO</td>
    <td>0x7e80013c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDCA</td>
    <td>0x7e800140</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDCD</td>
    <td>0x7e800144</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDS</td>
    <td>0x7e800148</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDCS</td>
    <td>0x7e800200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBSA0</td>
    <td>0x7e800204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBEA0</td>
    <td>0x7e800208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBWP</td>
    <td>0x7e80020c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBCTL</td>
    <td>0x7e800300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIBSA1</td>
    <td>0x7e800304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIBEA1</td>
    <td>0x7e800308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMIDI1</td>
    <td>0x7e80030c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBSA1</td>
    <td>0x7e800310</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMDBEA1</td>
    <td>0x7e800314</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM0_CAMMISC</td>
    <td>0x7e800400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="CAM1">CAM1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e801000</td></tr>
  <tr><th>id</th><td>0x7563616d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CAM1_CAMCTL</td>
    <td>0x7e801000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMSTA</td>
    <td>0x7e801004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMANA</td>
    <td>0x7e801008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000777</td>
  </tr>
  <tr>
    <td>CAM1_CAMPRI</td>
    <td>0x7e80100c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMCLK</td>
    <td>0x7e801010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM1_CAMCLT</td>
    <td>0x7e801014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT0</td>
    <td>0x7e801018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT1</td>
    <td>0x7e80101c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT2</td>
    <td>0x7e801020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT3</td>
    <td>0x7e801024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td>CAM1_CAMDLT</td>
    <td>0x7e801028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMCMP0</td>
    <td>0x7e80102c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMCMP1</td>
    <td>0x7e801030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMCAP0</td>
    <td>0x7e801034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMCAP1</td>
    <td>0x7e801038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG0</td>
    <td>0x7e8010f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG1</td>
    <td>0x7e8010f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG2</td>
    <td>0x7e8010f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG3</td>
    <td>0x7e8010fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMICTL</td>
    <td>0x7e801100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMISTA</td>
    <td>0x7e801104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDI0</td>
    <td>0x7e801108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIPIPE</td>
    <td>0x7e80110c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIBSA0</td>
    <td>0x7e801110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIBEA0</td>
    <td>0x7e801114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIBLS</td>
    <td>0x7e801118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIBWP</td>
    <td>0x7e80111c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIHWIN</td>
    <td>0x7e801120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIHSTA</td>
    <td>0x7e801124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIVWIN</td>
    <td>0x7e801128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIVSTA</td>
    <td>0x7e80112c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMICC</td>
    <td>0x7e801130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMICS</td>
    <td>0x7e801134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDC</td>
    <td>0x7e801138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDPO</td>
    <td>0x7e80113c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDCA</td>
    <td>0x7e801140</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDCD</td>
    <td>0x7e801144</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDS</td>
    <td>0x7e801148</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDCS</td>
    <td>0x7e801200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBSA0</td>
    <td>0x7e801204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBEA0</td>
    <td>0x7e801208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBWP</td>
    <td>0x7e80120c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBCTL</td>
    <td>0x7e801300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIBSA1</td>
    <td>0x7e801304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIBEA1</td>
    <td>0x7e801308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMIDI1</td>
    <td>0x7e80130c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBSA1</td>
    <td>0x7e801310</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMDBEA1</td>
    <td>0x7e801314</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>CAM1_CAMMISC</td>
    <td>0x7e801400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="CCP2TX">CCP2TX</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e001000</td></tr>
  <tr><th>id</th><td>0x63637032</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TC">CCP2TX_TC</a></td>
    <td>0x7e001000</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ff07</td>
    <td>0x0000ff00</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TS">CCP2TX_TS</a></td>
    <td>0x7e001004</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000f1f7f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TAC">CCP2TX_TAC</a></td>
    <td>0x7e001008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff0f</td>
    <td>0x77434307</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TPC">CCP2TX_TPC</a></td>
    <td>0x7e00100c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TSC">CCP2TX_TSC</a></td>
    <td>0x7e001010</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TIC">CCP2TX_TIC</a></td>
    <td>0x7e001014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000f7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TTC">CCP2TX_TTC</a></td>
    <td>0x7e001018</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80ff1fff</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TBA">CCP2TX_TBA</a></td>
    <td>0x7e00101c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TDL">CCP2TX_TDL</a></td>
    <td>0x7e001020</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TD">CCP2TX_TD</a></td>
    <td>0x7e001024</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TSPARE</td>
    <td>0x7e001028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2><a name="CCP2TX_TC">Register:CCP2TX_TC (0x7e001000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TC_TEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TC_MEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TC_CLKM</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TC_TIP</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0xff</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>16</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TC_SWR</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TS">Register:CCP2TX_TS (0x7e001004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TS_TXB</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_IEB</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_ARE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TUE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TFE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TFF</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TFP</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TQL</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_IS</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TII</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TEI</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TQI</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TAC">Register:CCP2TX_TAC (0x7e001008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TAC_ARST</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_APD</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_BPD</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_TPC</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_DLAC</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x43</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_CLAC</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x43</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_PTATADJ</td>
    <td>24</td>
    <td>27</td>
    <td>0x0f000000</td>
    <td>0xf0ffffff</td>
    <td>0x7</td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_CTATADJ</td>
    <td>28</td>
    <td>31</td>
    <td>0xf0000000</td>
    <td>0x0fffffff</td>
    <td>0x7</td>
  </tr>
</table>
<h2><a name="CCP2TX_TPC">Register:CCP2TX_TPC (0x7e00100c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TPC_TNP</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TPC_TPP</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TPC_TPT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TSC">Register:CCP2TX_TSC (0x7e001010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TSC_TSM</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x2</td>
  </tr>
</table>
<h2><a name="CCP2TX_TIC">Register:CCP2TX_TIC (0x7e001014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TIIE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TEIE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TQIE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TQIT</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TTC">Register:CCP2TX_TTC (0x7e001018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TTC_LCN</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_LSC</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_LEC</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_FSP</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_BI</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_ATX</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TBA">Register:CCP2TX_TBA (0x7e00101c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TBA_ADDR</td>
    <td>0</td>
    <td>29</td>
    <td>0x3fffffff</td>
    <td>0xc0000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TDL">Register:CCP2TX_TDL (0x7e001020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TDL_LEN</td>
    <td>0</td>
    <td>29</td>
    <td>0x3fffffff</td>
    <td>0xc0000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CCP2TX_TD">Register:CCP2TX_TD (0x7e001024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TD_TCS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TD_IES</td>
    <td>5</td>
    <td>6</td>
    <td>0x00000060</td>
    <td>0xffffff9f</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="CM">CM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>Clock manager</td></tr>
  <tr><th>base</th><td>0x7e101000</td></tr>
  <tr><th>id</th><td>0x0000636d</td></tr>
  <tr><th>password</th><td>0x5a000000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#CM_GNRICCTL">CM_GNRICCTL</a></td>
    <td>0x7e101000</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_GNRICDIV">CM_GNRICDIV</a></td>
    <td>0x7e101004</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_VPUCTL">CM_VPUCTL</a></td>
    <td>0x7e101008</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003cf</td>
    <td>0x00000041</td>
  </tr>
  <tr>
    <td><a href="#CM_VPUDIV">CM_VPUDIV</a></td>
    <td>0x7e10100c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00fffff0</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_SYSCTL">CM_SYSCTL</a></td>
    <td>0x7e101010</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td><a href="#CM_SYSDIV">CM_SYSDIV</a></td>
    <td>0x7e101014</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIACTL">CM_PERIACTL</a></td>
    <td>0x7e101018</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIADIV">CM_PERIADIV</a></td>
    <td>0x7e10101c</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIICTL">CM_PERIICTL</a></td>
    <td>0x7e101020</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PERIIDIV">CM_PERIIDIV</a></td>
    <td>0x7e101024</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_H264CTL">CM_H264CTL</a></td>
    <td>0x7e101028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td><a href="#CM_H264DIV">CM_H264DIV</a></td>
    <td>0x7e10102c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_ISPCTL">CM_ISPCTL</a></td>
    <td>0x7e101030</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td><a href="#CM_ISPDIV">CM_ISPDIV</a></td>
    <td>0x7e101034</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_V3DCTL">CM_V3DCTL</a></td>
    <td>0x7e101038</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000040</td>
  </tr>
  <tr>
    <td><a href="#CM_V3DDIV">CM_V3DDIV</a></td>
    <td>0x7e10103c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM0CTL">CM_CAM0CTL</a></td>
    <td>0x7e101040</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM0DIV">CM_CAM0DIV</a></td>
    <td>0x7e101044</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM1CTL">CM_CAM1CTL</a></td>
    <td>0x7e101048</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CAM1DIV">CM_CAM1DIV</a></td>
    <td>0x7e10104c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CCP2CTL">CM_CCP2CTL</a></td>
    <td>0x7e101050</td>
    <td>RW</td>
    <td>10</td>
    <td>0x00000397</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CCP2DIV">CM_CCP2DIV</a></td>
    <td>0x7e101054</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0ECTL">CM_DSI0ECTL</a></td>
    <td>0x7e101058</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0EDIV">CM_DSI0EDIV</a></td>
    <td>0x7e10105c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0PCTL">CM_DSI0PCTL</a></td>
    <td>0x7e101060</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000039f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0PDIV">CM_DSI0PDIV</a></td>
    <td>0x7e101064</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_DPICTL">CM_DPICTL</a></td>
    <td>0x7e101068</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DPIDIV">CM_DPIDIV</a></td>
    <td>0x7e10106c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_GP0CTL">CM_GP0CTL</a></td>
    <td>0x7e101070</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td><a href="#CM_GP0DIV">CM_GP0DIV</a></td>
    <td>0x7e101074</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_GP1CTL">CM_GP1CTL</a></td>
    <td>0x7e101078</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td><a href="#CM_GP1DIV">CM_GP1DIV</a></td>
    <td>0x7e10107c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_GP2CTL">CM_GP2CTL</a></td>
    <td>0x7e101080</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_GP2DIV">CM_GP2DIV</a></td>
    <td>0x7e101084</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_HSMCTL">CM_HSMCTL</a></td>
    <td>0x7e101088</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_HSMDIV">CM_HSMDIV</a></td>
    <td>0x7e10108c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_OTPCTL">CM_OTPCTL</a></td>
    <td>0x7e101090</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0x00000011</td>
  </tr>
  <tr>
    <td><a href="#CM_OTPDIV">CM_OTPDIV</a></td>
    <td>0x7e101094</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001f000</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td><a href="#CM_PCMCTL">CM_PCMCTL</a></td>
    <td>0x7e101098</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td><a href="#CM_PCMDIV">CM_PCMDIV</a></td>
    <td>0x7e10109c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PWMCTL">CM_PWMCTL</a></td>
    <td>0x7e1010a0</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td><a href="#CM_PWMDIV">CM_PWMDIV</a></td>
    <td>0x7e1010a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_SLIMCTL">CM_SLIMCTL</a></td>
    <td>0x7e1010a8</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
  </tr>
  <tr>
    <td><a href="#CM_SLIMDIV">CM_SLIMDIV</a></td>
    <td>0x7e1010ac</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_SMICTL">CM_SMICTL</a></td>
    <td>0x7e1010b0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_SMIDIV">CM_SMIDIV</a></td>
    <td>0x7e1010b4</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TCNTCTL">CM_TCNTCTL</a></td>
    <td>0x7e1010c0</td>
    <td>RW</td>
    <td>14</td>
    <td>0x000030cf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TCNTCNT">CM_TCNTCNT</a></td>
    <td>0x7e1010c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TECCTL">CM_TECCTL</a></td>
    <td>0x7e1010c8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TECDIV">CM_TECDIV</a></td>
    <td>0x7e1010cc</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TD0CTL">CM_TD0CTL</a></td>
    <td>0x7e1010d0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001bff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TD0DIV">CM_TD0DIV</a></td>
    <td>0x7e1010d4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TD1CTL">CM_TD1CTL</a></td>
    <td>0x7e1010d8</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001bff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TD1DIV">CM_TD1DIV</a></td>
    <td>0x7e1010dc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TSENSCTL">CM_TSENSCTL</a></td>
    <td>0x7e1010e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TSENSDIV">CM_TSENSDIV</a></td>
    <td>0x7e1010e4</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001f000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TIMERCTL">CM_TIMERCTL</a></td>
    <td>0x7e1010e8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TIMERDIV">CM_TIMERDIV</a></td>
    <td>0x7e1010ec</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_UARTCTL">CM_UARTCTL</a></td>
    <td>0x7e1010f0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_UARTDIV">CM_UARTDIV</a></td>
    <td>0x7e1010f4</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_VECCTL">CM_VECCTL</a></td>
    <td>0x7e1010f8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_VECDIV">CM_VECDIV</a></td>
    <td>0x7e1010fc</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000f000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_OSCCOUNT">CM_OSCCOUNT</a></td>
    <td>0x7e101100</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLA">CM_PLLA</a></td>
    <td>0x7e101104</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLC">CM_PLLC</a></td>
    <td>0x7e101108</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLD">CM_PLLD</a></td>
    <td>0x7e10110c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLH">CM_PLLH</a></td>
    <td>0x7e101110</td>
    <td>RW</td>
    <td>10</td>
    <td>0x00000307</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td><a href="#CM_LOCK">CM_LOCK</a></td>
    <td>0x7e101114</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001f1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_EVENT">CM_EVENT</a></td>
    <td>0x7e101118</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_INTEN">CM_INTEN</a></td>
    <td>0x7e10111c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI0HSCK">CM_DSI0HSCK</a></td>
    <td>0x7e101120</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_CKSM">CM_CKSM</a></td>
    <td>0x7e101124</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_OSCFREQI">CM_OSCFREQI</a></td>
    <td>0x7e101128</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_OSCFREQF">CM_OSCFREQF</a></td>
    <td>0x7e10112c</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCTL">CM_PLLTCTL</a></td>
    <td>0x7e101130</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000a7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT0">CM_PLLTCNT0</a></td>
    <td>0x7e101134</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT1">CM_PLLTCNT1</a></td>
    <td>0x7e101138</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT2">CM_PLLTCNT2</a></td>
    <td>0x7e10113c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLTCNT3">CM_PLLTCNT3</a></td>
    <td>0x7e101140</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_TDCLKEN">CM_TDCLKEN</a></td>
    <td>0x7e101144</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_BURSTCTL">CM_BURSTCTL</a></td>
    <td>0x7e101148</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000b0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_BURSTCNT">CM_BURSTCNT</a></td>
    <td>0x7e10114c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1ECTL">CM_DSI1ECTL</a></td>
    <td>0x7e101158</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1EDIV">CM_DSI1EDIV</a></td>
    <td>0x7e10115c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1PCTL">CM_DSI1PCTL</a></td>
    <td>0x7e101160</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000039f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DSI1PDIV">CM_DSI1PDIV</a></td>
    <td>0x7e101164</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_DFTCTL">CM_DFTCTL</a></td>
    <td>0x7e101168</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_DFTDIV">CM_DFTDIV</a></td>
    <td>0x7e10116c</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001f000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_PLLB">CM_PLLB</a></td>
    <td>0x7e101170</td>
    <td>RW</td>
    <td>10</td>
    <td>0x00000303</td>
    <td>0x00000300</td>
  </tr>
  <tr>
    <td><a href="#CM_PULSECTL">CM_PULSECTL</a></td>
    <td>0x7e101190</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0x00000011</td>
  </tr>
  <tr>
    <td><a href="#CM_PULSEDIV">CM_PULSEDIV</a></td>
    <td>0x7e101194</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00fff000</td>
    <td>0x0001b000</td>
  </tr>
  <tr>
    <td><a href="#CM_SDCCTL">CM_SDCCTL</a></td>
    <td>0x7e1011a8</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f3bf</td>
    <td>0x00004000</td>
  </tr>
  <tr>
    <td><a href="#CM_SDCDIV">CM_SDCDIV</a></td>
    <td>0x7e1011ac</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_ARMCTL">CM_ARMCTL</a></td>
    <td>0x7e1011b0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x000013bf</td>
    <td>0x00000004</td>
  </tr>
  <tr>
    <td><a href="#CM_ARMDIV">CM_ARMDIV</a></td>
    <td>0x7e1011b4</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#CM_AVEOCTL">CM_AVEOCTL</a></td>
    <td>0x7e1011b8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_AVEODIV">CM_AVEODIV</a></td>
    <td>0x7e1011bc</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000f000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_EMMCCTL">CM_EMMCCTL</a></td>
    <td>0x7e1011c0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CM_EMMCDIV">CM_EMMCDIV</a></td>
    <td>0x7e1011c4</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="CM_GNRICCTL">Register:CM_GNRICCTL (0x7e101000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GNRICCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_FLIP</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_GNRICDIV">Register:CM_GNRICDIV (0x7e101004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GNRICDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_VPUCTL">Register:CM_VPUCTL (0x7e101008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_VPUCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_VPUCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_VPUCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_VPUCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_VPUCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_VPUDIV">Register:CM_VPUDIV (0x7e10100c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_VPUDIV_DIV</td>
    <td>4</td>
    <td>23</td>
    <td>0x00fffff0</td>
    <td>0xff00000f</td>
    <td>0x100</td>
  </tr>
</table>
<h2><a name="CM_SYSCTL">Register:CM_SYSCTL (0x7e101010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SYSCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_SYSDIV">Register:CM_SYSDIV (0x7e101014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SYSDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PERIACTL">Register:CM_PERIACTL (0x7e101018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PERIACTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PERIADIV">Register:CM_PERIADIV (0x7e10101c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PERIADIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PERIICTL">Register:CM_PERIICTL (0x7e101020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PERIICTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PERIIDIV">Register:CM_PERIIDIV (0x7e101024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PERIIDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_H264CTL">Register:CM_H264CTL (0x7e101028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_H264CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_H264CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_H264CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_H264CTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_H264CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_H264CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_H264CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_H264DIV">Register:CM_H264DIV (0x7e10102c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_H264DIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_ISPCTL">Register:CM_ISPCTL (0x7e101030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_ISPCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ISPCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ISPCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ISPCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_ISPCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ISPCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ISPCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_ISPDIV">Register:CM_ISPDIV (0x7e101034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_ISPDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_V3DCTL">Register:CM_V3DCTL (0x7e101038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_V3DCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_V3DCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_V3DCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_V3DCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_V3DCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_V3DCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_V3DCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_V3DDIV">Register:CM_V3DDIV (0x7e10103c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_V3DDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CAM0CTL">Register:CM_CAM0CTL (0x7e101040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_CAM0CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CAM0DIV">Register:CM_CAM0DIV (0x7e101044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CAM0DIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CAM1CTL">Register:CM_CAM1CTL (0x7e101048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_CAM1CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CAM1DIV">Register:CM_CAM1DIV (0x7e10104c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CAM1DIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CCP2CTL">Register:CM_CCP2CTL (0x7e101050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_CCP2CTL_SRC</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CCP2DIV">Register:CM_CCP2DIV (0x7e101054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_CCP2DIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_DSI0ECTL">Register:CM_DSI0ECTL (0x7e101058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI0EDIV">Register:CM_DSI0EDIV (0x7e10105c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI0EDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI0PCTL">Register:CM_DSI0PCTL (0x7e101060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI0PDIV">Register:CM_DSI0PDIV (0x7e101064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI0PDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_DPICTL">Register:CM_DPICTL (0x7e101068)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DPICTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DPICTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DPICTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DPICTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DPICTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DPICTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DPIDIV">Register:CM_DPIDIV (0x7e10106c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DPIDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_GP0CTL">Register:CM_GP0CTL (0x7e101070)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GP0CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP0CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP0CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_GP0CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP0CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP0CTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_GP0DIV">Register:CM_GP0DIV (0x7e101074)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GP0DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_GP1CTL">Register:CM_GP1CTL (0x7e101078)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GP1CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP1CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP1CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_GP1CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP1CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP1CTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_GP1DIV">Register:CM_GP1DIV (0x7e10107c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GP1DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_GP2CTL">Register:CM_GP2CTL (0x7e101080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GP2CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP2CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP2CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_GP2CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP2CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_GP2CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_GP2DIV">Register:CM_GP2DIV (0x7e101084)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_GP2DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_HSMCTL">Register:CM_HSMCTL (0x7e101088)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_HSMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_HSMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_HSMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_HSMCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_HSMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_HSMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_HSMCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_HSMDIV">Register:CM_HSMDIV (0x7e10108c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_HSMDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_OTPCTL">Register:CM_OTPCTL (0x7e101090)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_OTPCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_OTPCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_OTPCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_OTPCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_OTPCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_OTPCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_OTPDIV">Register:CM_OTPDIV (0x7e101094)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_OTPDIV_DIV</td>
    <td>12</td>
    <td>16</td>
    <td>0x0001f000</td>
    <td>0xfffe0fff</td>
    <td>0x4</td>
  </tr>
</table>
<h2><a name="CM_PCMCTL">Register:CM_PCMCTL (0x7e101098)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PCMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PCMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PCMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PCMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PCMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PCMCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PCMDIV">Register:CM_PCMDIV (0x7e10109c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PCMDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PWMCTL">Register:CM_PWMCTL (0x7e1010a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PWMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PWMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PWMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PWMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PWMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PWMCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PWMDIV">Register:CM_PWMDIV (0x7e1010a4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PWMDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_SLIMCTL">Register:CM_SLIMCTL (0x7e1010a8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_SLIMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_SLIMDIV">Register:CM_SLIMDIV (0x7e1010ac)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_SLIMDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_SMICTL">Register:CM_SMICTL (0x7e1010b0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_SMICTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SMICTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SMICTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SMICTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SMICTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SMICTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_SMIDIV">Register:CM_SMIDIV (0x7e1010b4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SMIDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TCNTCTL">Register:CM_TCNTCTL (0x7e1010c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TCNTCTL_SRC0</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_KILL</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_SRC1</td>
    <td>12</td>
    <td>13</td>
    <td>0x00003000</td>
    <td>0xffffcfff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TCNTCNT">Register:CM_TCNTCNT (0x7e1010c4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TCNTCNT_CNT</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TECCTL">Register:CM_TECCTL (0x7e1010c8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TECCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TECCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TECCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TECCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TECCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TECCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TECDIV">Register:CM_TECDIV (0x7e1010cc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TECDIV_DIV</td>
    <td>12</td>
    <td>17</td>
    <td>0x0003f000</td>
    <td>0xfffc0fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TD0CTL">Register:CM_TD0CTL (0x7e1010d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TD0CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>10</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_FLIP</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD0CTL_STEP</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TD0DIV">Register:CM_TD0DIV (0x7e1010d4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TD0DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TD1CTL">Register:CM_TD1CTL (0x7e1010d8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TD1CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>10</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_FLIP</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TD1CTL_STEP</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TD1DIV">Register:CM_TD1DIV (0x7e1010dc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TD1DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TSENSCTL">Register:CM_TSENSCTL (0x7e1010e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TSENSCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TSENSDIV">Register:CM_TSENSDIV (0x7e1010e4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TSENSDIV_DIV</td>
    <td>12</td>
    <td>16</td>
    <td>0x0001f000</td>
    <td>0xfffe0fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TIMERCTL">Register:CM_TIMERCTL (0x7e1010e8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TIMERCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TIMERDIV">Register:CM_TIMERDIV (0x7e1010ec)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TIMERDIV_DIV</td>
    <td>0</td>
    <td>17</td>
    <td>0x0003ffff</td>
    <td>0xfffc0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_UARTCTL">Register:CM_UARTCTL (0x7e1010f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_UARTCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_UARTCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_UARTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_UARTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_UARTCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_UARTCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_UARTDIV">Register:CM_UARTDIV (0x7e1010f4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_UARTDIV_DIV</td>
    <td>0</td>
    <td>21</td>
    <td>0x003fffff</td>
    <td>0xffc00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_VECCTL">Register:CM_VECCTL (0x7e1010f8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_VECCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_VECCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_VECCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_VECCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_VECCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_VECCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_VECDIV">Register:CM_VECDIV (0x7e1010fc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_VECDIV_DIV</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_OSCCOUNT">Register:CM_OSCCOUNT (0x7e101100)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_OSCCOUNT_NUM</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLA">Register:CM_PLLA (0x7e101104)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLA_LOADDSI0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDDSI0</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADCCP2</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDCCP2</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADCORE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDCORE</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADPER</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDPER</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLA_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_PLLA_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PLLC">Register:CM_PLLC (0x7e101108)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLC_LOADCORE0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDCORE0</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADCORE1</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDCORE1</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADCORE2</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDCORE2</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADPER</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDPER</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLC_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_PLLC_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PLLD">Register:CM_PLLD (0x7e10110c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLD_LOADDSI0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDDSI0</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADDSI1</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDDSI1</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADCORE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDCORE</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADPER</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDPER</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLD_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_PLLD_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PLLH">Register:CM_PLLH (0x7e101110)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLH_LOADPIX</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLH_LOADAUX</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLH_LOADRCAL</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PLLH_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_PLLH_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_LOCK">Register:CM_LOCK (0x7e101114)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKA</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKB</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKC</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKD</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKH</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKA</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKB</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKC</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKD</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKH</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_EVENT">Register:CM_EVENT (0x7e101118)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_EVENT_GAINA</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINB</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINC</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_GAIND</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINH</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSB</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSC</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAINA</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAINB</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAINC</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAIND</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSA</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSB</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSC</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSD</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_BADPASS</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_WRFAIL</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_A2WDONE</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_OCDONE</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_RESUS</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EVENT_BURSTDONE</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_INTEN">Register:CM_INTEN (0x7e10111c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_INTEN_GAINA</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINB</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINC</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_GAIND</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINH</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSB</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSC</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAINA</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAINB</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAINC</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAIND</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSA</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSB</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSC</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSD</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_BADPASS</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_WRFAIL</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_A2WDONE</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_OCDONE</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_RESUS</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_INTEN_BURSTDONE</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI0HSCK">Register:CM_DSI0HSCK (0x7e101120)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DSI0HSCK_SELPLLD</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_CKSM">Register:CM_CKSM (0x7e101124)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_CKSM_STATE</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CKSM_FRCE</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CKSM_CFG</td>
    <td>16</td>
    <td>17</td>
    <td>0x00030000</td>
    <td>0xfffcffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CKSM_OSC</td>
    <td>18</td>
    <td>19</td>
    <td>0x000c0000</td>
    <td>0xfff3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CKSM_AUTO</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_CKSM_STEP</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_OSCFREQI">Register:CM_OSCFREQI (0x7e101128)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_OSCFREQI_INT</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_OSCFREQF">Register:CM_OSCFREQF (0x7e10112c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_OSCFREQF_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLTCTL">Register:CM_PLLTCTL (0x7e101130)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLTCTL_SRC</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PLLTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PLLTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT0">Register:CM_PLLTCNT0 (0x7e101134)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLTCNT0_CNT</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT1">Register:CM_PLLTCNT1 (0x7e101138)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLTCNT1_CNT</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT2">Register:CM_PLLTCNT2 (0x7e10113c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLTCNT2_CNT</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLTCNT3">Register:CM_PLLTCNT3 (0x7e101140)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLTCNT3_CNT</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_TDCLKEN">Register:CM_TDCLKEN (0x7e101144)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLABYP</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLBBYP</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLCBYP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLDBYP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLADIV2</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLBDIV2</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLCDIV2</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLDDIV2</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_HDMIBYP</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_MPHIWDFT</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_MPHIRDFT</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_USBDFT</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_SLIMDFT</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_IMAGETD</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_BURSTCTL">Register:CM_BURSTCTL (0x7e101148)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_BURSTCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_BURSTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_BURSTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_BURSTCNT">Register:CM_BURSTCNT (0x7e10114c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_BURSTCNT_CNT</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI1ECTL">Register:CM_DSI1ECTL (0x7e101158)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI1EDIV">Register:CM_DSI1EDIV (0x7e10115c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI1EDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI1PCTL">Register:CM_DSI1PCTL (0x7e101160)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DSI1PDIV">Register:CM_DSI1PDIV (0x7e101164)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DSI1PDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_DFTCTL">Register:CM_DFTCTL (0x7e101168)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_DFTCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DFTCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DFTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DFTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DFTCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_DFTCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_DFTDIV">Register:CM_DFTDIV (0x7e10116c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_DFTDIV_DIV</td>
    <td>12</td>
    <td>16</td>
    <td>0x0001f000</td>
    <td>0xfffe0fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PLLB">Register:CM_PLLB (0x7e101170)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PLLB_LOADARM</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PLLB_HOLDARM</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PLLB_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_PLLB_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_PULSECTL">Register:CM_PULSECTL (0x7e101190)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_PULSECTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PULSECTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>CM_PULSECTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PULSECTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PULSECTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_PULSECTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_PULSEDIV">Register:CM_PULSEDIV (0x7e101194)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_PULSEDIV_DIV</td>
    <td>12</td>
    <td>23</td>
    <td>0x00fff000</td>
    <td>0xff000fff</td>
    <td>0x1b</td>
  </tr>
</table>
<h2><a name="CM_SDCCTL">Register:CM_SDCCTL (0x7e1011a8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_SDCCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_CTRL</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_ACCPT</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_SDCCTL_UPDATE</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_SDCDIV">Register:CM_SDCDIV (0x7e1011ac)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_SDCDIV_DIV</td>
    <td>12</td>
    <td>17</td>
    <td>0x0003f000</td>
    <td>0xfffc0fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_ARMCTL">Register:CM_ARMCTL (0x7e1011b0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_ARMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>CM_ARMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ARMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_ARMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ARMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_ARMCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_ARMCTL_AXIHALF</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_ARMDIV">Register:CM_ARMDIV (0x7e1011b4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_ARMDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="CM_AVEOCTL">Register:CM_AVEOCTL (0x7e1011b8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_AVEOCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_AVEODIV">Register:CM_AVEODIV (0x7e1011bc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_AVEODIV_DIV</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_EMMCCTL">Register:CM_EMMCCTL (0x7e1011c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_EMMCCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CM_EMMCDIV">Register:CM_EMMCDIV (0x7e1011c4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CM_EMMCDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="CMI">CMI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e802000</td></tr>
  <tr><th>id</th><td>0x00636d69</td></tr>
  <tr><th>password</th><td>0x5a000000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#CMI_CAM0">CMI_CAM0</a></td>
    <td>0x7e802000</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CMI_CAM1">CMI_CAM1</a></td>
    <td>0x7e802004</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CMI_CAMTEST">CMI_CAMTEST</a></td>
    <td>0x7e802008</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#CMI_USBCTL">CMI_USBCTL</a></td>
    <td>0x7e802010</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0x00000040</td>
  </tr>
</table>

<h2><a name="CMI_CAM0">Register:CMI_CAM0 (0x7e802000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CMI_CAM0_HSSRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAM0_RX0SRC</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAM0_RX1SRC</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CMI_CAM1">Register:CMI_CAM1 (0x7e802004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CMI_CAM1_HSSRC</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX0SRC</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX1SRC</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX2SRC</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX3SRC</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CMI_CAMTEST">Register:CMI_CAMTEST (0x7e802008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CMI_CAMTEST_SRC</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>CMI_CAMTEST_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="CMI_USBCTL">Register:CMI_USBCTL (0x7e802010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>CMI_USBCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
</table>
<hr/>
<h1><a name="CPG">CPG</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e211000</td></tr>
  <tr><th>id</th><td>0x67706320</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CPG_Config</td>
    <td>0x7e211000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_IntStatus</td>
    <td>0x7e211004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Trigger</td>
    <td>0x7e211008</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param0</td>
    <td>0x7e211010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param1</td>
    <td>0x7e211014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param2</td>
    <td>0x7e211018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param3</td>
    <td>0x7e21101c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug0</td>
    <td>0x7e211040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug1</td>
    <td>0x7e211044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug2</td>
    <td>0x7e211048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug3</td>
    <td>0x7e21104c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="DMA">DMA</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007fe0</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA_INT_STATUS">DMA_INT_STATUS</a></td>
    <td>0x7e007fe0</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA_ENABLE">DMA_ENABLE</a></td>
    <td>0x7e007ff0</td>
    <td>RW</td>
    <td>15</td>
    <td>0x00007fff</td>
    <td>0x00007fff</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>DMA_CB_2DSTR(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CB_ADDR(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CB_DA(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CB_NEXT(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CB_SA(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CB_TI(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CB_TL(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CH_BASE(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CS(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_CS_ABORT</td>
    <td>0x40000000</td>
  </tr>
  <tr>
    <td>DMA_CS_ACTIVE</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DMA_CS_DIS_DBS_PAUSE</td>
    <td>0x20000000</td>
  </tr>
  <tr>
    <td>DMA_CS_DREQ</td>
    <td>8</td>
  </tr>
  <tr>
    <td>DMA_CS_DREQ_PAUSED</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_CS_END</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA_CS_ERROR</td>
    <td>256</td>
  </tr>
  <tr>
    <td>DMA_CS_INT</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DMA_CS_PANIC_PRIORITY</td>
    <td>0x100000</td>
  </tr>
  <tr>
    <td>DMA_CS_PAUSED</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DMA_CS_PRIORITY</td>
    <td>0x10000</td>
  </tr>
  <tr>
    <td>DMA_CS_RESET</td>
    <td>0x80000000</td>
  </tr>
  <tr>
    <td>DMA_CS_WAITING_FOR_LAST_WRITE</td>
    <td>64</td>
  </tr>
  <tr>
    <td>DMA_CS_WAIT_FOR_LAST_WRITE</td>
    <td>0x10000000</td>
  </tr>
  <tr>
    <td>DMA_DEBUG(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_FIFO_ERR</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_ID</td>
    <td>256</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_OUTSTANDING_WRITES</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_READ_ERR</td>
    <td>4</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_READ_LAST_ERR</td>
    <td>(0)</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_STATE</td>
    <td>0x10000</td>
  </tr>
  <tr>
    <td>DMA_DEBUG_VERSION</td>
    <td>0x2000000</td>
  </tr>
  <tr>
    <td>DMA_INTERRUPT(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_REG(n,offset)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_TI_BURST_N(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_TI_D_128</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_TI_D_32</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DMA_TI_D_DREQ</td>
    <td>64</td>
  </tr>
  <tr>
    <td>DMA_TI_D_IGNORE</td>
    <td>128</td>
  </tr>
  <tr>
    <td>DMA_TI_D_INC</td>
    <td>16</td>
  </tr>
  <tr>
    <td>DMA_TI_D_WIDTH</td>
    <td>32</td>
  </tr>
  <tr>
    <td>DMA_TI_INT</td>
    <td>1</td>
  </tr>
  <tr>
    <td>DMA_TI_NO_WIDE_BURSTS</td>
    <td>0x4000000</td>
  </tr>
  <tr>
    <td>DMA_TI_PERMAP</td>
    <td>0x10000</td>
  </tr>
  <tr>
    <td>DMA_TI_PER_MAP(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_TI_S_128</td>
    <td>0x200</td>
  </tr>
  <tr>
    <td>DMA_TI_S_32</td>
    <td>0</td>
  </tr>
  <tr>
    <td>DMA_TI_S_DREQ</td>
    <td>0x400</td>
  </tr>
  <tr>
    <td>DMA_TI_S_IGNORE</td>
    <td>0x800</td>
  </tr>
  <tr>
    <td>DMA_TI_S_INC</td>
    <td>256</td>
  </tr>
  <tr>
    <td>DMA_TI_S_WIDTH</td>
    <td>0x200</td>
  </tr>
  <tr>
    <td>DMA_TI_TDMODE</td>
    <td>2</td>
  </tr>
  <tr>
    <td>DMA_TI_WAITS(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>DMA_TI_WAIT_RESP</td>
    <td>8</td>
  </tr>
</table>
<h2><a name="DMA_INT_STATUS">Register:DMA_INT_STATUS (0x7e007fe0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT1</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT2</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT3</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT4</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT5</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT6</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT7</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT8</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT9</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT10</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT11</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT12</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT13</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT14</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT15</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA_ENABLE">Register:DMA_ENABLE (0x7e007ff0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN1</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN2</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN3</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN4</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN5</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN6</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN7</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN8</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN9</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN10</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN11</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN12</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN13</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN14</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x1</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA0">DMA0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA0_CS">DMA0_CS</a></td>
    <td>0x7e007000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA0_CONBLK_AD">DMA0_CONBLK_AD</a></td>
    <td>0x7e007004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA0_TI">DMA0_TI</a></td>
    <td>0x7e007008</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA0_SOURCE_AD">DMA0_SOURCE_AD</a></td>
    <td>0x7e00700c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA0_DEST_AD">DMA0_DEST_AD</a></td>
    <td>0x7e007010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA0_TXFR_LEN">DMA0_TXFR_LEN</a></td>
    <td>0x7e007014</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA0_STRIDE">DMA0_STRIDE</a></td>
    <td>0x7e007018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA0_NEXTCONBK">DMA0_NEXTCONBK</a></td>
    <td>0x7e00701c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA0_DEBUG">DMA0_DEBUG</a></td>
    <td>0x7e007020</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA0_CS">Register:DMA0_CS (0x7e007000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA0_CONBLK_AD">Register:DMA0_CONBLK_AD (0x7e007004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA0_TI">Register:DMA0_TI (0x7e007008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA0_SOURCE_AD">Register:DMA0_SOURCE_AD (0x7e00700c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA0_DEST_AD">Register:DMA0_DEST_AD (0x7e007010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA0_TXFR_LEN">Register:DMA0_TXFR_LEN (0x7e007014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA0_STRIDE">Register:DMA0_STRIDE (0x7e007018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA0_NEXTCONBK">Register:DMA0_NEXTCONBK (0x7e00701c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA0_DEBUG">Register:DMA0_DEBUG (0x7e007020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA1">DMA1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007100</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA1_CS">DMA1_CS</a></td>
    <td>0x7e007100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA1_CONBLK_AD">DMA1_CONBLK_AD</a></td>
    <td>0x7e007104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA1_TI">DMA1_TI</a></td>
    <td>0x7e007108</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_SOURCE_AD">DMA1_SOURCE_AD</a></td>
    <td>0x7e00710c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_DEST_AD">DMA1_DEST_AD</a></td>
    <td>0x7e007110</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_TXFR_LEN">DMA1_TXFR_LEN</a></td>
    <td>0x7e007114</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_STRIDE">DMA1_STRIDE</a></td>
    <td>0x7e007118</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_NEXTCONBK">DMA1_NEXTCONBK</a></td>
    <td>0x7e00711c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_DEBUG">DMA1_DEBUG</a></td>
    <td>0x7e007120</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA1_CS">Register:DMA1_CS (0x7e007100)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA1_CONBLK_AD">Register:DMA1_CONBLK_AD (0x7e007104)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA1_TI">Register:DMA1_TI (0x7e007108)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA1_SOURCE_AD">Register:DMA1_SOURCE_AD (0x7e00710c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA1_DEST_AD">Register:DMA1_DEST_AD (0x7e007110)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA1_TXFR_LEN">Register:DMA1_TXFR_LEN (0x7e007114)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA1_STRIDE">Register:DMA1_STRIDE (0x7e007118)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA1_NEXTCONBK">Register:DMA1_NEXTCONBK (0x7e00711c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA1_DEBUG">Register:DMA1_DEBUG (0x7e007120)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA10">DMA10</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007a00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA10_CS">DMA10_CS</a></td>
    <td>0x7e007a00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA10_CONBLK_AD">DMA10_CONBLK_AD</a></td>
    <td>0x7e007a04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA10_TI">DMA10_TI</a></td>
    <td>0x7e007a08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA10_SOURCE_AD">DMA10_SOURCE_AD</a></td>
    <td>0x7e007a0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA10_DEST_AD">DMA10_DEST_AD</a></td>
    <td>0x7e007a10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA10_TXFR_LEN">DMA10_TXFR_LEN</a></td>
    <td>0x7e007a14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA10_NEXTCONBK">DMA10_NEXTCONBK</a></td>
    <td>0x7e007a1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA10_DEBUG">DMA10_DEBUG</a></td>
    <td>0x7e007a20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA10_CS">Register:DMA10_CS (0x7e007a00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA10_CONBLK_AD">Register:DMA10_CONBLK_AD (0x7e007a04)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA10_TI">Register:DMA10_TI (0x7e007a08)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA10_SOURCE_AD">Register:DMA10_SOURCE_AD (0x7e007a0c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA10_DEST_AD">Register:DMA10_DEST_AD (0x7e007a10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA10_TXFR_LEN">Register:DMA10_TXFR_LEN (0x7e007a14)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA10_NEXTCONBK">Register:DMA10_NEXTCONBK (0x7e007a1c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA10_DEBUG">Register:DMA10_DEBUG (0x7e007a20)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA11">DMA11</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007b00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA11_CS">DMA11_CS</a></td>
    <td>0x7e007b00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA11_CONBLK_AD">DMA11_CONBLK_AD</a></td>
    <td>0x7e007b04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA11_TI">DMA11_TI</a></td>
    <td>0x7e007b08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA11_SOURCE_AD">DMA11_SOURCE_AD</a></td>
    <td>0x7e007b0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA11_DEST_AD">DMA11_DEST_AD</a></td>
    <td>0x7e007b10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA11_TXFR_LEN">DMA11_TXFR_LEN</a></td>
    <td>0x7e007b14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA11_NEXTCONBK">DMA11_NEXTCONBK</a></td>
    <td>0x7e007b1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA11_DEBUG">DMA11_DEBUG</a></td>
    <td>0x7e007b20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA11_CS">Register:DMA11_CS (0x7e007b00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA11_CONBLK_AD">Register:DMA11_CONBLK_AD (0x7e007b04)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA11_TI">Register:DMA11_TI (0x7e007b08)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA11_SOURCE_AD">Register:DMA11_SOURCE_AD (0x7e007b0c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA11_DEST_AD">Register:DMA11_DEST_AD (0x7e007b10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA11_TXFR_LEN">Register:DMA11_TXFR_LEN (0x7e007b14)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA11_NEXTCONBK">Register:DMA11_NEXTCONBK (0x7e007b1c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA11_DEBUG">Register:DMA11_DEBUG (0x7e007b20)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA12">DMA12</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007c00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA12_CS">DMA12_CS</a></td>
    <td>0x7e007c00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA12_CONBLK_AD">DMA12_CONBLK_AD</a></td>
    <td>0x7e007c04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA12_TI">DMA12_TI</a></td>
    <td>0x7e007c08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA12_SOURCE_AD">DMA12_SOURCE_AD</a></td>
    <td>0x7e007c0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA12_DEST_AD">DMA12_DEST_AD</a></td>
    <td>0x7e007c10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA12_TXFR_LEN">DMA12_TXFR_LEN</a></td>
    <td>0x7e007c14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA12_NEXTCONBK">DMA12_NEXTCONBK</a></td>
    <td>0x7e007c1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA12_DEBUG">DMA12_DEBUG</a></td>
    <td>0x7e007c20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA12_CS">Register:DMA12_CS (0x7e007c00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA12_CONBLK_AD">Register:DMA12_CONBLK_AD (0x7e007c04)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA12_TI">Register:DMA12_TI (0x7e007c08)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA12_SOURCE_AD">Register:DMA12_SOURCE_AD (0x7e007c0c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA12_DEST_AD">Register:DMA12_DEST_AD (0x7e007c10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA12_TXFR_LEN">Register:DMA12_TXFR_LEN (0x7e007c14)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA12_NEXTCONBK">Register:DMA12_NEXTCONBK (0x7e007c1c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA12_DEBUG">Register:DMA12_DEBUG (0x7e007c20)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA13">DMA13</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007d00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA13_CS">DMA13_CS</a></td>
    <td>0x7e007d00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA13_CONBLK_AD">DMA13_CONBLK_AD</a></td>
    <td>0x7e007d04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA13_TI">DMA13_TI</a></td>
    <td>0x7e007d08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA13_SOURCE_AD">DMA13_SOURCE_AD</a></td>
    <td>0x7e007d0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA13_DEST_AD">DMA13_DEST_AD</a></td>
    <td>0x7e007d10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA13_TXFR_LEN">DMA13_TXFR_LEN</a></td>
    <td>0x7e007d14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA13_NEXTCONBK">DMA13_NEXTCONBK</a></td>
    <td>0x7e007d1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA13_DEBUG">DMA13_DEBUG</a></td>
    <td>0x7e007d20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA13_CS">Register:DMA13_CS (0x7e007d00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA13_CONBLK_AD">Register:DMA13_CONBLK_AD (0x7e007d04)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA13_TI">Register:DMA13_TI (0x7e007d08)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA13_SOURCE_AD">Register:DMA13_SOURCE_AD (0x7e007d0c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA13_DEST_AD">Register:DMA13_DEST_AD (0x7e007d10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA13_TXFR_LEN">Register:DMA13_TXFR_LEN (0x7e007d14)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA13_NEXTCONBK">Register:DMA13_NEXTCONBK (0x7e007d1c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA13_DEBUG">Register:DMA13_DEBUG (0x7e007d20)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA14">DMA14</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007e00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA14_CS">DMA14_CS</a></td>
    <td>0x7e007e00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA14_CONBLK_AD">DMA14_CONBLK_AD</a></td>
    <td>0x7e007e04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA14_TI">DMA14_TI</a></td>
    <td>0x7e007e08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA14_SOURCE_AD">DMA14_SOURCE_AD</a></td>
    <td>0x7e007e0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA14_DEST_AD">DMA14_DEST_AD</a></td>
    <td>0x7e007e10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA14_TXFR_LEN">DMA14_TXFR_LEN</a></td>
    <td>0x7e007e14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA14_NEXTCONBK">DMA14_NEXTCONBK</a></td>
    <td>0x7e007e1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA14_DEBUG">DMA14_DEBUG</a></td>
    <td>0x7e007e20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA14_CS">Register:DMA14_CS (0x7e007e00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA14_CONBLK_AD">Register:DMA14_CONBLK_AD (0x7e007e04)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA14_TI">Register:DMA14_TI (0x7e007e08)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA14_SOURCE_AD">Register:DMA14_SOURCE_AD (0x7e007e0c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA14_DEST_AD">Register:DMA14_DEST_AD (0x7e007e10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA14_TXFR_LEN">Register:DMA14_TXFR_LEN (0x7e007e14)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA14_NEXTCONBK">Register:DMA14_NEXTCONBK (0x7e007e1c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA14_DEBUG">Register:DMA14_DEBUG (0x7e007e20)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA15">DMA15</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee05000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA15_CS">DMA15_CS</a></td>
    <td>0x7ee05000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA15_CONBLK_AD">DMA15_CONBLK_AD</a></td>
    <td>0x7ee05004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA15_TI">DMA15_TI</a></td>
    <td>0x7ee05008</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_SOURCE_AD">DMA15_SOURCE_AD</a></td>
    <td>0x7ee0500c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_DEST_AD">DMA15_DEST_AD</a></td>
    <td>0x7ee05010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_TXFR_LEN">DMA15_TXFR_LEN</a></td>
    <td>0x7ee05014</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_STRIDE">DMA15_STRIDE</a></td>
    <td>0x7ee05018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_NEXTCONBK">DMA15_NEXTCONBK</a></td>
    <td>0x7ee0501c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_DEBUG">DMA15_DEBUG</a></td>
    <td>0x7ee05020</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA15_CS">Register:DMA15_CS (0x7ee05000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA15_CONBLK_AD">Register:DMA15_CONBLK_AD (0x7ee05004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA15_TI">Register:DMA15_TI (0x7ee05008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA15_SOURCE_AD">Register:DMA15_SOURCE_AD (0x7ee0500c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA15_DEST_AD">Register:DMA15_DEST_AD (0x7ee05010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA15_TXFR_LEN">Register:DMA15_TXFR_LEN (0x7ee05014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA15_STRIDE">Register:DMA15_STRIDE (0x7ee05018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA15_NEXTCONBK">Register:DMA15_NEXTCONBK (0x7ee0501c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA15_DEBUG">Register:DMA15_DEBUG (0x7ee05020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA2">DMA2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007200</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA2_CS">DMA2_CS</a></td>
    <td>0x7e007200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA2_CONBLK_AD">DMA2_CONBLK_AD</a></td>
    <td>0x7e007204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA2_TI">DMA2_TI</a></td>
    <td>0x7e007208</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_SOURCE_AD">DMA2_SOURCE_AD</a></td>
    <td>0x7e00720c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_DEST_AD">DMA2_DEST_AD</a></td>
    <td>0x7e007210</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_TXFR_LEN">DMA2_TXFR_LEN</a></td>
    <td>0x7e007214</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_STRIDE">DMA2_STRIDE</a></td>
    <td>0x7e007218</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_NEXTCONBK">DMA2_NEXTCONBK</a></td>
    <td>0x7e00721c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_DEBUG">DMA2_DEBUG</a></td>
    <td>0x7e007220</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA2_CS">Register:DMA2_CS (0x7e007200)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA2_CONBLK_AD">Register:DMA2_CONBLK_AD (0x7e007204)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA2_TI">Register:DMA2_TI (0x7e007208)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA2_SOURCE_AD">Register:DMA2_SOURCE_AD (0x7e00720c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA2_DEST_AD">Register:DMA2_DEST_AD (0x7e007210)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA2_TXFR_LEN">Register:DMA2_TXFR_LEN (0x7e007214)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA2_STRIDE">Register:DMA2_STRIDE (0x7e007218)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA2_NEXTCONBK">Register:DMA2_NEXTCONBK (0x7e00721c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA2_DEBUG">Register:DMA2_DEBUG (0x7e007220)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA3">DMA3</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007300</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA3_CS">DMA3_CS</a></td>
    <td>0x7e007300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA3_CONBLK_AD">DMA3_CONBLK_AD</a></td>
    <td>0x7e007304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA3_TI">DMA3_TI</a></td>
    <td>0x7e007308</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_SOURCE_AD">DMA3_SOURCE_AD</a></td>
    <td>0x7e00730c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_DEST_AD">DMA3_DEST_AD</a></td>
    <td>0x7e007310</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_TXFR_LEN">DMA3_TXFR_LEN</a></td>
    <td>0x7e007314</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_STRIDE">DMA3_STRIDE</a></td>
    <td>0x7e007318</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_NEXTCONBK">DMA3_NEXTCONBK</a></td>
    <td>0x7e00731c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_DEBUG">DMA3_DEBUG</a></td>
    <td>0x7e007320</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA3_CS">Register:DMA3_CS (0x7e007300)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA3_CONBLK_AD">Register:DMA3_CONBLK_AD (0x7e007304)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA3_TI">Register:DMA3_TI (0x7e007308)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA3_SOURCE_AD">Register:DMA3_SOURCE_AD (0x7e00730c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA3_DEST_AD">Register:DMA3_DEST_AD (0x7e007310)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA3_TXFR_LEN">Register:DMA3_TXFR_LEN (0x7e007314)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA3_STRIDE">Register:DMA3_STRIDE (0x7e007318)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA3_NEXTCONBK">Register:DMA3_NEXTCONBK (0x7e00731c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA3_DEBUG">Register:DMA3_DEBUG (0x7e007320)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA4">DMA4</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007400</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA4_CS">DMA4_CS</a></td>
    <td>0x7e007400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA4_CONBLK_AD">DMA4_CONBLK_AD</a></td>
    <td>0x7e007404</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA4_TI">DMA4_TI</a></td>
    <td>0x7e007408</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA4_SOURCE_AD">DMA4_SOURCE_AD</a></td>
    <td>0x7e00740c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA4_DEST_AD">DMA4_DEST_AD</a></td>
    <td>0x7e007410</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA4_TXFR_LEN">DMA4_TXFR_LEN</a></td>
    <td>0x7e007414</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA4_STRIDE">DMA4_STRIDE</a></td>
    <td>0x7e007418</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA4_NEXTCONBK">DMA4_NEXTCONBK</a></td>
    <td>0x7e00741c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA4_DEBUG">DMA4_DEBUG</a></td>
    <td>0x7e007420</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA4_CS">Register:DMA4_CS (0x7e007400)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA4_CONBLK_AD">Register:DMA4_CONBLK_AD (0x7e007404)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA4_TI">Register:DMA4_TI (0x7e007408)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA4_SOURCE_AD">Register:DMA4_SOURCE_AD (0x7e00740c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA4_DEST_AD">Register:DMA4_DEST_AD (0x7e007410)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA4_TXFR_LEN">Register:DMA4_TXFR_LEN (0x7e007414)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA4_STRIDE">Register:DMA4_STRIDE (0x7e007418)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA4_NEXTCONBK">Register:DMA4_NEXTCONBK (0x7e00741c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA4_DEBUG">Register:DMA4_DEBUG (0x7e007420)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA5">DMA5</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007500</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA5_CS">DMA5_CS</a></td>
    <td>0x7e007500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA5_CONBLK_AD">DMA5_CONBLK_AD</a></td>
    <td>0x7e007504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA5_TI">DMA5_TI</a></td>
    <td>0x7e007508</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_SOURCE_AD">DMA5_SOURCE_AD</a></td>
    <td>0x7e00750c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_DEST_AD">DMA5_DEST_AD</a></td>
    <td>0x7e007510</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_TXFR_LEN">DMA5_TXFR_LEN</a></td>
    <td>0x7e007514</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_STRIDE">DMA5_STRIDE</a></td>
    <td>0x7e007518</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_NEXTCONBK">DMA5_NEXTCONBK</a></td>
    <td>0x7e00751c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_DEBUG">DMA5_DEBUG</a></td>
    <td>0x7e007520</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA5_CS">Register:DMA5_CS (0x7e007500)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA5_CONBLK_AD">Register:DMA5_CONBLK_AD (0x7e007504)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA5_TI">Register:DMA5_TI (0x7e007508)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA5_SOURCE_AD">Register:DMA5_SOURCE_AD (0x7e00750c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA5_DEST_AD">Register:DMA5_DEST_AD (0x7e007510)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA5_TXFR_LEN">Register:DMA5_TXFR_LEN (0x7e007514)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA5_STRIDE">Register:DMA5_STRIDE (0x7e007518)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA5_NEXTCONBK">Register:DMA5_NEXTCONBK (0x7e00751c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA5_DEBUG">Register:DMA5_DEBUG (0x7e007520)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA6">DMA6</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007600</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA6_CS">DMA6_CS</a></td>
    <td>0x7e007600</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA6_CONBLK_AD">DMA6_CONBLK_AD</a></td>
    <td>0x7e007604</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA6_TI">DMA6_TI</a></td>
    <td>0x7e007608</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_SOURCE_AD">DMA6_SOURCE_AD</a></td>
    <td>0x7e00760c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_DEST_AD">DMA6_DEST_AD</a></td>
    <td>0x7e007610</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_TXFR_LEN">DMA6_TXFR_LEN</a></td>
    <td>0x7e007614</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_STRIDE">DMA6_STRIDE</a></td>
    <td>0x7e007618</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_NEXTCONBK">DMA6_NEXTCONBK</a></td>
    <td>0x7e00761c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_DEBUG">DMA6_DEBUG</a></td>
    <td>0x7e007620</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA6_CS">Register:DMA6_CS (0x7e007600)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA6_CONBLK_AD">Register:DMA6_CONBLK_AD (0x7e007604)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA6_TI">Register:DMA6_TI (0x7e007608)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA6_SOURCE_AD">Register:DMA6_SOURCE_AD (0x7e00760c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA6_DEST_AD">Register:DMA6_DEST_AD (0x7e007610)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA6_TXFR_LEN">Register:DMA6_TXFR_LEN (0x7e007614)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td>0x3fff0000</td>
    <td>0xc000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA6_STRIDE">Register:DMA6_STRIDE (0x7e007618)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA6_NEXTCONBK">Register:DMA6_NEXTCONBK (0x7e00761c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA6_DEBUG">Register:DMA6_DEBUG (0x7e007620)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA7">DMA7</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007700</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA7_CS">DMA7_CS</a></td>
    <td>0x7e007700</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA7_CONBLK_AD">DMA7_CONBLK_AD</a></td>
    <td>0x7e007704</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA7_TI">DMA7_TI</a></td>
    <td>0x7e007708</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA7_SOURCE_AD">DMA7_SOURCE_AD</a></td>
    <td>0x7e00770c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA7_DEST_AD">DMA7_DEST_AD</a></td>
    <td>0x7e007710</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA7_TXFR_LEN">DMA7_TXFR_LEN</a></td>
    <td>0x7e007714</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA7_NEXTCONBK">DMA7_NEXTCONBK</a></td>
    <td>0x7e00771c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA7_DEBUG">DMA7_DEBUG</a></td>
    <td>0x7e007720</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA7_CS">Register:DMA7_CS (0x7e007700)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA7_CONBLK_AD">Register:DMA7_CONBLK_AD (0x7e007704)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA7_TI">Register:DMA7_TI (0x7e007708)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA7_SOURCE_AD">Register:DMA7_SOURCE_AD (0x7e00770c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA7_DEST_AD">Register:DMA7_DEST_AD (0x7e007710)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA7_TXFR_LEN">Register:DMA7_TXFR_LEN (0x7e007714)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA7_NEXTCONBK">Register:DMA7_NEXTCONBK (0x7e00771c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA7_DEBUG">Register:DMA7_DEBUG (0x7e007720)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA8">DMA8</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007800</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA8_CS">DMA8_CS</a></td>
    <td>0x7e007800</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA8_CONBLK_AD">DMA8_CONBLK_AD</a></td>
    <td>0x7e007804</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA8_TI">DMA8_TI</a></td>
    <td>0x7e007808</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA8_SOURCE_AD">DMA8_SOURCE_AD</a></td>
    <td>0x7e00780c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA8_DEST_AD">DMA8_DEST_AD</a></td>
    <td>0x7e007810</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA8_TXFR_LEN">DMA8_TXFR_LEN</a></td>
    <td>0x7e007814</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA8_NEXTCONBK">DMA8_NEXTCONBK</a></td>
    <td>0x7e00781c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA8_DEBUG">DMA8_DEBUG</a></td>
    <td>0x7e007820</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA8_CS">Register:DMA8_CS (0x7e007800)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA8_CONBLK_AD">Register:DMA8_CONBLK_AD (0x7e007804)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA8_TI">Register:DMA8_TI (0x7e007808)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA8_SOURCE_AD">Register:DMA8_SOURCE_AD (0x7e00780c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA8_DEST_AD">Register:DMA8_DEST_AD (0x7e007810)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA8_TXFR_LEN">Register:DMA8_TXFR_LEN (0x7e007814)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA8_NEXTCONBK">Register:DMA8_NEXTCONBK (0x7e00781c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA8_DEBUG">Register:DMA8_DEBUG (0x7e007820)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DMA9">DMA9</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007900</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DMA9_CS">DMA9_CS</a></td>
    <td>0x7e007900</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA9_CONBLK_AD">DMA9_CONBLK_AD</a></td>
    <td>0x7e007904</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DMA9_TI">DMA9_TI</a></td>
    <td>0x7e007908</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA9_SOURCE_AD">DMA9_SOURCE_AD</a></td>
    <td>0x7e00790c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA9_DEST_AD">DMA9_DEST_AD</a></td>
    <td>0x7e007910</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA9_TXFR_LEN">DMA9_TXFR_LEN</a></td>
    <td>0x7e007914</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA9_NEXTCONBK">DMA9_NEXTCONBK</a></td>
    <td>0x7e00791c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA9_DEBUG">DMA9_DEBUG</a></td>
    <td>0x7e007920</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DMA9_CS">Register:DMA9_CS (0x7e007900)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA9_CONBLK_AD">Register:DMA9_CONBLK_AD (0x7e007904)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DMA9_TI">Register:DMA9_TI (0x7e007908)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td>0x03e00000</td>
    <td>0xfc1fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA9_SOURCE_AD">Register:DMA9_SOURCE_AD (0x7e00790c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA9_DEST_AD">Register:DMA9_DEST_AD (0x7e007910)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA9_TXFR_LEN">Register:DMA9_TXFR_LEN (0x7e007914)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA9_NEXTCONBK">Register:DMA9_NEXTCONBK (0x7e00791c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
</table>
<h2><a name="DMA9_DEBUG">Register:DMA9_DEBUG (0x7e007920)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td>0x01ff0000</td>
    <td>0xfe00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td>0x0e000000</td>
    <td>0xf1ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DPHY_CSR">DPHY_CSR</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>SDRAM Data (pin) control</td></tr>
  <tr><th>base</th><td>0x7ee07000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_REV_ID</td>
    <td>0x7ee07000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_RESET</td>
    <td>0x7ee07004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_RECALIBRATE</td>
    <td>0x7ee07008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_CNTRL</td>
    <td>0x7ee0700c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_PHASE_LD_VL</td>
    <td>0x7ee07010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_MSTR_DLL_BYP_EN</td>
    <td>0x7ee07014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_MSTR_DLL_LOCK_STAT</td>
    <td>0x7ee07018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE0_SLAVE_DLL_OFFSET</td>
    <td>0x7ee0701c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE1_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE2_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE3_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE0_MASTER_DLL_OUTPUT</td>
    <td>0x7ee0702c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE1_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE2_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE3_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_NORM_READ_DQS_GATE_CTRL</td>
    <td>0x7ee0703c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BOOT_READ_DQS_GATE_CTRL</td>
    <td>0x7ee07040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_PHY_FIFO_PNTRS</td>
    <td>0x7ee07044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PHY_MISC_CTRL</td>
    <td>0x7ee07048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PAD_DRV_SLEW_CTRL</td>
    <td>0x7ee0704c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PAD_MISC_CTRL</td>
    <td>0x7ee07050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_CTRL</td>
    <td>0x7ee07054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_OVERRD_CTRL</td>
    <td>0x7ee07058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_STATUS</td>
    <td>0x7ee0705c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_DEBUG</td>
    <td>0x7ee07060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PHY_READ_CTRL</td>
    <td>0x7ee07064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PHY_READ_STATUS</td>
    <td>0x7ee07068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_SPR_RW</td>
    <td>0x7ee0706c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_SPR1_RO</td>
    <td>0x7ee07070</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_SPR_RO</td>
    <td>0x7ee07074</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_CRC_CTRL</td>
    <td>0x7ee07800</td>
    <td>RW</td>
    <td>9</td>
    <td>0x00000111</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DPHY_CSR_CRC_DATA</td>
    <td>0x7ee07804</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="DPI">DPI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e208000</td></tr>
  <tr><th>id</th><td>0x44504920</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DPI_DPIC</td>
    <td>DPI_BASE_ADDRESS + 0x00</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPI_C</td>
    <td>0x7e208000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00003000</td>
  </tr>
</table>

<hr/>
<h1><a name="DSI">DSI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e209000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DSI_CTRL</td>
    <td>0x7e209000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_CMD_PKTC</td>
    <td>0x7e209004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_CMD_PKTH</td>
    <td>0x7e209008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_RX1_PKTH</td>
    <td>0x7e20900c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_RX2_PKTH</td>
    <td>0x7e209010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_CMD_DATA_FIFO</td>
    <td>0x7e209014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_DISP0_CTRL</td>
    <td>0x7e209018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_DISP1_CTRL</td>
    <td>0x7e20901c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_PIX_FIFO</td>
    <td>0x7e209020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_INT_STATUS</td>
    <td>0x7e209024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_INT_ENABLE</td>
    <td>0x7e209028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_STAT</td>
    <td>0x7e20902c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HSTX_TO_CNT</td>
    <td>0x7e209030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_LPRX_TO_CNT</td>
    <td>0x7e209034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_TA_TO_CNT</td>
    <td>0x7e209038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_PR_TO_CNT</td>
    <td>0x7e20903c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_PHY_CONTROL</td>
    <td>0x7e209040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HS_CLT0</td>
    <td>0x7e209044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HS_CLT1</td>
    <td>0x7e209048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HS_CLT2</td>
    <td>0x7e20904c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HS_DLT3</td>
    <td>0x7e209050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HS_DLT4</td>
    <td>0x7e209054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_HS_DLT5</td>
    <td>0x7e209058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_LP_DLT6</td>
    <td>0x7e20905c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_LP_DLT7</td>
    <td>0x7e209060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_AFEC0</td>
    <td>0x7e209064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_AFEC1</td>
    <td>0x7e209068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_TST_SEL</td>
    <td>0x7e20906c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI_TST_MON</td>
    <td>0x7e209070</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>DSI_DMA</td>
    <td>0x10000</td>
  </tr>
</table>
<hr/>
<h1><a name="DSI0">DSI0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e209000</td></tr>
  <tr><th>id</th><td>0x00647369</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#DSI0_CTRL">DSI0_CTRL</a></td>
    <td>0x7e209000</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_CMD_PKTC</td>
    <td>0x7e209004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_CMD_PKTH</td>
    <td>0x7e209008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_RX1_PKTH</td>
    <td>0x7e20900c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_RX2_PKTH</td>
    <td>0x7e209010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CMD_DATAF</td>
    <td>0x7e209014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_DISP0_CTR</td>
    <td>0x7e209018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_DISP1_CTR</td>
    <td>0x7e20901c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_PIX_FIFO</td>
    <td>0x7e209020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_INT_STAT</td>
    <td>0x7e209024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_INT_EN</td>
    <td>0x7e209028</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_STAT</td>
    <td>0x7e20902c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HSTX_TO_C</td>
    <td>0x7e209030</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_LPRX_TO_C</td>
    <td>0x7e209034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_TA_TO_CNT</td>
    <td>0x7e209038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_PR_TO_CNT</td>
    <td>0x7e20903c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#DSI0_PHYC">DSI0_PHYC</a></td>
    <td>0x7e209040</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_HS_CLT0</td>
    <td>0x7e209044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_HS_CLT1</td>
    <td>0x7e209048</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_HS_CLT2</td>
    <td>0x7e20904c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_HS_DLT3</td>
    <td>0x7e209050</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_HS_DLT4</td>
    <td>0x7e209054</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_HS_DLT5</td>
    <td>0x7e209058</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_LP_DLT6</td>
    <td>0x7e20905c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_LP_DLT7</td>
    <td>0x7e209060</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_PHY_AFEC0</td>
    <td>0x7e209064</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_PHY_AFEC1</td>
    <td>0x7e209068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_TST_SEL</td>
    <td>0x7e20906c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI0_TST_MON</td>
    <td>0x7e209070</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="DSI0_CTRL">Register:DSI0_CTRL (0x7e209000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DSI0_CTRL_CTRL0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_CTRL_CTRL1</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_CTRL_CTRL2</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="DSI0_PHYC">Register:DSI0_PHYC (0x7e209040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DSI0_PHYC_dlane_hsen_0_sync</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txulpshs_0_sync</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_forcehsstop_sync</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_unused</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_dlane_hsen_1_sync</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txulpshs_1_sync</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_clane_hsen_sync</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txulps_clk_sync</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txhsclk_cont_sync</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>DSI0_PHYC_dsi_esc_lpdt</td>
    <td>12</td>
    <td>17</td>
    <td>0x0003f000</td>
    <td>0xfffc0fff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="DSI1">DSI1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e700000</td></tr>
  <tr><th>id</th><td>0x64736934</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DSI1_CTRL</td>
    <td>0x7e700000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TXPKT1_C</td>
    <td>0x7e700004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TXPKT1_H</td>
    <td>0x7e700008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TXPKT2_C</td>
    <td>0x7e70000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TXPKT2_H</td>
    <td>0x7e700010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_RXPKT1_H</td>
    <td>0x7e700014</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_RXPKT2_H</td>
    <td>0x7e700018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT_CMD_FIFO</td>
    <td>0x7e70001c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT_PIXD_FIFO</td>
    <td>0x7e700020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_RXPKT_FIFO</td>
    <td>0x7e700024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_DISP0_CTRL</td>
    <td>0x7e700028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_DISP1_CTRL</td>
    <td>0x7e70002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_INT_STAT</td>
    <td>0x7e700030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_INT_EN</td>
    <td>0x7e700034</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_STAT</td>
    <td>0x7e700038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HSTX_TO_CNT</td>
    <td>0x7e70003c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_LPRX_TO_CNT</td>
    <td>0x7e700040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TA_TO_CNT</td>
    <td>0x7e700044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_PR_TO_CNT</td>
    <td>0x7e700048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_PHYC</td>
    <td>0x7e70004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_HS_CLT0</td>
    <td>0x7e700050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_HS_CLT1</td>
    <td>0x7e700054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_HS_CLT2</td>
    <td>0x7e700058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_HS_DLT3</td>
    <td>0x7e70005c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_HS_DLT4</td>
    <td>0x7e700060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_HS_DLT5</td>
    <td>0x7e700064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_LP_DLT6</td>
    <td>0x7e700068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_LP_DLT7</td>
    <td>0x7e70006c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_PHY_AFEC0</td>
    <td>0x7e700070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_PHY_AFEC1</td>
    <td>0x7e700074</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TST_SEL</td>
    <td>0x7e700078</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>DSI1_TST_MON</td>
    <td>0x7e70007c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="EMMC">EMMC</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e300000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_ARG2</td>
    <td>0x7e300000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_BLKSIZECNT">EMMC_BLKSIZECNT</a></td>
    <td>0x7e300004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>EMMC_ARG1</td>
    <td>0x7e300008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CMDTM">EMMC_CMDTM</a></td>
    <td>0x7e30000c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3ffb003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>EMMC_RESP0</td>
    <td>0x7e300010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>EMMC_RESP1</td>
    <td>0x7e300014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>EMMC_RESP2</td>
    <td>0x7e300018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>EMMC_RESP3</td>
    <td>0x7e30001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>EMMC_DATA</td>
    <td>0x7e300020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_STATUS">EMMC_STATUS</a></td>
    <td>0x7e300024</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1fff0f0f</td>
    <td>0x1ff00000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CONTROL0">EMMC_CONTROL0</a></td>
    <td>0x7e300028</td>
    <td>RW</td>
    <td>27</td>
    <td>0x07ff1fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CONTROL1">EMMC_CONTROL1</a></td>
    <td>0x7e30002c</td>
    <td>RW</td>
    <td>27</td>
    <td>0x070fffe7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_INTERRUPT">EMMC_INTERRUPT</a></td>
    <td>0x7e300030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_IRPT_MASK">EMMC_IRPT_MASK</a></td>
    <td>0x7e300034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_IRPT_EN">EMMC_IRPT_EN</a></td>
    <td>0x7e300038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_CONTROL2">EMMC_CONTROL2</a></td>
    <td>0x7e30003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff009f</td>
    <td>0x00080000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWCAP0">EMMC_HWCAP0</a></td>
    <td>0x7e300040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWCAP1">EMMC_HWCAP1</a></td>
    <td>0x7e300044</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffef77</td>
    <td>0x03000777</td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWMAXAMP0">EMMC_HWMAXAMP0</a></td>
    <td>0x7e300048</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_FORCE_IRPT">EMMC_FORCE_IRPT</a></td>
    <td>0x7e300050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td><a href="#EMMC_DMA_STATUS">EMMC_DMA_STATUS</a></td>
    <td>0x7e300054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_BOOT_TIMEOUT">EMMC_BOOT_TIMEOUT</a></td>
    <td>0x7e300070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_DBG_SEL">EMMC_DBG_SEL</a></td>
    <td>0x7e300074</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_EXRDFIFO_CFG">EMMC_EXRDFIFO_CFG</a></td>
    <td>0x7e300080</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_EXRDFIFO_EN">EMMC_EXRDFIFO_EN</a></td>
    <td>0x7e300084</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_TUNE_STEP">EMMC_TUNE_STEP</a></td>
    <td>0x7e300088</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_TUNE_STEPS_STD">EMMC_TUNE_STEPS_STD</a></td>
    <td>0x7e30008c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_TUNE_STEPS_DDR">EMMC_TUNE_STEPS_DDR</a></td>
    <td>0x7e300090</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_BUS_CTRL">EMMC_BUS_CTRL</a></td>
    <td>0x7e3000e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_SPI_INT_SPT">EMMC_SPI_INT_SPT</a></td>
    <td>0x7e3000f0</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#EMMC_SLOTISR_VER">EMMC_SLOTISR_VER</a></td>
    <td>0x7e3000fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0x99020000</td>
  </tr>
</table>

<h2><a name="EMMC_BLKSIZECNT">Register:EMMC_BLKSIZECNT (0x7e300004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_BLKSIZE</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_SDMA_BLKSIZE</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_BLKSIZE_MS1</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_BLKCNT</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_CMDTM">Register:EMMC_CMDTM (0x7e30000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_DMA_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_BLKCNT_EN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_AUTO_CMD_EN</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_DAT_DIR</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_MULTI_BLOCK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_RSPNS_TYPE</td>
    <td>16</td>
    <td>17</td>
    <td>0x00030000</td>
    <td>0xfffcffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>18</td>
    <td>18</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_CRCCHK_EN</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_IXCHK_EN</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_ISDATA</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_TYPE</td>
    <td>22</td>
    <td>23</td>
    <td>0x00c00000</td>
    <td>0xff3fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_INDEX</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_STATUS">Register:EMMC_STATUS (0x7e300024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_STATUS_CMD_INHIBIT</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_INHIBIT</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_ACTIVE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_RETUNING_REQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_WRITE_TRANSFER</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_READ_TRANSFER</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_NEW_WRITE_DATA</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_NEW_READ_DATA</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CARD_INSERT</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CARD_STABLE</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CARD_DETECT</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_WRT_PROTECT</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_LEVEL0</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CMD_LEVEL</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_LEVEL1</td>
    <td>25</td>
    <td>28</td>
    <td>0x1e000000</td>
    <td>0xe1ffffff</td>
    <td>0xf</td>
  </tr>
</table>
<h2><a name="EMMC_CONTROL0">Register:EMMC_CONTROL0 (0x7e300028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_LED</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_DWIDTH</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_HS_EN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_DMA</td>
    <td>3</td>
    <td>4</td>
    <td>0x00000018</td>
    <td>0xffffffe7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_8BIT</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_CRDDET</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_CRDDET_S</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_PWCTL_ON</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_PWCTL_SDVOLTS</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_PWCTL_HWRST</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_GAP_STOP</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_GAP_RESTART</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_READWAIT_EN</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_GAP_IEN</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_SPI_MODE</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_BOOT_EN</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_ALT_BOOT_EN</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>23</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_WAKE_ONINT_EN</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_WAKE_ONINS_EN</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_WAKE_ONREM_EN</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_CONTROL1">Register:EMMC_CONTROL1 (0x7e30002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_INTLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_STABLE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_EN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_GENSEL</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_FREQ_MS2</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_FREQ8</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_DATA_TOUNIT</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>20</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_SRST_HC</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_SRST_CMD</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_SRST_DATA</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_INTERRUPT">Register:EMMC_INTERRUPT (0x7e300030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DMA</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CARD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_INT_A</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_INT_B</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_INT_C</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_RETUNE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_BOOTACK</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ENDBOOT</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ERR</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>27</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_IRPT_MASK">Register:EMMC_IRPT_MASK (0x7e300034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DMA</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CARD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_INT_A</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_INT_B</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_INT_C</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_RETUNE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_BOOTACK</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ENDBOOT</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>26</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_IRPT_EN">Register:EMMC_IRPT_EN (0x7e300038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DMA</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CARD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_INT_A</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_INT_B</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_INT_C</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_RETUNE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_BOOTACK</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ENDBOOT</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>27</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_CONTROL2">Register:EMMC_CONTROL2 (0x7e30003c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACNOX_ERR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACTO_ERR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACCRC_ERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACEND_ERR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACBAD_ERR</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_NOTC12_ERR</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_UHSMODE</td>
    <td>16</td>
    <td>18</td>
    <td>0x00070000</td>
    <td>0xfff8ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_SIGTYPE</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_DRVTYPE</td>
    <td>20</td>
    <td>21</td>
    <td>0x00300000</td>
    <td>0xffcfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_TUNEON</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_TUNED</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_EN_AINT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_EN_PSV</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_HWCAP0">Register:EMMC_HWCAP0 (0x7e300040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_TCLKFREQ</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_TCLKUNIT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_BASEMHZ</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_MAXLEN</td>
    <td>16</td>
    <td>17</td>
    <td>0x00030000</td>
    <td>0xfffcffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_XMEDBUS</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_ADMA2</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>20</td>
    <td>20</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_HS</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_SDMA</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_RESUME</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_V3_3</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_V3_0</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_V1_8</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>27</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_BUS64</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_AINT</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_SLOT_TYPE</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_HWCAP1">Register:EMMC_HWCAP1 (0x7e300044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SDR50</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SDR104</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DDR50</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DRV18_TYPEA</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DRV18_TYPEC</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DRV18_TYPED</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_RETUNE_TMR</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x7</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>12</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SDR50_TUNE</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DATA_RETUNE</td>
    <td>14</td>
    <td>15</td>
    <td>0x0000c000</td>
    <td>0xffff3fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_MULTIPLIER</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SPI_MODE</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SPI_BLOCKMODE</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="EMMC_HWMAXAMP0">Register:EMMC_HWMAXAMP0 (0x7e300048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_HWMAXAMP0_AMP_33V</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWMAXAMP0_AMP_30V</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_HWMAXAMP0_AMP_18V</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_FORCE_IRPT">Register:EMMC_FORCE_IRPT (0x7e300050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DMA</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>27</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_DMA_STATUS">Register:EMMC_DMA_STATUS (0x7e300054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_DMA_STATUS_ERR_AT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_DMA_STATUS_LEN_NOMATCH</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_BOOT_TIMEOUT">Register:EMMC_BOOT_TIMEOUT (0x7e300070)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_BOOT_TIMEOUT_TIMEOUT</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_DBG_SEL">Register:EMMC_DBG_SEL (0x7e300074)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_DBG_SEL_SELECT</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_EXRDFIFO_CFG">Register:EMMC_EXRDFIFO_CFG (0x7e300080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_EXRDFIFO_CFG_RD_THRSH</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_EXRDFIFO_EN">Register:EMMC_EXRDFIFO_EN (0x7e300084)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_EXRDFIFO_EN_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_TUNE_STEP">Register:EMMC_TUNE_STEP (0x7e300088)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEP_DELAY</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_TUNE_STEPS_STD">Register:EMMC_TUNE_STEPS_STD (0x7e30008c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEPS_STD_STEPS</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_TUNE_STEPS_DDR">Register:EMMC_TUNE_STEPS_DDR (0x7e300090)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEPS_DDR_STEPS</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_BUS_CTRL">Register:EMMC_BUS_CTRL (0x7e3000e0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_CLK_PINS</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_IRQ_PINS</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_BUS_WIDTH</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_IRQSEL</td>
    <td>20</td>
    <td>22</td>
    <td>0x00700000</td>
    <td>0xff8fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>23</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_BE_PWR</td>
    <td>24</td>
    <td>30</td>
    <td>0x7f000000</td>
    <td>0x80ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_SPI_INT_SPT">Register:EMMC_SPI_INT_SPT (0x7e3000f0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_SPI_INT_SPT_SELECT</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="EMMC_SLOTISR_VER">Register:EMMC_SLOTISR_VER (0x7e3000fc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER_SLOT_STATUS</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER_SDVERSION</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER_VENDOR</td>
    <td>24</td>
    <td>31</td>
    <td>0xff000000</td>
    <td>0x00ffffff</td>
    <td>0x99</td>
  </tr>
</table>
<hr/>
<h1><a name="FPGA">FPGA</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20b600</td></tr>
  <tr><th>id</th><td>0x66706761</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_VERSION</td>
    <td>0x7e20b600</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_SCRATCH</td>
    <td>0x7e20b604</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#FPGA_CTRL0">FPGA_CTRL0</a></td>
    <td>0x7e20b608</td>
    <td>RW</td>
    <td>36</td>
    <td>0xfffff3fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#FPGA_STATUS0">FPGA_STATUS0</a></td>
    <td>0x7e20b60c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xfff800ff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_WR_DATA">FPGA_DCM_WR_DATA</a></td>
    <td>0x7e20b610</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_CTRL">FPGA_DCM_CTRL</a></td>
    <td>0x7e20b614</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff0fffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_RD_DATA">FPGA_DCM_RD_DATA</a></td>
    <td>0x7e20b618</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSYS_BUILD_NUM</td>
    <td>0x7e20b700</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XC0_BUILD_NUM</td>
    <td>0x7e20b704</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XC1_BUILD_NUM</td>
    <td>0x7e20b708</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XPERI_BUILD_NUM</td>
    <td>0x7e20b70c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XH264_BUILD_NUM</td>
    <td>0x7e20b710</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XV3D_BUILD_NUM</td>
    <td>0x7e20b714</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSLC1_BUILD_NUM</td>
    <td>0x7e20b718</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSLC2_BUILD_NUM</td>
    <td>0x7e20b71c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSLC3_BUILD_NUM</td>
    <td>0x7e20b720</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_CORE_CLK_FREQ</td>
    <td>0x7e20b724</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_CLK_FREQ</td>
    <td>0x7e20b728</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_H264_FREQ</td>
    <td>0x7e20b72c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_V3D_FREQ</td>
    <td>0x7e20b730</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_ISP_FREQ</td>
    <td>0x7e20b734</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>FPGA_A0_BASE</td>
    <td>0x7e213000</td>
  </tr>
  <tr>
    <td>FPGA_B0_BASE</td>
    <td>0x7e214000</td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_OFFSET</td>
    <td>0x08</td>
  </tr>
  <tr>
    <td>FPGA_MB_BASE</td>
    <td>0x7e20b700</td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_OFFSET</td>
    <td>0x0C</td>
  </tr>
</table>
<h2><a name="FPGA_CTRL0">Register:FPGA_CTRL0 (0x7e20b608)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_CTRL0_CAM_CTL0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_CTL0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_CAM_CTL1</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_BL</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>-1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>0</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_CAM_CTL2</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_CTL2</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_RST</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SD_PSU_EN</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_SW_SPI</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SW_SPI_SCL</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SW_SPI_SDA_O</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SW_SPI_CS</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPI0_SEL_A</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPI1_SEL</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DISP_BUFFER</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPI0_SEL_B</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_TV_ACTIVITY</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_TERMEN_DO</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_TERMEN_CLK</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_LV_SPARE_OUT</td>
    <td>18</td>
    <td>19</td>
    <td>0x000c0000</td>
    <td>0xfff3ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPARE_OUT</td>
    <td>20</td>
    <td>31</td>
    <td>0xfff00000</td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="FPGA_STATUS0">Register:FPGA_STATUS0 (0x7e20b60c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_STATUS0_HW_ID</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SD_WP</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SD_CD</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_NAND_RNB</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SW_SPI_SPI_IN</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>8</td>
    <td>18</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SPARE_IN</td>
    <td>19</td>
    <td>31</td>
    <td>0xfff80000</td>
    <td>0x0007ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="FPGA_DCM_WR_DATA">Register:FPGA_DCM_WR_DATA (0x7e20b610)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_DCM_WR_DATA_DATA</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_WR_DATA_ADDRESS</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="FPGA_DCM_CTRL">Register:FPGA_DCM_CTRL (0x7e20b614)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_REMOTE_RST</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_REMOTE_EN</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_PERI_RST</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>20</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_PERI_EN</td>
    <td>24</td>
    <td>27</td>
    <td>0x0f000000</td>
    <td>0xf0ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_PERI_WR_EN</td>
    <td>28</td>
    <td>31</td>
    <td>0xf0000000</td>
    <td>0x0fffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="FPGA_DCM_RD_DATA">Register:FPGA_DCM_RD_DATA (0x7e20b618)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_DCM_RD_DATA_DATA</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="GP">GP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>GPIO control</td></tr>
  <tr><th>base</th><td>0x7e200000</td></tr>
  <tr><th>id</th><td>0x6770696f</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#GP_FSEL0">GP_FSEL0</a></td>
    <td>0x7e200000</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL1">GP_FSEL1</a></td>
    <td>0x7e200004</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL2">GP_FSEL2</a></td>
    <td>0x7e200008</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL3">GP_FSEL3</a></td>
    <td>0x7e20000c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL4">GP_FSEL4</a></td>
    <td>0x7e200010</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL5">GP_FSEL5</a></td>
    <td>0x7e200014</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FSEL6">GP_FSEL6</a></td>
    <td>0x7e200018</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_SET0">GP_SET0</a></td>
    <td>0x7e20001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_SET1">GP_SET1</a></td>
    <td>0x7e200020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_SET2">GP_SET2</a></td>
    <td>0x7e200024</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_CLR0">GP_CLR0</a></td>
    <td>0x7e200028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_CLR1">GP_CLR1</a></td>
    <td>0x7e20002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_CLR2">GP_CLR2</a></td>
    <td>0x7e200030</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_LEV0">GP_LEV0</a></td>
    <td>0x7e200034</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_LEV1">GP_LEV1</a></td>
    <td>0x7e200038</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_LEV2">GP_LEV2</a></td>
    <td>0x7e20003c</td>
    <td>RO</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_EDS0">GP_EDS0</a></td>
    <td>0x7e200040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_EDS1">GP_EDS1</a></td>
    <td>0x7e200044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_EDS2">GP_EDS2</a></td>
    <td>0x7e200048</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_REN0">GP_REN0</a></td>
    <td>0x7e20004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_REN1">GP_REN1</a></td>
    <td>0x7e200050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_REN2">GP_REN2</a></td>
    <td>0x7e200054</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FEN0">GP_FEN0</a></td>
    <td>0x7e200058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FEN1">GP_FEN1</a></td>
    <td>0x7e20005c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_FEN2">GP_FEN2</a></td>
    <td>0x7e200060</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_HEN0">GP_HEN0</a></td>
    <td>0x7e200064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_HEN1">GP_HEN1</a></td>
    <td>0x7e200068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_HEN2">GP_HEN2</a></td>
    <td>0x7e20006c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_LEN0">GP_LEN0</a></td>
    <td>0x7e200070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_LEN1">GP_LEN1</a></td>
    <td>0x7e200074</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_LEN2">GP_LEN2</a></td>
    <td>0x7e200078</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_AREN0">GP_AREN0</a></td>
    <td>0x7e20007c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_AREN1">GP_AREN1</a></td>
    <td>0x7e200080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_AREN2">GP_AREN2</a></td>
    <td>0x7e200084</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_AFEN0">GP_AFEN0</a></td>
    <td>0x7e200088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_AFEN1">GP_AFEN1</a></td>
    <td>0x7e20008c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_AFEN2">GP_AFEN2</a></td>
    <td>0x7e200090</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_PUD">GP_PUD</a></td>
    <td>0x7e200094</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_PUDCLK0">GP_PUDCLK0</a></td>
    <td>0x7e200098</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_PUDCLK1">GP_PUDCLK1</a></td>
    <td>0x7e20009c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_PUDCLK2">GP_PUDCLK2</a></td>
    <td>0x7e2000a0</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#GP_SEN0">GP_SEN0</a></td>
    <td>0x7e2000a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0xffffffff</td>
  </tr>
  <tr>
    <td><a href="#GP_SEN1">GP_SEN1</a></td>
    <td>0x7e2000a8</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x003fffff</td>
  </tr>
  <tr>
    <td><a href="#GP_GPTEST">GP_GPTEST</a></td>
    <td>0x7e2000b0</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>GP_AJBCONF</td>
    <td>0x7e2000c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>GP_AJBTMS</td>
    <td>0x7e2000c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>GP_AJBTDI</td>
    <td>0x7e2000c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>GP_AJBTDO</td>
    <td>0x7e2000cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="GP_FSEL0">Register:GP_FSEL0 (0x7e200000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL00</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL01</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL02</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL03</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL04</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL05</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL06</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL07</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL08</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL09</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FSEL1">Register:GP_FSEL1 (0x7e200004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL10</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL11</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL12</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL13</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL14</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL15</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL16</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL17</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL18</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL19</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FSEL2">Register:GP_FSEL2 (0x7e200008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL20</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL21</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL22</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL23</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL24</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL25</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL26</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL27</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL28</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL29</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FSEL3">Register:GP_FSEL3 (0x7e20000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL30</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL31</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL32</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL33</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL34</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL35</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL36</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL37</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL38</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL39</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FSEL4">Register:GP_FSEL4 (0x7e200010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL40</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL41</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL42</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL43</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL44</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL45</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL46</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL47</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL48</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL49</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FSEL5">Register:GP_FSEL5 (0x7e200014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL50</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL51</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL52</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL53</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL54</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL55</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL56</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL57</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL58</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL59</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FSEL6">Register:GP_FSEL6 (0x7e200018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL60</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL61</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL62</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL63</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL64</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL65</td>
    <td>15</td>
    <td>17</td>
    <td>0x00038000</td>
    <td>0xfffc7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL66</td>
    <td>18</td>
    <td>20</td>
    <td>0x001c0000</td>
    <td>0xffe3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL67</td>
    <td>21</td>
    <td>23</td>
    <td>0x00e00000</td>
    <td>0xff1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL68</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL69</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_SET0">Register:GP_SET0 (0x7e20001c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_SET0_SETn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_SET1">Register:GP_SET1 (0x7e200020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_SET1_SETn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_SET2">Register:GP_SET2 (0x7e200024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_SET2_SETn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_CLR0">Register:GP_CLR0 (0x7e200028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_CLR0_CLRn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_CLR1">Register:GP_CLR1 (0x7e20002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_CLR1_CLRn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_CLR2">Register:GP_CLR2 (0x7e200030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_CLR2_CLRn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_LEV0">Register:GP_LEV0 (0x7e200034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_LEV0_LEVn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_LEV1">Register:GP_LEV1 (0x7e200038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_LEV1_LEVn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_LEV2">Register:GP_LEV2 (0x7e20003c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_LEV2_LEVn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_EDS0">Register:GP_EDS0 (0x7e200040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_EDS0_EDSn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_EDS1">Register:GP_EDS1 (0x7e200044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_EDS1_EDSn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_EDS2">Register:GP_EDS2 (0x7e200048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_EDS2_EDSn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_REN0">Register:GP_REN0 (0x7e20004c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_REN0_RENn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_REN1">Register:GP_REN1 (0x7e200050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_REN1_RENn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_REN2">Register:GP_REN2 (0x7e200054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_REN2_RENn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FEN0">Register:GP_FEN0 (0x7e200058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FEN0_FENn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FEN1">Register:GP_FEN1 (0x7e20005c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FEN1_FENn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_FEN2">Register:GP_FEN2 (0x7e200060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FEN2_FENn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_HEN0">Register:GP_HEN0 (0x7e200064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_HEN0_HENn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_HEN1">Register:GP_HEN1 (0x7e200068)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_HEN1_HENn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_HEN2">Register:GP_HEN2 (0x7e20006c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_HEN2_HENn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_LEN0">Register:GP_LEN0 (0x7e200070)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_LEN0_LENn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_LEN1">Register:GP_LEN1 (0x7e200074)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_LEN1_LENn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_LEN2">Register:GP_LEN2 (0x7e200078)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_LEN2_LENn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_AREN0">Register:GP_AREN0 (0x7e20007c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_AREN0_ARENn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_AREN1">Register:GP_AREN1 (0x7e200080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_AREN1_ARENn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_AREN2">Register:GP_AREN2 (0x7e200084)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_AREN2_ARENn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_AFEN0">Register:GP_AFEN0 (0x7e200088)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_AFEN0_AFENn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_AFEN1">Register:GP_AFEN1 (0x7e20008c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_AFEN1_AFENn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_AFEN2">Register:GP_AFEN2 (0x7e200090)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_AFEN2_AFENn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_PUD">Register:GP_PUD (0x7e200094)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_PUD_PUD</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_PUDCLK0">Register:GP_PUDCLK0 (0x7e200098)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_PUDCLK0_PUDCLKn0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_PUDCLK1">Register:GP_PUDCLK1 (0x7e20009c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_PUDCLK1_PUDCLKn32</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_PUDCLK2">Register:GP_PUDCLK2 (0x7e2000a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_PUDCLK2_PUDCLKn64</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="GP_SEN0">Register:GP_SEN0 (0x7e2000a4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_SEN0_SEN</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0xffffffff</td>
  </tr>
</table>
<h2><a name="GP_SEN1">Register:GP_SEN1 (0x7e2000a8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_SEN1_SEN</td>
    <td>0</td>
    <td>21</td>
    <td>0x003fffff</td>
    <td>0xffc00000</td>
    <td>0x3fffff</td>
  </tr>
</table>
<h2><a name="GP_GPTEST">Register:GP_GPTEST (0x7e2000b0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_GPTEST_SMPS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>GP_GPTEST_SPARE</td>
    <td>1</td>
    <td>3</td>
    <td>0x0000000e</td>
    <td>0xfffffff1</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="H264">H264</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7f000000</td></tr>
  <tr><th>id</th><td>0x68323634</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>H264_RC</td>
    <td>0x7f000000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="HD">HD</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e808000</td></tr>
  <tr><th>id</th><td>0x48444d49</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#HD_HDM_CTL">HD_HDM_CTL</a></td>
    <td>0x7e80800c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003f7</td>
    <td>0x000000f0</td>
  </tr>
  <tr>
    <td><a href="#HD_MAI_CTL">HD_MAI_CTL</a></td>
    <td>0x7e808014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td><a href="#HD_MAI_THR">HD_MAI_THR</a></td>
    <td>0x7e808018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x01010101</td>
  </tr>
  <tr>
    <td>HD_MAI_FMT</td>
    <td>0x7e80801c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_MAI_DAT</td>
    <td>0x7e808020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_SPARE</td>
    <td>0x7e808024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_MAI_SMP</td>
    <td>0x7e80802c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#HD_VID_CTL">HD_VID_CTL</a></td>
    <td>0x7e808038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffc0000</td>
    <td>0x00040000</td>
  </tr>
  <tr>
    <td><a href="#HD_CSC_CTL">HD_CSC_CTL</a></td>
    <td>0x7e808040</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_CSC_12_11</td>
    <td>0x7e808044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_CSC_14_13</td>
    <td>0x7e808048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_CSC_22_21</td>
    <td>0x7e80804c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_CSC_24_23</td>
    <td>0x7e808050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_CSC_32_31</td>
    <td>0x7e808054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_CSC_34_33</td>
    <td>0x7e808058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HD_FRAME_CNT</td>
    <td>0x7e808068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="HD_HDM_CTL">Register:HD_HDM_CTL (0x7e80800c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HD_HDM_CTL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_ENDIAN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_SW_RST</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_PDSTBY</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_RFSTBY</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_CECOVR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_CECRXD</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HD_MAI_CTL">Register:HD_MAI_CTL (0x7e808014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HD_MAI_CTL_RST_MAI</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_ERRORF</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_ERRORE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_ENABLE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_CHNUM</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_PAREN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_FLUSH</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_EMPTY</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_FULL</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_WHOLSMP</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_CHALIGN</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_BUSY</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_DLATE</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HD_MAI_THR">Register:HD_MAI_THR (0x7e808018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HD_MAI_THR_DREQLOW</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HD_MAI_THR_DREQHIGH</td>
    <td>8</td>
    <td>13</td>
    <td>0x00003f00</td>
    <td>0xffffc0ff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HD_MAI_THR_PANICLOW</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>22</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HD_MAI_THR_PANICHIGH</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="HD_VID_CTL">Register:HD_VID_CTL (0x7e808038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>17</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_BLANKPIX</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_EMPRGB</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_EMPSYNC</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_FULRGB</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_FULSYNC</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_CLRRGB</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_CLRSYNC</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_ERROR</td>
    <td>25</td>
    <td>26</td>
    <td>0x06000000</td>
    <td>0xf9ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_HPOL</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_VPOL</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_RST_FRAMEC</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_UFEN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HD_CSC_CTL">Register:HD_CSC_CTL (0x7e808040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HD_CSC_CTL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_USERGB2YCC</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_MODE</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_PADMSB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_COLORD</td>
    <td>5</td>
    <td>7</td>
    <td>0x000000e0</td>
    <td>0xffffff1f</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="HDCP">HDCP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e809000</td></tr>
  <tr><th>id</th><td>0x48444350</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#HDCP_KEY_CTL">HDCP_KEY_CTL</a></td>
    <td>0x7e809000</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDCP_KEY_ADR</td>
    <td>0x7e809004</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDCP_KEY_KY0</td>
    <td>0x7e809008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDCP_KEY_KY1</td>
    <td>0x7e80900c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="HDCP_KEY_CTL">Register:HDCP_KEY_CTL (0x7e809000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL_START</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL_DONE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL_DISHDCP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="HDMI">HDMI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e902000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 20</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_CTL_0</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_INSERT_ERR_SEPARATION</td>
    <td>HDMI_BASE_ADDRESS + 132</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PCI_MASK_STATUS</td>
    <td>(HDMI_BASE_ADDRESS + 0x340) + 0x24</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_RSVD_0</td>
    <td>(HDMI_BASE_ADDRESS + 0x400) + 504</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_PHASE_INC</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 12</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_STATUS</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 24</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_FORMAT</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 24</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PCI_STATUS</td>
    <td>(HDMI_BASE_ADDRESS + 0x340) + 0x18</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_CONTROL</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_RSVD_1</td>
    <td>(HDMI_BASE_ADDRESS + 0x400) + 508</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PCI_CLEAR</td>
    <td>(HDMI_BASE_ADDRESS + 0x340) + 0x20</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_CTL_2</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 12</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HDMI_13_AUDIO_STATUS_1</td>
    <td>HDMI_BASE_ADDRESS + 340</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_SAMPLE_INC</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PCI_SET</td>
    <td>(HDMI_BASE_ADDRESS + 0x340) + 0x1c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_OFFSET</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 20</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_CTL_1</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 8</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_INTEGRATOR</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 16</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_RATE_RATIO</td>
    <td>(HDMI_BASE_ADDRESS + 0x300) + 4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_SPARE</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 32</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HDMI_13_AUDIO_CFG_1</td>
    <td>HDMI_BASE_ADDRESS + 336</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HDMI_HBR_AUDIO_PACKET_HEADER</td>
    <td>HDMI_BASE_ADDRESS + 344</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0) + 16</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PCI_MASK_CLEAR</td>
    <td>(HDMI_BASE_ADDRESS + 0x340) + 0x2c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PCI_MASK_SET</td>
    <td>(HDMI_BASE_ADDRESS + 0x340) + 0x28</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CORE_REV</td>
    <td>0x7e902000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000600</td>
  </tr>
  <tr>
    <td>HDMI_SW_RESET_CNTRL</td>
    <td>0x7e902004</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_HOTPLUG_INT</td>
    <td>0x7e902008</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0x00000006</td>
  </tr>
  <tr>
    <td>HDMI_HOTPLUG</td>
    <td>0x7e90200c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_BKSV0</td>
    <td>0x7e902010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_BKSV1</td>
    <td>0x7e902014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_AN0</td>
    <td>0x7e902018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_AN1</td>
    <td>0x7e90201c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_AN_INFLUENCE_1</td>
    <td>0x7e902020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_AN_INFLUENCE_2</td>
    <td>0x7e902024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_TST_AN0</td>
    <td>0x7e902028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_TST_AN1</td>
    <td>0x7e90202c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_KSV_FIFO_0</td>
    <td>0x7e902030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_KSV_FIFO_1</td>
    <td>0x7e902034</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_V</td>
    <td>0x7e902038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_HDCP_KEY_1</td>
    <td>0x7e90203c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_HDCP_KEY_2</td>
    <td>0x7e902040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_HDCP_CTL</td>
    <td>0x7e902044</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001030f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CP_STATUS</td>
    <td>0x7e902048</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000031f</td>
    <td>0x00000100</td>
  </tr>
  <tr>
    <td>HDMI_CP_INTEGRITY</td>
    <td>0x7e90204c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff03</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CP_INTEGRITY_CFG</td>
    <td>0x7e902050</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td>HDMI_CP_CONFIG</td>
    <td>0x7e902054</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0x00130080</td>
  </tr>
  <tr>
    <td>HDMI_CP_TST</td>
    <td>0x7e902058</td>
    <td>RW</td>
    <td>22</td>
    <td>0x002001ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#HDMI_FIFO_CTL">HDMI_FIFO_CTL</a></td>
    <td>0x7e90205c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000efff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#HDMI_READ_POINTERS">HDMI_READ_POINTERS</a></td>
    <td>0x7e902060</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_ENCODER_CTL</td>
    <td>0x7e902070</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_CONFIG</td>
    <td>0x7e902074</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_LFSR_PRELOAD</td>
    <td>0x7e902078</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_LFSR_FEEDBACK_MASK</td>
    <td>0x7e90207c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_INSERT_ERR</td>
    <td>0x7e902080</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_INSERT_ERR_SEP</td>
    <td>0x7e902084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_TEST_LENGTH</td>
    <td>0x7e902088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PERT_DATA</td>
    <td>0x7e90208c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_MAI_CHANNEL_MAP</td>
    <td>0x7e902090</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00fac688</td>
  </tr>
  <tr>
    <td>HDMI_MAI_CONFIG</td>
    <td>0x7e902094</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0x00000003</td>
  </tr>
  <tr>
    <td>HDMI_MAI_FORMAT</td>
    <td>0x7e902098</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_AUDIO_PACKET_CONFIG</td>
    <td>0x7e90209c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x21000403</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_CONFIG</td>
    <td>0x7e9020a0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x00013fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_STATUS</td>
    <td>0x7e9020a4</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CRP_CFG</td>
    <td>0x7e9020a8</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0x08000000</td>
  </tr>
  <tr>
    <td>HDMI_CTS_0</td>
    <td>0x7e9020ac</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CTS_1</td>
    <td>0x7e9020b0</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CTS_PERIOD_0</td>
    <td>0x7e9020b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff0fffff</td>
    <td>0x010124f8</td>
  </tr>
  <tr>
    <td>HDMI_CTS_PERIOD_1</td>
    <td>0x7e9020b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff0fffff</td>
    <td>0x010124f8</td>
  </tr>
  <tr>
    <td>HDMI_BCH_CONFIGURATION</td>
    <td>0x7e9020bc</td>
    <td>RW</td>
    <td>9</td>
    <td>0x000001ff</td>
    <td>0x00000083</td>
  </tr>
  <tr>
    <td><a href="#HDMI_SCHEDULER_CONTROL">HDMI_SCHEDULER_CONTROL</a></td>
    <td>0x7e9020c0</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff7f</td>
    <td>0x000cb008</td>
  </tr>
  <tr>
    <td><a href="#HDMI_HORZA">HDMI_HORZA</a></td>
    <td>0x7e9020c4</td>
    <td>RW</td>
    <td>15</td>
    <td>0x00007fff</td>
    <td>0x00000280</td>
  </tr>
  <tr>
    <td><a href="#HDMI_HORZB">HDMI_HORZB</a></td>
    <td>0x7e9020c8</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x03018010</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTA0">HDMI_VERTA0</a></td>
    <td>0x7e9020cc</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTB0">HDMI_VERTB0</a></td>
    <td>0x7e9020d0</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x00000021</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTA1">HDMI_VERTA1</a></td>
    <td>0x7e9020d4</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
  </tr>
  <tr>
    <td><a href="#HDMI_VERTB1">HDMI_VERTB1</a></td>
    <td>0x7e9020d8</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x00000021</td>
  </tr>
  <tr>
    <td>HDMI_TEST</td>
    <td>0x7e9020dc</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_MBIST_TM</td>
    <td>0x7e9020e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_MISC_CONTROL</td>
    <td>0x7e9020e4</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_1</td>
    <td>0x7e9020e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0000e7be</td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_2</td>
    <td>0x7e9020ec</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0x508d63d5</td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_3</td>
    <td>0x7e9020f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x96826f5c</td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_4</td>
    <td>0x7e9020f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0xead4c3be</td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_5</td>
    <td>0x7e9020f8</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0x004cfff5</td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_1</td>
    <td>0x7e9020fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_2</td>
    <td>0x7e902100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_3</td>
    <td>0x7e902104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_4</td>
    <td>0x7e902108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_1</td>
    <td>0x7e90210c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_2</td>
    <td>0x7e902110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_3</td>
    <td>0x7e902114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_4</td>
    <td>0x7e902118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PACKET_FIFO_CTL</td>
    <td>0x7e90211c</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PACKET_FIFO_CFG</td>
    <td>0x7e902120</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_PACKET_FIFO_STATUS</td>
    <td>0x7e902124</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03073f1f</td>
    <td>0x03010000</td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_A</td>
    <td>0x7e902128</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0x00088888</td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_B</td>
    <td>0x7e90212c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x88888888</td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_C</td>
    <td>0x7e902130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x88888888</td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_D</td>
    <td>0x7e902134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x88888888</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_HORZA">HDMI_DETECTED_HORZA</a></td>
    <td>0x7e902138</td>
    <td>RW</td>
    <td>15</td>
    <td>0x00007fff</td>
    <td>0x00000280</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_HORZB">HDMI_DETECTED_HORZB</a></td>
    <td>0x7e90213c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3ffffe00</td>
    <td>0x03018010</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTA0">HDMI_DETECTED_VERTA0</a></td>
    <td>0x7e902140</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTB0">HDMI_DETECTED_VERTB0</a></td>
    <td>0x7e902144</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff00</td>
    <td>0x00000021</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTA1">HDMI_DETECTED_VERTA1</a></td>
    <td>0x7e902148</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
  </tr>
  <tr>
    <td><a href="#HDMI_DETECTED_VERTB1">HDMI_DETECTED_VERTB1</a></td>
    <td>0x7e90214c</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff00</td>
    <td>0x00000021</td>
  </tr>
  <tr>
    <td>HDMI_13_AUDIO_CFG_1</td>
    <td>0x7e902150</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x000000c8</td>
  </tr>
  <tr>
    <td>HDMI_13_AUDIO_STATUS_1</td>
    <td>0x7e902154</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_HBR_AUDIO_PACKET_HEADER</td>
    <td>0x7e902158</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0x00000009</td>
  </tr>
  <tr>
    <td>HDMI_POSTING_MASTER</td>
    <td>0x7e90215c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0x000000ff</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_RESET_CTL</td>
    <td>0x7e9022c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x003f01ff</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_CTL_0</td>
    <td>0x7e9022c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x8e000000</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_CTL_1</td>
    <td>0x7e9022c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0404a808</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_CTL_2</td>
    <td>0x7e9022cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00a63004</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_PLL_CFG</td>
    <td>0x7e9022d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc3fbffff</td>
    <td>0x07f80112</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_TMDS_CFG</td>
    <td>0x7e9022d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0000001f</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_STATUS</td>
    <td>0x7e9022d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_SPREAD_SPECTRUM</td>
    <td>0x7e9022dc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00003c00</td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_SPARE</td>
    <td>0x7e9022e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0xffff0000</td>
  </tr>
  <tr>
    <td>HDMI_CPU_STATUS</td>
    <td>0x7e902340</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CPU_SET</td>
    <td>0x7e902344</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CPU_CLEAR</td>
    <td>0x7e902348</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_CPU_MASK_STATUS</td>
    <td>0x7e90234c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0001ffff</td>
  </tr>
  <tr>
    <td>HDMI_CPU_MASK_SET</td>
    <td>0x7e902350</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0001ffff</td>
  </tr>
  <tr>
    <td>HDMI_CPU_MASK_CLEAR</td>
    <td>0x7e902354</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0001ffff</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_0</td>
    <td>0x7e902400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_1</td>
    <td>0x7e902404</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_2</td>
    <td>0x7e902408</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_3</td>
    <td>0x7e90240c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_4</td>
    <td>0x7e902410</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_5</td>
    <td>0x7e902414</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_6</td>
    <td>0x7e902418</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_7</td>
    <td>0x7e90241c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_8</td>
    <td>0x7e902420</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_0</td>
    <td>0x7e902424</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_1</td>
    <td>0x7e902428</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_2</td>
    <td>0x7e90242c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_3</td>
    <td>0x7e902430</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_4</td>
    <td>0x7e902434</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_5</td>
    <td>0x7e902438</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_6</td>
    <td>0x7e90243c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_7</td>
    <td>0x7e902440</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_8</td>
    <td>0x7e902444</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_0</td>
    <td>0x7e902448</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_1</td>
    <td>0x7e90244c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_2</td>
    <td>0x7e902450</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_3</td>
    <td>0x7e902454</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_4</td>
    <td>0x7e902458</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_5</td>
    <td>0x7e90245c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_6</td>
    <td>0x7e902460</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_7</td>
    <td>0x7e902464</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_8</td>
    <td>0x7e902468</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_0</td>
    <td>0x7e90246c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_1</td>
    <td>0x7e902470</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_2</td>
    <td>0x7e902474</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_3</td>
    <td>0x7e902478</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_4</td>
    <td>0x7e90247c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_5</td>
    <td>0x7e902480</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_6</td>
    <td>0x7e902484</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_7</td>
    <td>0x7e902488</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_8</td>
    <td>0x7e90248c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_0</td>
    <td>0x7e902490</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_1</td>
    <td>0x7e902494</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_2</td>
    <td>0x7e902498</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_3</td>
    <td>0x7e90249c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_4</td>
    <td>0x7e9024a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_5</td>
    <td>0x7e9024a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_6</td>
    <td>0x7e9024a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_7</td>
    <td>0x7e9024ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_8</td>
    <td>0x7e9024b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_0</td>
    <td>0x7e9024b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_1</td>
    <td>0x7e9024b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_2</td>
    <td>0x7e9024bc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_3</td>
    <td>0x7e9024c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_4</td>
    <td>0x7e9024c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_5</td>
    <td>0x7e9024c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_6</td>
    <td>0x7e9024cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_7</td>
    <td>0x7e9024d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_8</td>
    <td>0x7e9024d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_0</td>
    <td>0x7e9024d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_1</td>
    <td>0x7e9024dc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_2</td>
    <td>0x7e9024e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_3</td>
    <td>0x7e9024e4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_4</td>
    <td>0x7e9024e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_5</td>
    <td>0x7e9024ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_6</td>
    <td>0x7e9024f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_7</td>
    <td>0x7e9024f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_8</td>
    <td>0x7e9024f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_0</td>
    <td>0x7e9024fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_1</td>
    <td>0x7e902500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_2</td>
    <td>0x7e902504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_3</td>
    <td>0x7e902508</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_4</td>
    <td>0x7e90250c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_5</td>
    <td>0x7e902510</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_6</td>
    <td>0x7e902514</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_7</td>
    <td>0x7e902518</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_8</td>
    <td>0x7e90251c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_0</td>
    <td>0x7e902520</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_1</td>
    <td>0x7e902524</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_2</td>
    <td>0x7e902528</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_3</td>
    <td>0x7e90252c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_4</td>
    <td>0x7e902530</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_5</td>
    <td>0x7e902534</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_6</td>
    <td>0x7e902538</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_7</td>
    <td>0x7e90253c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_8</td>
    <td>0x7e902540</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_0</td>
    <td>0x7e902544</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_1</td>
    <td>0x7e902548</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_2</td>
    <td>0x7e90254c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_3</td>
    <td>0x7e902550</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_4</td>
    <td>0x7e902554</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_5</td>
    <td>0x7e902558</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_6</td>
    <td>0x7e90255c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_7</td>
    <td>0x7e902560</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_8</td>
    <td>0x7e902564</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_0</td>
    <td>0x7e902568</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_1</td>
    <td>0x7e90256c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_2</td>
    <td>0x7e902570</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_3</td>
    <td>0x7e902574</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_4</td>
    <td>0x7e902578</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_5</td>
    <td>0x7e90257c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_6</td>
    <td>0x7e902580</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_7</td>
    <td>0x7e902584</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_8</td>
    <td>0x7e902588</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_0</td>
    <td>0x7e90258c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_1</td>
    <td>0x7e902590</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_2</td>
    <td>0x7e902594</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_3</td>
    <td>0x7e902598</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_4</td>
    <td>0x7e90259c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_5</td>
    <td>0x7e9025a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_6</td>
    <td>0x7e9025a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_7</td>
    <td>0x7e9025a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_8</td>
    <td>0x7e9025ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_0</td>
    <td>0x7e9025b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_1</td>
    <td>0x7e9025b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_2</td>
    <td>0x7e9025b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_3</td>
    <td>0x7e9025bc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_4</td>
    <td>0x7e9025c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_5</td>
    <td>0x7e9025c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_6</td>
    <td>0x7e9025c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_7</td>
    <td>0x7e9025cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_8</td>
    <td>0x7e9025d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_0</td>
    <td>0x7e9025d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_1</td>
    <td>0x7e9025d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_2</td>
    <td>0x7e9025dc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_3</td>
    <td>0x7e9025e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_4</td>
    <td>0x7e9025e4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_5</td>
    <td>0x7e9025e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_6</td>
    <td>0x7e9025ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_7</td>
    <td>0x7e9025f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_8</td>
    <td>0x7e9025f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>HDMI_ASYNC_RM_BASE</td>
    <td>(HDMI_BASE_ADDRESS + 0x300)</td>
  </tr>
  <tr>
    <td>HDMI_DMA</td>
    <td>0x110000</td>
  </tr>
  <tr>
    <td>HDMI_INTR2_BASE</td>
    <td>(HDMI_BASE_ADDRESS + 0x340)</td>
  </tr>
  <tr>
    <td>HDMI_RAM_BASE</td>
    <td>(HDMI_BASE_ADDRESS + 0x400)</td>
  </tr>
  <tr>
    <td>HDMI_RBUS_REGS</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_BASE</td>
    <td>(HDMI_BASE_ADDRESS + 0x2c0)</td>
  </tr>
</table>
<h2><a name="HDMI_FIFO_CTL">Register:HDMI_FIFO_CTL (0x7e90205c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_MASTER_SLAVE_N</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_USE_FULL</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_CAPTURE_POINTER</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_INV_CLK_XFR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_USE_PLL_LOCK</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_FIFO_RESET</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_RECENTER</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_ON_VB</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_VB_CNT</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>12</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_USE_EMPTY</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_RECENTER_DONE</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_ON_VB_DONE</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_READ_POINTERS">Register:HDMI_READ_POINTERS (0x7e902060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_RD_ADDR</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_WR_ADDR</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_UNDERFLOW</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_EMPTY_MINUS</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_ALMOST_MT</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_OVERFLOW</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_FULL_MINUS</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_ALMOST_FULL</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_HOLD_RD</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_HOLD_WR</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DOMAIN_RESYNC_RD</td>
    <td>24</td>
    <td>26</td>
    <td>0x07000000</td>
    <td>0xf8ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DOMAIN_WR_ADDR</td>
    <td>27</td>
    <td>29</td>
    <td>0x38000000</td>
    <td>0xc7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DOMAIN_HALF_FULL</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_SCHEDULER_CONTROL">Register:HDMI_SCHEDULER_CONTROL (0x7e9020c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_MODE_REQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_MODE_ACTIVE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_USE_PREDICTS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_ALWS_VERT_KEEPOUT</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_ALWS_REKEY_KEEPOUT</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_IGN_VSYNC_PREDS</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_ENC_ONLY_WHEN_AUTH</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_POSTLN_AVOID</td>
    <td>8</td>
    <td>13</td>
    <td>0x00003f00</td>
    <td>0xffffc0ff</td>
    <td>0x30</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_USE_POSTLN_AVOID</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_HSYNC_PHYST_EN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_VSYNC_PHYST_EN</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_VSYNC_RESET_VAL</td>
    <td>18</td>
    <td>21</td>
    <td>0x003c0000</td>
    <td>0xffc3ffff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="HDMI_HORZA">Register:HDMI_HORZA (0x7e9020c4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_HORZA_MANUAL_HAP</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0x280</td>
  </tr>
  <tr>
    <td>HDMI_HORZA_MANUAL_HPOL</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_HORZA_MANUAL_VPOL</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_HORZB">Register:HDMI_HORZB (0x7e9020c8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>8</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_HORZB_MANUAL_HFP</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_HORZB_MANUAL_HSP</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x60</td>
  </tr>
  <tr>
    <td>HDMI_HORZB_MANUAL_HBP</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x30</td>
  </tr>
</table>
<h2><a name="HDMI_VERTA0">Register:HDMI_VERTA0 (0x7e9020cc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_VERTA0_MANUAL_VAL0</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0x1e0</td>
  </tr>
  <tr>
    <td>HDMI_VERTA0_MANUAL_VFP0</td>
    <td>13</td>
    <td>19</td>
    <td>0x000fe000</td>
    <td>0xfff01fff</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>HDMI_VERTA0_MANUAL_VSP0</td>
    <td>20</td>
    <td>24</td>
    <td>0x01f00000</td>
    <td>0xfe0fffff</td>
    <td>0x2</td>
  </tr>
</table>
<h2><a name="HDMI_VERTB0">Register:HDMI_VERTB0 (0x7e9020d0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_VERTB0_MANUAL_VBP0</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_VERTB0_MANUAL_VSPO0</td>
    <td>9</td>
    <td>21</td>
    <td>0x003ffe00</td>
    <td>0xffc001ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_VERTA1">Register:HDMI_VERTA1 (0x7e9020d4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_VERTA1_MANUAL_VAL1</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0x1e0</td>
  </tr>
  <tr>
    <td>HDMI_VERTA1_MANUAL_VFP1</td>
    <td>13</td>
    <td>19</td>
    <td>0x000fe000</td>
    <td>0xfff01fff</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>HDMI_VERTA1_MANUAL_VSP1</td>
    <td>20</td>
    <td>24</td>
    <td>0x01f00000</td>
    <td>0xfe0fffff</td>
    <td>0x2</td>
  </tr>
</table>
<h2><a name="HDMI_VERTB1">Register:HDMI_VERTB1 (0x7e9020d8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_VERTB1_MANUAL_VBP1</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_VERTB1_MANUAL_VSPO1</td>
    <td>9</td>
    <td>21</td>
    <td>0x003ffe00</td>
    <td>0xffc001ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_HORZA">Register:HDMI_DETECTED_HORZA (0x7e902138)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA_MANUAL_HAP</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0x280</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA_MANUAL_HPOL</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA_MANUAL_VPOL</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_HORZB">Register:HDMI_DETECTED_HORZB (0x7e90213c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>8</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB_MANUAL_HFP</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB_MANUAL_HSP</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x60</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB_MANUAL_HBP</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x30</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTA0">Register:HDMI_DETECTED_VERTA0 (0x7e902140)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0_MANUAL_VAL0</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0x1e0</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0_MANUAL_VFP0</td>
    <td>13</td>
    <td>19</td>
    <td>0x000fe000</td>
    <td>0xfff01fff</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0_MANUAL_VSP0</td>
    <td>20</td>
    <td>24</td>
    <td>0x01f00000</td>
    <td>0xfe0fffff</td>
    <td>0x2</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTB0">Register:HDMI_DETECTED_VERTB0 (0x7e902144)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB0_MANUAL_VBP0</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB0_MANUAL_VSPO0</td>
    <td>9</td>
    <td>21</td>
    <td>0x003ffe00</td>
    <td>0xffc001ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTA1">Register:HDMI_DETECTED_VERTA1 (0x7e902148)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1_MANUAL_VAL1</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0x1e0</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1_MANUAL_VFP1</td>
    <td>13</td>
    <td>19</td>
    <td>0x000fe000</td>
    <td>0xfff01fff</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1_MANUAL_VSP1</td>
    <td>20</td>
    <td>24</td>
    <td>0x01f00000</td>
    <td>0xfe0fffff</td>
    <td>0x2</td>
  </tr>
</table>
<h2><a name="HDMI_DETECTED_VERTB1">Register:HDMI_DETECTED_VERTB1 (0x7e90214c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB1_MANUAL_VBP1</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB1_MANUAL_VSPO1</td>
    <td>9</td>
    <td>21</td>
    <td>0x003ffe00</td>
    <td>0xffc001ff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="I2C0">I2C0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e205000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C0_C</td>
    <td>0x7e205000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x00008701</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C0_S</td>
    <td>0x7e205004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000050</td>
  </tr>
  <tr>
    <td>I2C0_DLEN</td>
    <td>0x7e205008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C0_A</td>
    <td>0x7e20500c</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C0_FIFO</td>
    <td>0x7e205010</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C0_DIV</td>
    <td>0x7e205014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000005dc</td>
  </tr>
  <tr>
    <td>I2C0_DEL</td>
    <td>0x7e205018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00300030</td>
  </tr>
  <tr>
    <td>I2C0_CLKT</td>
    <td>0x7e20501c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000040</td>
  </tr>
</table>

<hr/>
<h1><a name="I2C1">I2C1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e804000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C1_C</td>
    <td>0x7e804000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x00008701</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C1_S</td>
    <td>0x7e804004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000050</td>
  </tr>
  <tr>
    <td>I2C1_DLEN</td>
    <td>0x7e804008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C1_A</td>
    <td>0x7e80400c</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C1_FIFO</td>
    <td>0x7e804010</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C1_DIV</td>
    <td>0x7e804014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000005dc</td>
  </tr>
  <tr>
    <td>I2C1_DEL</td>
    <td>0x7e804018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00300030</td>
  </tr>
  <tr>
    <td>I2C1_CLKT</td>
    <td>0x7e80401c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000040</td>
  </tr>
</table>

<hr/>
<h1><a name="I2C2">I2C2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e805000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C2_C</td>
    <td>0x7e805000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x00008701</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C2_S</td>
    <td>0x7e805004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000050</td>
  </tr>
  <tr>
    <td>I2C2_DLEN</td>
    <td>0x7e805008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C2_A</td>
    <td>0x7e80500c</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C2_FIFO</td>
    <td>0x7e805010</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>I2C2_DIV</td>
    <td>0x7e805014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000005dc</td>
  </tr>
  <tr>
    <td>I2C2_DEL</td>
    <td>0x7e805018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00300030</td>
  </tr>
  <tr>
    <td>I2C2_CLKT</td>
    <td>0x7e80501c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000040</td>
  </tr>
</table>

<hr/>
<h1><a name="I2C_SPI_SLV">I2C_SPI_SLV</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e214000</td></tr>
  <tr><th>id</th><td>0x73506783</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DR">I2C_SPI_SLV_DR</a></td>
    <td>0x7e214000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff3fff</td>
    <td>0x00120000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_RSR">I2C_SPI_SLV_RSR</a></td>
    <td>0x7e214004</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_SLV">I2C_SPI_SLV_SLV</a></td>
    <td>0x7e214008</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_CR">I2C_SPI_SLV_CR</a></td>
    <td>0x7e21400c</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_FR">I2C_SPI_SLV_FR</a></td>
    <td>0x7e214010</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000012</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_IFLS">I2C_SPI_SLV_IFLS</a></td>
    <td>0x7e214014</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0x00000492</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_IMSC">I2C_SPI_SLV_IMSC</a></td>
    <td>0x7e214018</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_RIS">I2C_SPI_SLV_RIS</a></td>
    <td>0x7e21401c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0x00000002</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_MIS">I2C_SPI_SLV_MIS</a></td>
    <td>0x7e214020</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_ICR">I2C_SPI_SLV_ICR</a></td>
    <td>0x7e214024</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DMACR">I2C_SPI_SLV_DMACR</a></td>
    <td>0x7e214028</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_TDR">I2C_SPI_SLV_TDR</a></td>
    <td>0x7e21402c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_VCSTAT">I2C_SPI_SLV_VCSTAT</a></td>
    <td>0x7e214030</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_HCTRL">I2C_SPI_SLV_HCTRL</a></td>
    <td>0x7e214034</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DEBUG1">I2C_SPI_SLV_DEBUG1</a></td>
    <td>0x7e214038</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffffff</td>
    <td>0x0000000e</td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_DEBUG2">I2C_SPI_SLV_DEBUG2</a></td>
    <td>0x7e21403c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00400000</td>
  </tr>
</table>

<h2><a name="I2C_SPI_SLV_DR">Register:I2C_SPI_SLV_DR (0x7e214000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_DATA</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_OE</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_UE</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXDMAPREQ</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXDMABREQ</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXDMAPREQ</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXDMABREQ</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXBUSY</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXFE</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXFF</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXFF</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXFE</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXBUSY</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXFLEVEL</td>
    <td>22</td>
    <td>26</td>
    <td>0x07c00000</td>
    <td>0xf83fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXFLEVEL</td>
    <td>27</td>
    <td>31</td>
    <td>0xf8000000</td>
    <td>0x07ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_RSR">Register:I2C_SPI_SLV_RSR (0x7e214004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_OE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_UE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_TXDMAPREQ</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_TXDMABREQ</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_RXDMAPREQ</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_RXDMABREQ</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_SLV">Register:I2C_SPI_SLV_SLV (0x7e214008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_SLV_ADDR</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_CR">Register:I2C_SPI_SLV_CR (0x7e21400c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_SPI</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_I2C</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_CPHA</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_CPOL</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_ENSTAT</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_ENCTRL</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_BRK</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_TXE</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_RXE</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_INV_RXF</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_TESTFIFO</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_HOSTCTRLEN</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_INV_TXF</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_FR">Register:I2C_SPI_SLV_FR (0x7e214010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXBUSY</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXFE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXFF</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXFF</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXFE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXBUSY</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>9</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>10</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXFLEVEL</td>
    <td>10</td>
    <td>6</td>
    <td>0x00000000000</td>
    <td>0xffffffff111</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXFLEVEL</td>
    <td>11</td>
    <td>15</td>
    <td>0x0000f800</td>
    <td>0xffff07ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_IFLS">Register:I2C_SPI_SLV_IFLS (0x7e214014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_TXIFLSEL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_RXIFLSEL</td>
    <td>3</td>
    <td>5</td>
    <td>0x00000038</td>
    <td>0xffffffc7</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_TXIFPSEL</td>
    <td>6</td>
    <td>8</td>
    <td>0x000001c0</td>
    <td>0xfffffe3f</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_RXIFPSEL</td>
    <td>9</td>
    <td>11</td>
    <td>0x00000e00</td>
    <td>0xfffff1ff</td>
    <td>0x2</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_IMSC">Register:I2C_SPI_SLV_IMSC (0x7e214018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_RXIM</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_TXIM</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_BEIM</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_OEIM</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_RIS">Register:I2C_SPI_SLV_RIS (0x7e21401c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_RXRIS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_TXRIS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_BERIS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_OERIS</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_MIS">Register:I2C_SPI_SLV_MIS (0x7e214020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_RXMIS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_TXMIS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_BEMIS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_OEMIS</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_ICR">Register:I2C_SPI_SLV_ICR (0x7e214024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_RXIC</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_TXIC</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_BEIC</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_OEIC</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DMACR">Register:I2C_SPI_SLV_DMACR (0x7e214028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR_RXDMAE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR_TXDMAE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR_DMAONERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_TDR">Register:I2C_SPI_SLV_TDR (0x7e21402c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_TDR_DATA</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_VCSTAT">Register:I2C_SPI_SLV_VCSTAT (0x7e214030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_VCSTAT_DATA</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_HCTRL">Register:I2C_SPI_SLV_HCTRL (0x7e214034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_HCTRL_DATA</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DEBUG1">Register:I2C_SPI_SLV_DEBUG1 (0x7e214038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DEBUG1_DATA</td>
    <td>0</td>
    <td>25</td>
    <td>0x03ffffff</td>
    <td>0xfc000000</td>
    <td>0xe</td>
  </tr>
</table>
<h2><a name="I2C_SPI_SLV_DEBUG2">Register:I2C_SPI_SLV_DEBUG2 (0x7e21403c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DEBUG2_DATA</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x400000</td>
  </tr>
</table>
<hr/>
<h1><a name="IC0">IC0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e002000</td></tr>
  <tr><th>id</th><td>0x494e5445</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>IC0_C</td>
    <td>0x7e002000</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_S</td>
    <td>0x7e002004</td>
    <td>RO</td>
    <td>27</td>
    <td>0x073f073f</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_SRC0</td>
    <td>0x7e002008</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_SRC1</td>
    <td>0x7e00200c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK0</td>
    <td>0x7e002010</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK1</td>
    <td>0x7e002014</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK2</td>
    <td>0x7e002018</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK3</td>
    <td>0x7e00201c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK4</td>
    <td>0x7e002020</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK5</td>
    <td>0x7e002024</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK6</td>
    <td>0x7e002028</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_MASK7</td>
    <td>0x7e00202c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_VADDR</td>
    <td>0x7e002030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffe00</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_WAKEUP</td>
    <td>0x7e002034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffe</td>
    <td>0x10000000</td>
  </tr>
  <tr>
    <td>IC0_PROFILE</td>
    <td>0x7e002038</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE0</td>
    <td>0x7e002040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_FORCE1</td>
    <td>0x7e002044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_FORCE0_SET</td>
    <td>0x7e002048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_FORCE1_SET</td>
    <td>0x7e00204c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_FORCE0_CLR</td>
    <td>0x7e002050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC0_FORCE1_CLR</td>
    <td>0x7e002054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="IC1">IC1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e002800</td></tr>
  <tr><th>id</th><td>0x494e5445</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>IC1_C</td>
    <td>0x7e002800</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_S</td>
    <td>0x7e002804</td>
    <td>RO</td>
    <td>27</td>
    <td>0x073f073f</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_SRC0</td>
    <td>0x7e002808</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_SRC1</td>
    <td>0x7e00280c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK0</td>
    <td>0x7e002810</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK1</td>
    <td>0x7e002814</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK2</td>
    <td>0x7e002818</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK3</td>
    <td>0x7e00281c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK4</td>
    <td>0x7e002820</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK5</td>
    <td>0x7e002824</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK6</td>
    <td>0x7e002828</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_MASK7</td>
    <td>0x7e00282c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_VADDR</td>
    <td>0x7e002830</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffe00</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_WAKEUP</td>
    <td>0x7e002834</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffe</td>
    <td>0x10000000</td>
  </tr>
  <tr>
    <td>IC1_PROFILE</td>
    <td>0x7e002838</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE0</td>
    <td>0x7e002840</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_FORCE1</td>
    <td>0x7e002844</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_FORCE0_SET</td>
    <td>0x7e002848</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_FORCE1_SET</td>
    <td>0x7e00284c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_FORCE0_CLR</td>
    <td>0x7e002850</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>IC1_FORCE1_CLR</td>
    <td>0x7e002854</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="ISP">ISP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ea00000</td></tr>
  <tr><th>id</th><td>0x20697370</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ISP_RC</td>
    <td>0x7ea00000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="JP">JP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e005000</td></tr>
  <tr><th>id</th><td>0x4a504547</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>JP_CTRL</td>
    <td>0x7e005000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_ICST</td>
    <td>0x7e005004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MCTRL</td>
    <td>0x7e005008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_DCCTRL</td>
    <td>0x7e00500c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_CBA</td>
    <td>0x7e005010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_NCB</td>
    <td>0x7e005014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_SDA</td>
    <td>0x7e005018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_NSB</td>
    <td>0x7e00501c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_SBO</td>
    <td>0x7e005020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MOP</td>
    <td>0x7e005024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_HADDR</td>
    <td>0x7e005028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_HWDATA</td>
    <td>0x7e00502c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MADDR</td>
    <td>0x7e005030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MWDATA</td>
    <td>0x7e005034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_OADDR</td>
    <td>0x7e005038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_OWDATA</td>
    <td>0x7e00503c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_QADDR</td>
    <td>0x7e005040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_QWDATA</td>
    <td>0x7e005044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_QCTRL</td>
    <td>0x7e005048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C0BA</td>
    <td>0x7e00504c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C1BA</td>
    <td>0x7e005050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C2BA</td>
    <td>0x7e005054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C0S</td>
    <td>0x7e005058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C1S</td>
    <td>0x7e00505c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C2S</td>
    <td>0x7e005060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C0W</td>
    <td>0x7e005064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C1W</td>
    <td>0x7e005068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C2W</td>
    <td>0x7e00506c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="L1">L1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>VC4-L1 control</td></tr>
  <tr><th>base</th><td>0x7ee02000</td></tr>
  <tr><th>id</th><td>0x4c314343</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#L1_IC0_CONTROL">L1_IC0_CONTROL</a></td>
    <td>0x7ee02000</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_IC0_PRIORITY">L1_IC0_PRIORITY</a></td>
    <td>0x7ee02004</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000034af</td>
  </tr>
  <tr>
    <td>L1_IC0_FLUSH_S</td>
    <td>0x7ee02008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_IC0_FLUSH_E</td>
    <td>0x7ee0200c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0xffffffff</td>
  </tr>
  <tr>
    <td>L1_IC0_RD_HITS</td>
    <td>0x7ee02040</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RD_MISSES</td>
    <td>0x7ee02044</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_BP_HITS</td>
    <td>0x7ee02048</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_BP_MISSES</td>
    <td>0x7ee0204c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RAS_PUSHES</td>
    <td>0x7ee02050</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RAS_POPS</td>
    <td>0x7ee02054</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RAS_UNDERFLOW</td>
    <td>0x7ee02058</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#L1_IC1_CONTROL">L1_IC1_CONTROL</a></td>
    <td>0x7ee02080</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_IC1_PRIORITY">L1_IC1_PRIORITY</a></td>
    <td>0x7ee02084</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000034af</td>
  </tr>
  <tr>
    <td>L1_IC1_FLUSH_S</td>
    <td>0x7ee02088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_IC1_FLUSH_E</td>
    <td>0x7ee0208c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0xffffffff</td>
  </tr>
  <tr>
    <td>L1_IC1_RD_HITS</td>
    <td>0x7ee020c0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RD_MISSES</td>
    <td>0x7ee020c4</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_BP_HITS</td>
    <td>0x7ee020c8</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_BP_MISSES</td>
    <td>0x7ee020cc</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RAS_PUSHES</td>
    <td>0x7ee020d0</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RAS_POPS</td>
    <td>0x7ee020d4</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RAS_UNDERFLOW</td>
    <td>0x7ee020d8</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#L1_D_CONTROL">L1_D_CONTROL</a></td>
    <td>0x7ee02100</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_D_FLUSH_S</td>
    <td>0x7ee02104</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_D_FLUSH_E</td>
    <td>0x7ee02108</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0x3fffffff</td>
  </tr>
  <tr>
    <td><a href="#L1_D_PRIORITY">L1_D_PRIORITY</a></td>
    <td>0x7ee0210c</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fff0fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_D0_RD_HITS</td>
    <td>0x7ee02140</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_SNOOPS</td>
    <td>0x7ee02144</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_MISSES</td>
    <td>0x7ee02148</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_THRUS</td>
    <td>0x7ee0214c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_HITS</td>
    <td>0x7ee02150</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_SNOOPS</td>
    <td>0x7ee02154</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_MISSES</td>
    <td>0x7ee02158</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_THRUS</td>
    <td>0x7ee0215c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WBACKS</td>
    <td>0x7ee02160</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_HITS</td>
    <td>0x7ee02180</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_SNOOPS</td>
    <td>0x7ee02184</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_MISSES</td>
    <td>0x7ee02188</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_THRUS</td>
    <td>0x7ee0218c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_HITS</td>
    <td>0x7ee02190</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_SNOOPS</td>
    <td>0x7ee02194</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_MISSES</td>
    <td>0x7ee02198</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_THRUS</td>
    <td>0x7ee0219c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WBACKS</td>
    <td>0x7ee021a0</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START0">L1_L1_SANDBOX_START0</a></td>
    <td>0x7ee02800</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x00000007</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END0</td>
    <td>0x7ee02804</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0x3fffffe0</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START1">L1_L1_SANDBOX_START1</a></td>
    <td>0x7ee02808</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END1</td>
    <td>0x7ee0280c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START2">L1_L1_SANDBOX_START2</a></td>
    <td>0x7ee02810</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END2</td>
    <td>0x7ee02814</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START3">L1_L1_SANDBOX_START3</a></td>
    <td>0x7ee02818</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END3</td>
    <td>0x7ee0281c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START4">L1_L1_SANDBOX_START4</a></td>
    <td>0x7ee02820</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END4</td>
    <td>0x7ee02824</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START5">L1_L1_SANDBOX_START5</a></td>
    <td>0x7ee02828</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END5</td>
    <td>0x7ee0282c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START6">L1_L1_SANDBOX_START6</a></td>
    <td>0x7ee02830</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END6</td>
    <td>0x7ee02834</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_START7">L1_L1_SANDBOX_START7</a></td>
    <td>0x7ee02838</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END7</td>
    <td>0x7ee0283c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_PERI_BR">L1_L1_SANDBOX_PERI_BR</a></td>
    <td>0x7ee02840</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001f1f</td>
    <td>0x00000707</td>
  </tr>
</table>

<h2><a name="L1_IC0_CONTROL">Register:L1_IC0_CONTROL (0x7ee02000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_DISABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_START_FLUSH</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_ENABLE_STATS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_BP_DISABLE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_RAS_DISABLE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_DISABLE_VLINE</td>
    <td>5</td>
    <td>6</td>
    <td>0x00000060</td>
    <td>0xffffff9f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_IC0_PRIORITY">Register:L1_IC0_PRIORITY (0x7ee02004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY0</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY1</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY2</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY3</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="L1_IC1_CONTROL">Register:L1_IC1_CONTROL (0x7ee02080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_DISABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_START_FLUSH</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_ENABLE_STATS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_BP_DISABLE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_RAS_DISABLE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_DISABLE_VLINE</td>
    <td>5</td>
    <td>6</td>
    <td>0x00000060</td>
    <td>0xffffff9f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_IC1_PRIORITY">Register:L1_IC1_PRIORITY (0x7ee02084)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY0</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY1</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY2</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY3</td>
    <td>12</td>
    <td>15</td>
    <td>0x0000f000</td>
    <td>0xffff0fff</td>
    <td>0x3</td>
  </tr>
</table>
<h2><a name="L1_D_CONTROL">Register:L1_D_CONTROL (0x7ee02100)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC_DISABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC0_FLUSH</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC1_FLUSH</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC_EN_STATS</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_D_PRIORITY">Register:L1_D_PRIORITY (0x7ee0210c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c0_l2_priority</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c0_uc_priority</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c0_per_priority</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c1_l2_priority</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c1_uc_priority</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c1_per_priority</td>
    <td>24</td>
    <td>27</td>
    <td>0x0f000000</td>
    <td>0xf0ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START0">Register:L1_L1_SANDBOX_START0 (0x7ee02800)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START0_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START0_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START1">Register:L1_L1_SANDBOX_START1 (0x7ee02808)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START1_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START1_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START2">Register:L1_L1_SANDBOX_START2 (0x7ee02810)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START2_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START2_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START3">Register:L1_L1_SANDBOX_START3 (0x7ee02818)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START3_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START3_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START4">Register:L1_L1_SANDBOX_START4 (0x7ee02820)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START4_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START4_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START5">Register:L1_L1_SANDBOX_START5 (0x7ee02828)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START5_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START5_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START6">Register:L1_L1_SANDBOX_START6 (0x7ee02830)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START6_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START6_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_START7">Register:L1_L1_SANDBOX_START7 (0x7ee02838)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START7_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START7_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td>0x3fffffe0</td>
    <td>0xc000001f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="L1_L1_SANDBOX_PERI_BR">Register:L1_L1_SANDBOX_PERI_BR (0x7ee02840)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_PERI_BR_sandbox_bootrom</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x7</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_PERI_BR_sandbox_peri</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x7</td>
  </tr>
</table>
<hr/>
<h1><a name="L2">L2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>VC4-L2 control</td></tr>
  <tr><th>base</th><td>0x7ee01000</td></tr>
  <tr><th>id</th><td>0x4c324343</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#L2_CONT_OFF">L2_CONT_OFF</a></td>
    <td>0x7ee01000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ff0c3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L2_FLUSH_STA</td>
    <td>0x7ee01004</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffe0</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L2_FLUSH_END</td>
    <td>0x7ee01008</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffe0</td>
    <td>0x0fffffe0</td>
  </tr>
  <tr>
    <td>L2_L2_ALIAS_EXCEPTION</td>
    <td>0x7ee01080</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L2_L2_ALIAS_EXCEPTION_ID</td>
    <td>0x7ee01084</td>
    <td>RO</td>
    <td></td>
    <td></td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L2_L2_ALIAS_EXCEPTION_ADDR</td>
    <td>0x7ee01088</td>
    <td>RO</td>
    <td></td>
    <td></td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>L2_RD_HITS</td>
    <td>0x7ee01100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_RD_MISSES</td>
    <td>0x7ee01104</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_WR_HITS</td>
    <td>0x7ee01108</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_WR_MISSES</td>
    <td>0x7ee0110c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_WR_BACKS</td>
    <td>0x7ee01110</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_IN_FLIGHT</td>
    <td>0x7ee01114</td>
    <td>RO</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_STALLS</td>
    <td>0x7ee0111c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_TAG_STALLS</td>
    <td>0x7ee01120</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_SD_STALLS</td>
    <td>0x7ee01124</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2><a name="L2_CONT_OFF">Register:L2_CONT_OFF (0x7ee01000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_disable</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_no_wr_allocate</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush_mode</td>
    <td>3</td>
    <td>4</td>
    <td>0x00000018</td>
    <td>0xffffffe7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_enable_stats</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>9</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_standby</td>
    <td>10</td>
    <td>11</td>
    <td>0x00000c00</td>
    <td>0xfffff3ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush_flush_limit</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush_core_limit</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="MPHI">MPHI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e006000</td></tr>
  <tr><th>id</th><td>0x6d706869</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDDA">MPHI_C0INDDA</a></td>
    <td>0x7e006000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDDB">MPHI_C0INDDB</a></td>
    <td>0x7e006004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDDA">MPHI_C1INDDA</a></td>
    <td>0x7e006008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDDB">MPHI_C1INDDB</a></td>
    <td>0x7e00600c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDS">MPHI_C0INDS</a></td>
    <td>0x7e006010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDS">MPHI_C1INDS</a></td>
    <td>0x7e006014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDCF">MPHI_C0INDCF</a></td>
    <td>0x7e006018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDCF">MPHI_C1INDCF</a></td>
    <td>0x7e00601c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C0INDFS">MPHI_C0INDFS</a></td>
    <td>0x7e006020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_C1INDFS">MPHI_C1INDFS</a></td>
    <td>0x7e006024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDDA">MPHI_OUTDDA</a></td>
    <td>0x7e006028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDDB">MPHI_OUTDDB</a></td>
    <td>0x7e00602c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDS">MPHI_OUTDS</a></td>
    <td>0x7e006030</td>
    <td>RW</td>
    <td>31</td>
    <td>0x5fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_OUTDFS">MPHI_OUTDFS</a></td>
    <td>0x7e006034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_MINFS">MPHI_MINFS</a></td>
    <td>0x7e006038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_MOUTFS">MPHI_MOUTFS</a></td>
    <td>0x7e00603c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_AXIPRIV">MPHI_AXIPRIV</a></td>
    <td>0x7e006040</td>
    <td>RW</td>
    <td>9</td>
    <td>0x00000177</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_RXAXICFG">MPHI_RXAXICFG</a></td>
    <td>0x7e006044</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_TXAXICFG">MPHI_TXAXICFG</a></td>
    <td>0x7e006048</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_CTRL">MPHI_CTRL</a></td>
    <td>0x7e00604c</td>
    <td>RW</td>
    <td>32</td>
    <td>0x88031111</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_INTSTAT">MPHI_INTSTAT</a></td>
    <td>0x7e006050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf9111111</td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_VERSION</td>
    <td>0x7e006054</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_INTCTRL">MPHI_INTCTRL</a></td>
    <td>0x7e006058</td>
    <td>RW</td>
    <td>21</td>
    <td>0x00111111</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDCF">MPHI_HSINDCF</a></td>
    <td>0x7e00605c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDS">MPHI_HSINDS</a></td>
    <td>0x7e006060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDDA">MPHI_HSINDDA</a></td>
    <td>0x7e006064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDDB">MPHI_HSINDDB</a></td>
    <td>0x7e006068</td>
    <td>RW</td>
    <td>30</td>
    <td>0x2fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_HSINDFS">MPHI_HSINDFS</a></td>
    <td>0x7e00606c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0001</td>
    <td></td>
  </tr>
</table>

<h2><a name="MPHI_C0INDDA">Register:MPHI_C0INDDA (0x7e006000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C0INDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDDB">Register:MPHI_C0INDDB (0x7e006004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_MENDINT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_MORUN</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDDA">Register:MPHI_C1INDDA (0x7e006008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C1INDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDDB">Register:MPHI_C1INDDB (0x7e00600c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_MENDINT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_MORUN</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDS">Register:MPHI_C0INDS (0x7e006010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C0INDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td>0x001fffff</td>
    <td>0xffe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td>0x1fe00000</td>
    <td>0xe01fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_DISCARD</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDS">Register:MPHI_C1INDS (0x7e006014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C1INDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td>0x001fffff</td>
    <td>0xffe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td>0x1fe00000</td>
    <td>0xe01fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_C1INDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDS_DISCARD</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDCF">Register:MPHI_C0INDCF (0x7e006018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_ORUN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_LENERR</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_EMPTY</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDCF">Register:MPHI_C1INDCF (0x7e00601c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_ORUN</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_LENERR</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_EMPTY</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C0INDFS">Register:MPHI_C0INDFS (0x7e006020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C0INDFS_DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDFS_CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_C1INDFS">Register:MPHI_C1INDFS (0x7e006024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C1INDFS_DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDFS_CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDDA">Register:MPHI_OUTDDA (0x7e006028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_OUTDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDDB">Register:MPHI_OUTDDB (0x7e00602c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_CHANNEL</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDS">Register:MPHI_OUTDS (0x7e006030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_OUTDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td>0x001fffff</td>
    <td>0xffe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td>0x1fe00000</td>
    <td>0xe01fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_OUTDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_OUTDFS">Register:MPHI_OUTDFS (0x7e006034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_OUTDFS_DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_MINFS">Register:MPHI_MINFS (0x7e006038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_MINFS_LEVEL</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_WPTR</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_RPTR</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>30</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_OFLOW</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_MOUTFS">Register:MPHI_MOUTFS (0x7e00603c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_LEVEL</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_WPTR</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_RPTR</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>30</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_UFLOW</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_AXIPRIV">Register:MPHI_AXIPRIV (0x7e006040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV_TXPROT</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV_RXPROT</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV_HSPECEN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_RXAXICFG">Register:MPHI_RXAXICFG (0x7e006044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_RXAXICFG_RXNPRIO</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_RXAXICFG_RXPPRIO</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_RXAXICFG_INTHRESH</td>
    <td>8</td>
    <td>16</td>
    <td>0x0001ff00</td>
    <td>0xfffe00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_TXAXICFG">Register:MPHI_TXAXICFG (0x7e006048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG_TXNPRIO</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG_TXPPRIO</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG_INTHRESH</td>
    <td>8</td>
    <td>16</td>
    <td>0x0001ff00</td>
    <td>0xfffe00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_CTRL">Register:MPHI_CTRL (0x7e00604c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_CTRL_HATVAL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_DIRECT</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_INVERT</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_EIGHTBIT</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_REQ_SOFT_RST</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_SOFT_RST_DNE</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>18</td>
    <td>26</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_STBY</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>28</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_INTSTAT">Register:MPHI_INTSTAT (0x7e006050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX0MEND</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX0TEND</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX1MEND</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX1TEND</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_TXEND</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX0DISC</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>21</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX1DISC</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>25</td>
    <td>26</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_HSDCFOFLW</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_OMFUFLW</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_IMFOFLW</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_HSDISC</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_HSTEND</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_INTCTRL">Register:MPHI_INTCTRL (0x7e006058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_RX0DISC</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_RX1DISC</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_IMFOFLW</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_OMFUFLW</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_HSDISC</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_HSDCOFLW</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDCF">Register:MPHI_HSINDCF (0x7e00605c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_LENERR</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_EMPTY</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDS">Register:MPHI_HSINDS (0x7e006060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_HSINDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td>0x001fffff</td>
    <td>0xffe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td>0x1fe00000</td>
    <td>0xe01fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_DISCARD</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDDA">Register:MPHI_HSINDDA (0x7e006064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_HSINDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDDB">Register:MPHI_HSINDDB (0x7e006068)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_HSINDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td>0x0ff00000</td>
    <td>0xf00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>28</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_HSINDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MPHI_HSINDFS">Register:MPHI_HSINDFS (0x7e00606c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_HSINDFS_DFIFOLVL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>MPHI_HSINDFS_CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="MS">MS</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e000000</td></tr>
  <tr><th>id</th><td>0x4d554c54</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_0">MS_SEMA_0</a></td>
    <td>0x7e000000</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_1">MS_SEMA_1</a></td>
    <td>0x7e000004</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_2">MS_SEMA_2</a></td>
    <td>0x7e000008</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_3">MS_SEMA_3</a></td>
    <td>0x7e00000c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_4">MS_SEMA_4</a></td>
    <td>0x7e000010</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_5">MS_SEMA_5</a></td>
    <td>0x7e000014</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_6">MS_SEMA_6</a></td>
    <td>0x7e000018</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_7">MS_SEMA_7</a></td>
    <td>0x7e00001c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_8">MS_SEMA_8</a></td>
    <td>0x7e000020</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_9">MS_SEMA_9</a></td>
    <td>0x7e000024</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_10">MS_SEMA_10</a></td>
    <td>0x7e000028</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_11">MS_SEMA_11</a></td>
    <td>0x7e00002c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_12">MS_SEMA_12</a></td>
    <td>0x7e000030</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_13">MS_SEMA_13</a></td>
    <td>0x7e000034</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_14">MS_SEMA_14</a></td>
    <td>0x7e000038</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_15">MS_SEMA_15</a></td>
    <td>0x7e00003c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_16">MS_SEMA_16</a></td>
    <td>0x7e000040</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_17">MS_SEMA_17</a></td>
    <td>0x7e000044</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_18">MS_SEMA_18</a></td>
    <td>0x7e000048</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_19">MS_SEMA_19</a></td>
    <td>0x7e00004c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_20">MS_SEMA_20</a></td>
    <td>0x7e000050</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_21">MS_SEMA_21</a></td>
    <td>0x7e000054</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_22">MS_SEMA_22</a></td>
    <td>0x7e000058</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_23">MS_SEMA_23</a></td>
    <td>0x7e00005c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_24">MS_SEMA_24</a></td>
    <td>0x7e000060</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_25">MS_SEMA_25</a></td>
    <td>0x7e000064</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_26">MS_SEMA_26</a></td>
    <td>0x7e000068</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_27">MS_SEMA_27</a></td>
    <td>0x7e00006c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_28">MS_SEMA_28</a></td>
    <td>0x7e000070</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_29">MS_SEMA_29</a></td>
    <td>0x7e000074</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_30">MS_SEMA_30</a></td>
    <td>0x7e000078</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_31">MS_SEMA_31</a></td>
    <td>0x7e00007c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_STATUS">MS_STATUS</a></td>
    <td>0x7e000080</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_IREQ_0">MS_IREQ_0</a></td>
    <td>0x7e000084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_IREQ_1">MS_IREQ_1</a></td>
    <td>0x7e000088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_ICSET_0">MS_ICSET_0</a></td>
    <td>0x7e000090</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_ICSET_1">MS_ICSET_1</a></td>
    <td>0x7e000094</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_ICCLR_0">MS_ICCLR_0</a></td>
    <td>0x7e000098</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_ICCLR_1">MS_ICCLR_1</a></td>
    <td>0x7e00009c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_0">MS_MBOX_0</a></td>
    <td>0x7e0000a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_1">MS_MBOX_1</a></td>
    <td>0x7e0000a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_2">MS_MBOX_2</a></td>
    <td>0x7e0000a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_3">MS_MBOX_3</a></td>
    <td>0x7e0000ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_4">MS_MBOX_4</a></td>
    <td>0x7e0000b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_5">MS_MBOX_5</a></td>
    <td>0x7e0000b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_6">MS_MBOX_6</a></td>
    <td>0x7e0000b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_MBOX_7">MS_MBOX_7</a></td>
    <td>0x7e0000bc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#MS_VPUSEMA_0">MS_VPUSEMA_0</a></td>
    <td>0x7e0000c0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MS_VPUSEMA_1">MS_VPUSEMA_1</a></td>
    <td>0x7e0000c4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MS_VPU_STAT">MS_VPU_STAT</a></td>
    <td>0x7e0000c8</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ff00ff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>MS_DMA</td>
    <td>0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_0">Register:MS_SEMA_0 (0x7e000000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_0_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_1">Register:MS_SEMA_1 (0x7e000004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_1_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_2">Register:MS_SEMA_2 (0x7e000008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_2_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_3">Register:MS_SEMA_3 (0x7e00000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_3_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_4">Register:MS_SEMA_4 (0x7e000010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_4_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_5">Register:MS_SEMA_5 (0x7e000014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_5_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_6">Register:MS_SEMA_6 (0x7e000018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_6_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_7">Register:MS_SEMA_7 (0x7e00001c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_7_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_8">Register:MS_SEMA_8 (0x7e000020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_8_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_9">Register:MS_SEMA_9 (0x7e000024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_9_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_10">Register:MS_SEMA_10 (0x7e000028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_10_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_11">Register:MS_SEMA_11 (0x7e00002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_11_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_12">Register:MS_SEMA_12 (0x7e000030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_12_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_13">Register:MS_SEMA_13 (0x7e000034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_13_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_14">Register:MS_SEMA_14 (0x7e000038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_14_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_15">Register:MS_SEMA_15 (0x7e00003c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_15_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_16">Register:MS_SEMA_16 (0x7e000040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_16_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_17">Register:MS_SEMA_17 (0x7e000044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_17_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_18">Register:MS_SEMA_18 (0x7e000048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_18_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_19">Register:MS_SEMA_19 (0x7e00004c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_19_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_20">Register:MS_SEMA_20 (0x7e000050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_20_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_21">Register:MS_SEMA_21 (0x7e000054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_21_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_22">Register:MS_SEMA_22 (0x7e000058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_22_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_23">Register:MS_SEMA_23 (0x7e00005c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_23_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_24">Register:MS_SEMA_24 (0x7e000060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_24_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_25">Register:MS_SEMA_25 (0x7e000064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_25_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_26">Register:MS_SEMA_26 (0x7e000068)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_26_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_27">Register:MS_SEMA_27 (0x7e00006c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_27_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_28">Register:MS_SEMA_28 (0x7e000070)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_28_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_29">Register:MS_SEMA_29 (0x7e000074)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_29_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_30">Register:MS_SEMA_30 (0x7e000078)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_30_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_SEMA_31">Register:MS_SEMA_31 (0x7e00007c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_31_MASK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_STATUS">Register:MS_STATUS (0x7e000080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_STATUS_STATUS</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_IREQ_0">Register:MS_IREQ_0 (0x7e000084)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_IREQ_0_IREQ_0</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_IREQ_1">Register:MS_IREQ_1 (0x7e000088)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_IREQ_1_IREQ_1</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_ICSET_0">Register:MS_ICSET_0 (0x7e000090)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_ICSET_0_ICSET_0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_ICSET_1">Register:MS_ICSET_1 (0x7e000094)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_ICSET_1_ICSET_1</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_ICCLR_0">Register:MS_ICCLR_0 (0x7e000098)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_ICCLR_0_ICCLR_0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_ICCLR_1">Register:MS_ICCLR_1 (0x7e00009c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_ICCLR_1_ICCLR_1</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_0">Register:MS_MBOX_0 (0x7e0000a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_0_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_1">Register:MS_MBOX_1 (0x7e0000a4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_1_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_2">Register:MS_MBOX_2 (0x7e0000a8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_2_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_3">Register:MS_MBOX_3 (0x7e0000ac)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_3_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_4">Register:MS_MBOX_4 (0x7e0000b0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_4_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_5">Register:MS_MBOX_5 (0x7e0000b4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_5_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_6">Register:MS_MBOX_6 (0x7e0000b8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_6_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_MBOX_7">Register:MS_MBOX_7 (0x7e0000bc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_MBOX_7_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="MS_VPUSEMA_0">Register:MS_VPUSEMA_0 (0x7e0000c0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_VPUSEMA_0_VPUSEMA_0</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
</table>
<h2><a name="MS_VPUSEMA_1">Register:MS_VPUSEMA_1 (0x7e0000c4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_VPUSEMA_1_VPUSEMA_1</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
</table>
<h2><a name="MS_VPU_STAT">Register:MS_VPU_STAT (0x7e0000c8)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_VPU_STAT_VPU_STAT</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="NU">NU</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e008000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>NU_HOSTIO_OF</td>
    <td>0x7e008000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="OTP">OTP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>One Time programmable</td></tr>
  <tr><th>base</th><td>0x7e20f000</td></tr>
  <tr><th>id</th><td>0x206f7470</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>OTP_BOOTMODE_REG</td>
    <td>0x7e20f000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_CONFIG_REG</td>
    <td>0x7e20f004</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_CTRL_LO_REG</td>
    <td>0x7e20f008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_CTRL_HI_REG</td>
    <td>0x7e20f00c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_STATUS_REG</td>
    <td>0x7e20f010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_BITSEL_REG</td>
    <td>0x7e20f014</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_DATA_REG</td>
    <td>0x7e20f018</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_ADDR_REG</td>
    <td>0x7e20f01c</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_WRITE_DATA_READ_REG</td>
    <td>0x7e20f020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_INIT_STATUS_REG</td>
    <td>0x7e20f024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>OTP_ARM_DISABLE_BIT</td>
    <td>24</td>
  </tr>
  <tr>
    <td>OTP_ARM_DISABLE_REDUNDANT_BIT</td>
    <td>25</td>
  </tr>
  <tr>
    <td>OTP_BASE_ADDRESS</td>
    <td>0x7e20f000</td>
  </tr>
  <tr>
    <td>OTP_BOOT_EXTRAS_ROW</td>
    <td>67</td>
  </tr>
  <tr>
    <td>OTP_BOOT_EXTRAS_ROW_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_BOOT_ROM_ROW</td>
    <td>17</td>
  </tr>
  <tr>
    <td>OTP_BOOT_ROM_ROW_REDUNDANT</td>
    <td>18</td>
  </tr>
  <tr>
    <td>OTP_BOOT_ROM_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_BOOT_SIGNING_KEY_ROW</td>
    <td>19</td>
  </tr>
  <tr>
    <td>OTP_BOOT_SIGNING_KEY_ROW_REDUNDANT</td>
    <td>23</td>
  </tr>
  <tr>
    <td>OTP_BOOT_SIGNING_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_BOOT_SIGNING_PARITY_ROW</td>
    <td>27</td>
  </tr>
  <tr>
    <td>OTP_BOOT_SIGNING_PARITY_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_BYTES_PER_ROW</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_FLAG_ROW</td>
    <td>64</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_FLAG_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_KEY_ROW</td>
    <td>28</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_KEY_ROW_REDUNDANT</td>
    <td>32</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_PARITY_ROW</td>
    <td>36</td>
  </tr>
  <tr>
    <td>OTP_CODE_SIGNING_PARITY_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_CONTROL_ROW</td>
    <td>16</td>
  </tr>
  <tr>
    <td>OTP_CONTROL_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_DECRYPTION_ENABLE_FOR_DEBUG</td>
    <td>22</td>
  </tr>
  <tr>
    <td>OTP_HDCP_AES_KEY_ROW</td>
    <td>37</td>
  </tr>
  <tr>
    <td>OTP_HDCP_AES_KEY_ROW_REDUNDANT</td>
    <td>41</td>
  </tr>
  <tr>
    <td>OTP_HDCP_AES_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_HDCP_AES_PARITY_ROW</td>
    <td>45</td>
  </tr>
  <tr>
    <td>OTP_HDCP_AES_PARITY_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_JTAG_DEBUG_KEY_PARITY_START_BIT</td>
    <td>0</td>
  </tr>
  <tr>
    <td>OTP_JTAG_DEBUG_KEY_ROW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>OTP_JTAG_DEBUG_KEY_ROW_REDUNDANT</td>
    <td>68</td>
  </tr>
  <tr>
    <td>OTP_JTAG_DEBUG_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_JTAG_DISABLE_BIT</td>
    <td>16</td>
  </tr>
  <tr>
    <td>OTP_JTAG_DISABLE_REDUNDANT_BIT</td>
    <td>17</td>
  </tr>
  <tr>
    <td>OTP_JTAG_PARITY_MASK</td>
    <td>0xFF</td>
  </tr>
  <tr>
    <td>OTP_JTAG_VPU_PARITY_REDUNDANT</td>
    <td>76</td>
  </tr>
  <tr>
    <td>OTP_MACROVISION_REDUNDANT_START_BIT</td>
    <td>20</td>
  </tr>
  <tr>
    <td>OTP_MACROVISION_START_BIT</td>
    <td>18</td>
  </tr>
  <tr>
    <td>OTP_MAX_ROW</td>
    <td>65</td>
  </tr>
  <tr>
    <td>OTP_MIN_ROW</td>
    <td>8</td>
  </tr>
  <tr>
    <td>OTP_PRIVATE_KEY_ROW</td>
    <td>55</td>
  </tr>
  <tr>
    <td>OTP_PRIVATE_KEY_ROW_REDUNDANT</td>
    <td>59</td>
  </tr>
  <tr>
    <td>OTP_PRIVATE_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_PRIVATE_PARITY_ROW</td>
    <td>63</td>
  </tr>
  <tr>
    <td>OTP_PRIVATE_PARITY_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_PUBLIC_KEY_ROW</td>
    <td>46</td>
  </tr>
  <tr>
    <td>OTP_PUBLIC_KEY_ROW_REDUNDANT</td>
    <td>50</td>
  </tr>
  <tr>
    <td>OTP_PUBLIC_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_PUBLIC_PARITY_ROW</td>
    <td>54</td>
  </tr>
  <tr>
    <td>OTP_PUBLIC_PARITY_SIZE_IN_ROWS</td>
    <td>1</td>
  </tr>
  <tr>
    <td>OTP_SUSPEND_SECURE_RAM_KEY</td>
    <td>65</td>
  </tr>
  <tr>
    <td>OTP_SUSPEND_SECURE_RAM_KEY_SIZE_IN_ROWS</td>
    <td>2</td>
  </tr>
  <tr>
    <td>OTP_VPU_CACHE_KEY_PARITY_START_BIT</td>
    <td>8</td>
  </tr>
  <tr>
    <td>OTP_VPU_CACHE_KEY_ROW</td>
    <td>12</td>
  </tr>
  <tr>
    <td>OTP_VPU_CACHE_KEY_ROW_REDUNDANT</td>
    <td>72</td>
  </tr>
  <tr>
    <td>OTP_VPU_CACHE_KEY_SIZE_IN_ROWS</td>
    <td>4</td>
  </tr>
  <tr>
    <td>OTP_VPU_CACHE_PARITY_MASK</td>
    <td>0xFF</td>
  </tr>
</table>
<hr/>
<h1><a name="PCM">PCM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e203000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#PCM_CS_A">PCM_CS_A</a></td>
    <td>0x7e203000</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffe3ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>PCM_FIFO_A</td>
    <td>0x7e203004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#PCM_MODE_A">PCM_MODE_A</a></td>
    <td>0x7e203008</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PCM_RXC_A">PCM_RXC_A</a></td>
    <td>0x7e20300c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PCM_TXC_A">PCM_TXC_A</a></td>
    <td>0x7e203010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PCM_DREQ_A">PCM_DREQ_A</a></td>
    <td>0x7e203014</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7f7f7f7f</td>
    <td>0x10303020</td>
  </tr>
  <tr>
    <td><a href="#PCM_INTEN_A">PCM_INTEN_A</a></td>
    <td>0x7e203018</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PCM_INTSTC_A">PCM_INTSTC_A</a></td>
    <td>0x7e20301c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PCM_GRAY">PCM_GRAY</a></td>
    <td>0x7e203020</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003ffff7</td>
    <td>0000000000</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>PCM_CH1EN</td>
    <td>0x40000000</td>
  </tr>
  <tr>
    <td>PCM_CH1POS_LSB</td>
    <td>20</td>
  </tr>
  <tr>
    <td>PCM_CH1WEX</td>
    <td>0x80000000</td>
  </tr>
  <tr>
    <td>PCM_CH1WID_LSB</td>
    <td>16</td>
  </tr>
  <tr>
    <td>PCM_CH2EN</td>
    <td>0x4000</td>
  </tr>
  <tr>
    <td>PCM_CH2POS_LSB</td>
    <td>4</td>
  </tr>
  <tr>
    <td>PCM_CH2WEX</td>
    <td>0x8000</td>
  </tr>
  <tr>
    <td>PCM_CH2WID_LSB</td>
    <td>0</td>
  </tr>
  <tr>
    <td>PCM_FIFO_DEPTH</td>
    <td>64</td>
  </tr>
  <tr>
    <td>PCM_POS1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PCM_POS2(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PCM_RX_DMA</td>
    <td>0x30000</td>
  </tr>
  <tr>
    <td>PCM_TX_DMA</td>
    <td>0x20000</td>
  </tr>
  <tr>
    <td>PCM_WID1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PCM_WID2(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PCM_WIDTH1(x)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>PCM_WIDTH2(x)</td>
    <td>MACRO</td>
  </tr>
</table>
<h2><a name="PCM_CS_A">Register:PCM_CS_A (0x7e203000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_CS_A_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXON</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXON</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXCLR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXCLR</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXTHR</td>
    <td>5</td>
    <td>6</td>
    <td>0x00000060</td>
    <td>0xffffff9f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXTHR</td>
    <td>7</td>
    <td>8</td>
    <td>0x00000180</td>
    <td>0xfffffe7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_DMAEN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>12</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXSYNC</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXSYNC</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXERR</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXERR</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXW</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXR</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXD</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXD</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXE</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXF</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXSEX</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_SYNC</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_CS_A_STBY</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PCM_MODE_A">Register:PCM_MODE_A (0x7e203008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_MODE_A_FSLEN</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FLEN</td>
    <td>10</td>
    <td>19</td>
    <td>0x000ffc00</td>
    <td>0xfff003ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FSI</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FSM</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_CLKI</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_CLKM</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FTXP</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FRXP</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_PDME</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_PDMN</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_MODE_A_CLK_DIS</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PCM_RXC_A">Register:PCM_RXC_A (0x7e20300c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2WID</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2POS</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2EN</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2WEX</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1WID</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1POS</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1WEX</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PCM_TXC_A">Register:PCM_TXC_A (0x7e203010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2WID</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2POS</td>
    <td>4</td>
    <td>13</td>
    <td>0x00003ff0</td>
    <td>0xffffc00f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2EN</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2WEX</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1WID</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1POS</td>
    <td>20</td>
    <td>29</td>
    <td>0x3ff00000</td>
    <td>0xc00fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1EN</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1WEX</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PCM_DREQ_A">Register:PCM_DREQ_A (0x7e203014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_DREQ_A_RX</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0x20</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_TX</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x30</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_RX_PANIC</td>
    <td>16</td>
    <td>22</td>
    <td>0x007f0000</td>
    <td>0xff80ffff</td>
    <td>0x30</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>23</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_TX_PANIC</td>
    <td>24</td>
    <td>30</td>
    <td>0x7f000000</td>
    <td>0x80ffffff</td>
    <td>0x10</td>
  </tr>
</table>
<h2><a name="PCM_INTEN_A">Register:PCM_INTEN_A (0x7e203018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_INTEN_A_TXW</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_RXR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_TXERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_RXERR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PCM_INTSTC_A">Register:PCM_INTSTC_A (0x7e20301c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_TXW</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_RXR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_TXERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_RXERR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PCM_GRAY">Register:PCM_GRAY (0x7e203020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_GRAY_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_GRAY_CLR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_GRAY_FLUSH</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PCM_GRAY_RXLEVEL</td>
    <td>4</td>
    <td>9</td>
    <td>0x000003f0</td>
    <td>0xfffffc0f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_GRAY_FLUSHED</td>
    <td>10</td>
    <td>15</td>
    <td>0x0000fc00</td>
    <td>0xffff03ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PCM_GRAY_RXFIFOLEVEL</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="PIARBCTL">PIARBCTL</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e80a000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#PIARBCTL_CAM">PIARBCTL_CAM</a></td>
    <td>0x7e80a000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="PIARBCTL_CAM">Register:PIARBCTL_CAM (0x7e80a000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="PIXELVALVE0">PIXELVALVE0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e206000</td></tr>
  <tr><th>id</th><td>0x70697876</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PIXELVALVE0_C</td>
    <td>0x7e206000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VC</td>
    <td>0x7e206004</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VSYNCD_EVEN</td>
    <td>0x7e206008</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_HORZA</td>
    <td>0x7e20600c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_HORZB</td>
    <td>0x7e206010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTA</td>
    <td>0x7e206014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTB</td>
    <td>0x7e206018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTA_EVEN</td>
    <td>0x7e20601c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTB_EVEN</td>
    <td>0x7e206020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_INTEN</td>
    <td>0x7e206024</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_INTSTAT</td>
    <td>0x7e206028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_STAT</td>
    <td>0x7e20602c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_DSI_HACT_ACT</td>
    <td>0x7e206030</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PIXELVALVE1">PIXELVALVE1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e207000</td></tr>
  <tr><th>id</th><td>0x70697876</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PIXELVALVE1_C</td>
    <td>0x7e207000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VC</td>
    <td>0x7e207004</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VSYNCD_EVEN</td>
    <td>0x7e207008</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_HORZA</td>
    <td>0x7e20700c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_HORZB</td>
    <td>0x7e207010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTA</td>
    <td>0x7e207014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTB</td>
    <td>0x7e207018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTA_EVEN</td>
    <td>0x7e20701c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTB_EVEN</td>
    <td>0x7e207020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_INTEN</td>
    <td>0x7e207024</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_INTSTAT</td>
    <td>0x7e207028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_STAT</td>
    <td>0x7e20702c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_DSI_HACT_ACT</td>
    <td>0x7e207030</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PIXELVALVE2">PIXELVALVE2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e807000</td></tr>
  <tr><th>id</th><td>0x70697876</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PIXELVALVE2_C</td>
    <td>0x7e807000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VC</td>
    <td>0x7e807004</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VSYNCD_EVEN</td>
    <td>0x7e807008</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_HORZA</td>
    <td>0x7e80700c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_HORZB</td>
    <td>0x7e807010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTA</td>
    <td>0x7e807014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTB</td>
    <td>0x7e807018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTA_EVEN</td>
    <td>0x7e80701c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTB_EVEN</td>
    <td>0x7e807020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_INTEN</td>
    <td>0x7e807024</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_INTSTAT</td>
    <td>0x7e807028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_STAT</td>
    <td>0x7e80702c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_DSI_HACT_ACT</td>
    <td>0x7e807030</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PM">PM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>Power manager</td></tr>
  <tr><th>base</th><td>0x7e100000</td></tr>
  <tr><th>id</th><td>0x0000706d</td></tr>
  <tr><th>password</th><td>0x5a000000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#PM_GNRIC">PM_GNRIC</a></td>
    <td>0x7e100000</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f1fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_AUDIO">PM_AUDIO</a></td>
    <td>0x7e100004</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x003000ff</td>
  </tr>
  <tr>
    <td>PM_STATUS</td>
    <td>0x7e100018</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_RSTC">PM_RSTC</a></td>
    <td>0x7e10001c</td>
    <td>RW</td>
    <td>22</td>
    <td>0x00333333</td>
    <td>0x00000102</td>
  </tr>
  <tr>
    <td><a href="#PM_RSTS">PM_RSTS</a></td>
    <td>0x7e100020</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001777</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#PM_WDOG">PM_WDOG</a></td>
    <td>0x7e100024</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS0">PM_PADS0</a></td>
    <td>0x7e100028</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS2">PM_PADS2</a></td>
    <td>0x7e10002c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS3">PM_PADS3</a></td>
    <td>0x7e100030</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS4">PM_PADS4</a></td>
    <td>0x7e100034</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS5">PM_PADS5</a></td>
    <td>0x7e100038</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0x0000001b</td>
  </tr>
  <tr>
    <td><a href="#PM_PADS6">PM_PADS6</a></td>
    <td>0x7e10003c</td>
    <td>RW</td>
    <td>9</td>
    <td>0x00000123</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_CAM0">PM_CAM0</a></td>
    <td>0x7e100044</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_CAM1">PM_CAM1</a></td>
    <td>0x7e100048</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_CCP2TX">PM_CCP2TX</a></td>
    <td>0x7e10004c</td>
    <td>RW</td>
    <td>19</td>
    <td>0x0007ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_DSI0">PM_DSI0</a></td>
    <td>0x7e100050</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_DSI1">PM_DSI1</a></td>
    <td>0x7e100054</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_HDMI">PM_HDMI</a></td>
    <td>0x7e100058</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0x00080002</td>
  </tr>
  <tr>
    <td><a href="#PM_USB">PM_USB</a></td>
    <td>0x7e10005c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_PXLDO">PM_PXLDO</a></td>
    <td>0x7e100060</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_PXBG">PM_PXBG</a></td>
    <td>0x7e100064</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_DFT">PM_DFT</a></td>
    <td>0x7e100068</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_SMPS">PM_SMPS</a></td>
    <td>0x7e10006c</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_XOSC">PM_XOSC</a></td>
    <td>0x7e100070</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_SPAREW">PM_SPAREW</a></td>
    <td>0x7e100074</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_SPARER">PM_SPARER</a></td>
    <td>0x7e100078</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_RSTDR">PM_AVS_RSTDR</a></td>
    <td>0x7e10007c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_STAT">PM_AVS_STAT</a></td>
    <td>0x7e100080</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_EVENT">PM_AVS_EVENT</a></td>
    <td>0x7e100084</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_AVS_INTEN">PM_AVS_INTEN</a></td>
    <td>0x7e100088</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PM_DUMMY">PM_DUMMY</a></td>
    <td>0x7e1000fc</td>
    <td>RO</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0x00000001</td>
  </tr>
  <tr>
    <td><a href="#PM_IMAGE">PM_IMAGE</a></td>
    <td>0x7e100108</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f11ff</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#PM_GRAFX">PM_GRAFX</a></td>
    <td>0x7e10010c</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f107f</td>
    <td>0x00001000</td>
  </tr>
  <tr>
    <td><a href="#PM_PROC">PM_PROC</a></td>
    <td>0x7e100110</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f107f</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="PM_GNRIC">Register:PM_GNRIC (0x7e100000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_GNRIC_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_RSTN</td>
    <td>6</td>
    <td>11</td>
    <td>0x00000fc0</td>
    <td>0xfffff03f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GNRIC_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_GNRIC_CFG</td>
    <td>16</td>
    <td>22</td>
    <td>0x007f0000</td>
    <td>0xff80ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_AUDIO">Register:PM_AUDIO (0x7e100004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_AUDIO_APSM</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0xff</td>
  </tr>
  <tr>
    <td>PM_AUDIO_CTRLEN</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_AUDIO_RSTN</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="PM_RSTC">Register:PM_RSTC (0x7e10001c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_RSTC_DRCFG</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTC_WRCFG</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTC_SRCFG</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTC_QRCFG</td>
    <td>12</td>
    <td>13</td>
    <td>0x00003000</td>
    <td>0xffffcfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTC_FRCFG</td>
    <td>16</td>
    <td>17</td>
    <td>0x00030000</td>
    <td>0xfffcffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>18</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTC_HRCFG</td>
    <td>20</td>
    <td>21</td>
    <td>0x00300000</td>
    <td>0xffcfffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_RSTS">Register:PM_RSTS (0x7e100020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_RSTS_HADDRQ</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADDRF</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADDRH</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADWRQ</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADWRF</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADWRH</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADSRQ</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADSRF</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADSRH</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_RSTS_HADPOR</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="PM_WDOG">Register:PM_WDOG (0x7e100024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_WDOG_TIME</td>
    <td>0</td>
    <td>19</td>
    <td>0x000fffff</td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PADS0">Register:PM_PADS0 (0x7e100028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PADS0_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>PM_PADS0_HYST</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS0_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS0_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PADS2">Register:PM_PADS2 (0x7e10002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PADS2_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>PM_PADS2_HYST</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS2_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS2_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PADS3">Register:PM_PADS3 (0x7e100030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PADS3_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>PM_PADS3_HYST</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS3_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS3_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PADS4">Register:PM_PADS4 (0x7e100034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PADS4_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>PM_PADS4_HYST</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS4_SPARE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS4_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PADS5">Register:PM_PADS5 (0x7e100038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PADS5_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>PM_PADS5_HYST</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS5_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_PADS5_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PADS5_I2CMODE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PADS6">Register:PM_PADS6 (0x7e10003c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PADS6_DRIVE</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_PADS6_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_PADS6_PD</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_CAM0">Register:PM_CAM0 (0x7e100044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_CAM0_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CAM0_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CAM0_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CAM0_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td>0x001ffff8</td>
    <td>0xffe00007</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_CAM1">Register:PM_CAM1 (0x7e100048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_CAM1_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CAM1_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CAM1_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CAM1_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td>0x001ffff8</td>
    <td>0xffe00007</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_CCP2TX">Register:PM_CCP2TX (0x7e10004c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_CCP2TX_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CCP2TX_LDOEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_CCP2TX_LDOCTRL</td>
    <td>2</td>
    <td>18</td>
    <td>0x0007fffc</td>
    <td>0xfff80003</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_DSI0">Register:PM_DSI0 (0x7e100050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_DSI0_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DSI0_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DSI0_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DSI0_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td>0x001ffff8</td>
    <td>0xffe00007</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_DSI1">Register:PM_DSI1 (0x7e100054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_DSI1_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DSI1_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DSI1_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DSI1_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td>0x001ffff8</td>
    <td>0xffe00007</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_HDMI">Register:PM_HDMI (0x7e100058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_HDMI_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_HDMI_LDOPD</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>PM_HDMI_LDOCTRL</td>
    <td>2</td>
    <td>18</td>
    <td>0x0007fffc</td>
    <td>0xfff80003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_HDMI_RSTDR</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="PM_USB">Register:PM_USB (0x7e10005c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_USB_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PXLDO">Register:PM_PXLDO (0x7e100060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PXLDO_CTRL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PXLDO_RSTOSCDR</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PXLDO_RSTPLLDR</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PXBG">Register:PM_PXBG (0x7e100064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PXBG_CTRL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_DFT">Register:PM_DFT (0x7e100068)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_DFT_ALLOWAUDIOCKSTOP</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_DFT_STOPALLCLOCKS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_SMPS">Register:PM_SMPS (0x7e10006c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_SMPS_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_SMPS_RSTDR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_SMPS_UPEN</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_XOSC">Register:PM_XOSC (0x7e100070)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_XOSC_USESEC</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_SPAREW">Register:PM_SPAREW (0x7e100074)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_SPAREW_SPARE</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_SPARER">Register:PM_SPARER (0x7e100078)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_SPARER_SPARE</td>
    <td>0</td>
    <td>23</td>
    <td>0x00ffffff</td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_AVS_RSTDR">Register:PM_AVS_RSTDR (0x7e10007c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_ROSC</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_AVS_STAT">Register:PM_AVS_STAT (0x7e100080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_AVS_EVENT">Register:PM_AVS_EVENT (0x7e100084)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_AVS_INTEN">Register:PM_AVS_INTEN (0x7e100088)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_DUMMY">Register:PM_DUMMY (0x7e1000fc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_DUMMY_ONE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="PM_IMAGE">Register:PM_IMAGE (0x7e100108)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_IMAGE_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_PERIRSTN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_H264RSTN</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_IMAGE_ISPRSTN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_IMAGE_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_IMAGE_CFG</td>
    <td>16</td>
    <td>22</td>
    <td>0x007f0000</td>
    <td>0xff80ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_GRAFX">Register:PM_GRAFX (0x7e10010c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_GRAFX_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GRAFX_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GRAFX_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GRAFX_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GRAFX_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GRAFX_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_GRAFX_V3DRSTN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_GRAFX_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_GRAFX_CFG</td>
    <td>16</td>
    <td>22</td>
    <td>0x007f0000</td>
    <td>0xff80ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PM_PROC">Register:PM_PROC (0x7e100110)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_PROC_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PROC_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PROC_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PROC_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PROC_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PROC_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PM_PROC_ARMRSTN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_PROC_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PM_PROC_CFG</td>
    <td>16</td>
    <td>22</td>
    <td>0x007f0000</td>
    <td>0xff80ffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="PRM">PRM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20d000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PRM_CS</td>
    <td>0x7e20d000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PRM_CV</td>
    <td>0x7e20d004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PRM_SCC</td>
    <td>0x7e20d008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PWM">PWM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20c000</td></tr>
  <tr><th>id</th><td>0x70776d30</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#PWM_CTL">PWM_CTL</a></td>
    <td>0x7e20c000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfbfbfff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PWM_STA">PWM_STA</a></td>
    <td>0x7e20c004</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#PWM_DMAC">PWM_DMAC</a></td>
    <td>0x7e20c008</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ffff</td>
    <td>0x00000707</td>
  </tr>
  <tr>
    <td>PWM_RNG1</td>
    <td>0x7e20c010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>PWM_DAT1</td>
    <td>0x7e20c014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>PWM_FIF1</td>
    <td>0x7e20c018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>PWM_RNG2</td>
    <td>0x7e20c020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>PWM_DAT2</td>
    <td>0x7e20c024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>PWM_RNG3</td>
    <td>0x7e20c030</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>PWM_DAT3</td>
    <td>0x7e20c034</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>PWM_RNG4</td>
    <td>0x7e20c040</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0x00000020</td>
  </tr>
  <tr>
    <td>PWM_DAT4</td>
    <td>0x7e20c044</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>PWM_BASE_ADDRESS</td>
    <td>0x7e20c000</td>
  </tr>
  <tr>
    <td>PWM_DMA</td>
    <td>0x50000</td>
  </tr>
</table>
<h2><a name="PWM_CTL">Register:PWM_CTL (0x7e20c000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN1</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE1</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL1</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT1</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA1</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF1</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_CLRF1</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN1</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN2</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE2</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL2</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT2</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA2</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF2</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>14</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN2</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN3</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE3</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL3</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT3</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA3</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF3</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>22</td>
    <td>22</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN3</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN4</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE4</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL4</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT4</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA4</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF4</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>30</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN4</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PWM_STA">Register:PWM_STA (0x7e20c004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PWM_STA_FULL1</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_EMPT1</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_WERR1</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_RERR1</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO1</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO2</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO3</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO4</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_BERR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_STA1</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_STA2</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_STA3</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PWM_STA_STA4</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="PWM_DMAC">Register:PWM_DMAC (0x7e20c008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PWM_DMAC_DREQ</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x7</td>
  </tr>
  <tr>
    <td>PWM_DMAC_PANIC</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x7</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>16</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>PWM_DMAC_ENAB</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="RNG">RNG</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e104000</td></tr>
  <tr><th>id</th><td>0x20726e67</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>RNG_CTRL</td>
    <td>0x7e104000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_STATUS</td>
    <td>0x7e104004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_DATA</td>
    <td>0x7e104008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_FF_THRESHOLD</td>
    <td>0x7e10400c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_INT_MASK</td>
    <td>0x7e104010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="SCALER">SCALER</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e400000</td></tr>
  <tr><th>id</th><td>0x64647276</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPCTRL">SCALER_DISPCTRL</a></td>
    <td>0x7e400000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_INPUT_CONTROL</td>
    <td>0x7e400000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_IRQ_STATUS</td>
    <td>0x7e400004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPSTAT">SCALER_DISPSTAT</a></td>
    <td>0x7e400004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPID</td>
    <td>0x7e400008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x64647276</td>
  </tr>
  <tr>
    <td>SCALER_ID</td>
    <td>0x7e400008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_ALT_CONTROL</td>
    <td>0x7e40000c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPECTRL">SCALER_DISPECTRL</a></td>
    <td>0x7e40000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPPROF</td>
    <td>0x7e400010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_PROFILE</td>
    <td>0x7e400010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DITHER</td>
    <td>0x7e400014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPDITHER</td>
    <td>0x7e400014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPEOLN</td>
    <td>0x7e400018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLIST0</td>
    <td>0x7e400020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISP_LIST_0</td>
    <td>0x7e400020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLIST1</td>
    <td>0x7e400024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISP_LIST_1</td>
    <td>0x7e400024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISP_LIST_2</td>
    <td>0x7e400028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLIST2</td>
    <td>0x7e400028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLSTAT</td>
    <td>0x7e40002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISP_LIST_STATUS</td>
    <td>0x7e40002c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLACT0</td>
    <td>0x7e400030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLACT1</td>
    <td>0x7e400034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLACT2</td>
    <td>0x7e400038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL0</td>
    <td>0x7e400040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTL_0</td>
    <td>0x7e400040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND_0</td>
    <td>0x7e400044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND0</td>
    <td>0x7e400044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_0</td>
    <td>0x7e400048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT0</td>
    <td>0x7e400048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE0</td>
    <td>0x7e40004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTL_1</td>
    <td>0x7e400050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL1</td>
    <td>0x7e400050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND_1</td>
    <td>0x7e400054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND1</td>
    <td>0x7e400054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_1</td>
    <td>0x7e400058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT1</td>
    <td>0x7e400058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE_1</td>
    <td>0x7e40005c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE1</td>
    <td>0x7e40005c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL2</td>
    <td>0x7e400060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTL_2</td>
    <td>0x7e400060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND2</td>
    <td>0x7e400064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND_2</td>
    <td>0x7e400064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT2</td>
    <td>0x7e400068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_2</td>
    <td>0x7e400068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE2</td>
    <td>0x7e40006c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE_2</td>
    <td>0x7e40006c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPALPHA2</td>
    <td>0x7e400070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_GAM_ADDRESS</td>
    <td>0x7e400078</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPGAMADR</td>
    <td>0x7e400078</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDOFFS</td>
    <td>0x7e400080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDCOEF0</td>
    <td>0x7e400084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDCOEF1</td>
    <td>0x7e400088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDCOEF2</td>
    <td>0x7e40008c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSLAVE0</td>
    <td>0x7e4000c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSLAVE1</td>
    <td>0x7e4000c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSLAVE2</td>
    <td>0x7e4000d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPGAMDAT</td>
    <td>0x7e4000e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_GAM_DATA</td>
    <td>0x7e4000e0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SCALER_0_DMA</td>
    <td>0x150000</td>
  </tr>
  <tr>
    <td>SCALER_1_DMA</td>
    <td>0x160000</td>
  </tr>
  <tr>
    <td>SCALER_2_DMA</td>
    <td>0x170000</td>
  </tr>
  <tr>
    <td>SCALER_BASE_ADDRESS</td>
    <td>0x7e400000</td>
  </tr>
  <tr>
    <td>SCALER_COB_FIFO_SIZE</td>
    <td>(0x4000)</td>
  </tr>
  <tr>
    <td>SCALER_CONTEXT_MEMORY_START</td>
    <td>0x7e402000</td>
  </tr>
  <tr>
    <td>SCALER_CONTEXT_MEM_SIZE</td>
    <td>( 1024 * 16 )</td>
  </tr>
  <tr>
    <td>SCALER_LINE_BUFFER_MEM_SIZE</td>
    <td>( 1024 * 64 )</td>
  </tr>
</table>
<h2><a name="SCALER_DISPCTRL">Register:SCALER_DISPCTRL (0x7e400000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_IRQ_EN</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>8</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP1_IRQ_CTRL</td>
    <td>9</td>
    <td>10</td>
    <td>0x00000600</td>
    <td>0xfffff9ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP2_IRQ_CTRL</td>
    <td>11</td>
    <td>12</td>
    <td>0x00001800</td>
    <td>0xffffe7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_TILE_WID</td>
    <td>16</td>
    <td>17</td>
    <td>0x00030000</td>
    <td>0xfffcffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP3_MUX</td>
    <td>18</td>
    <td>19</td>
    <td>0x000c0000</td>
    <td>0xfff3ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>20</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP0_PANIC</td>
    <td>24</td>
    <td>25</td>
    <td>0x03000000</td>
    <td>0xfcffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP1_PANIC</td>
    <td>26</td>
    <td>27</td>
    <td>0x0c000000</td>
    <td>0xf3ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP2_PANIC</td>
    <td>28</td>
    <td>29</td>
    <td>0x30000000</td>
    <td>0xcfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_VSCL_DIS</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_HVS_EN</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="SCALER_DISPSTAT">Register:SCALER_DISPSTAT (0x7e400004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_PROF_IRQ</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP0_IRQ</td>
    <td>1</td>
    <td>31</td>
    <td>0xfffffffe</td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP1_IRQ</td>
    <td>2</td>
    <td>31</td>
    <td>0xfffffffc</td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP2_IRQ</td>
    <td>3</td>
    <td>31</td>
    <td>0xfffffff8</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_IRQ</td>
    <td>4</td>
    <td>31</td>
    <td>0xfffffff0</td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_WR_IRQ</td>
    <td>5</td>
    <td>31</td>
    <td>0xffffffe0</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_RD_IRQ</td>
    <td>6</td>
    <td>31</td>
    <td>0xffffffc0</td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_ERR_BIT2</td>
    <td>7</td>
    <td>31</td>
    <td>0xffffff80</td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP0_STATUS</td>
    <td>8</td>
    <td>13</td>
    <td>0x00003f00</td>
    <td>0xffffc0ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_ERR_BIT0</td>
    <td>14</td>
    <td>31</td>
    <td>0xffffc000</td>
    <td>0x00003fff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_ERR_BIT1</td>
    <td>15</td>
    <td>31</td>
    <td>0xffff8000</td>
    <td>0x00007fff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP1_STATUS</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>22</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP2_STATUS</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>14</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>0</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="SCALER_DISPECTRL">Register:SCALER_DISPECTRL (0x7e40000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_PANIC_CTRL</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_BUSY_STATUS</td>
    <td>8</td>
    <td>31</td>
    <td>0xffffff00</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_Y_BUSY</td>
    <td>9</td>
    <td>31</td>
    <td>0xfffffe00</td>
    <td>0x000001ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CB_BUSY</td>
    <td>10</td>
    <td>31</td>
    <td>0xfffffc00</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CR_BUSY</td>
    <td>11</td>
    <td>31</td>
    <td>0xfffff800</td>
    <td>0x000007ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_POSTED_STATUS</td>
    <td>12</td>
    <td>14</td>
    <td>0x00007000</td>
    <td>0xffff8fff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_POSTED_CTRL</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>22</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_GT8_BURST</td>
    <td>24</td>
    <td>31</td>
    <td>0xff000000</td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_TWOD_SINGLE</td>
    <td>25</td>
    <td>31</td>
    <td>0xfe000000</td>
    <td>0x01ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_PROF_TYPE</td>
    <td>26</td>
    <td>27</td>
    <td>0x0c000000</td>
    <td>0xf3ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_Y_NE_CTRL</td>
    <td>28</td>
    <td>31</td>
    <td>0xf0000000</td>
    <td>0x0fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CB_NE_CTRL</td>
    <td>29</td>
    <td>31</td>
    <td>0xe0000000</td>
    <td>0x1fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CR_NE_CTRL</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_SECURE_MODE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>25</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>24</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>9</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>8</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>10</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<hr/>
<h1><a name="SD">SD</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>description</th><td>SDRAM</td></tr>
  <tr><th>base</th><td>0x7ee00000</td></tr>
  <tr><th>id</th><td>0x5344434f</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#SD_CS">SD_CS</a></td>
    <td>0x7ee00000</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SA">SD_SA</a></td>
    <td>0x7ee00004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SB">SD_SB</a></td>
    <td>0x7ee00008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfff001ff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SC">SD_SC</a></td>
    <td>0x7ee0000c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7ff00f77</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_PT2">SD_PT2</a></td>
    <td>0x7ee00010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_PT1">SD_PT1</a></td>
    <td>0x7ee00014</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_IDL</td>
    <td>0x7ee00018</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_RTC</td>
    <td>0x7ee0001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_WTC</td>
    <td>0x7ee00020</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_RDC</td>
    <td>0x7ee00024</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_WDC</td>
    <td>0x7ee00028</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_RAC</td>
    <td>0x7ee0002c</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_CYC</td>
    <td>0x7ee00030</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_CMD</td>
    <td>0x7ee00034</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_DAT</td>
    <td>0x7ee00038</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT0">SD_SECSRT0</a></td>
    <td>0x7ee0003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND0">SD_SECEND0</a></td>
    <td>0x7ee00040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT1">SD_SECSRT1</a></td>
    <td>0x7ee00044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND1">SD_SECEND1</a></td>
    <td>0x7ee00048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT2">SD_SECSRT2</a></td>
    <td>0x7ee0004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND2">SD_SECEND2</a></td>
    <td>0x7ee00050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECSRT3">SD_SECSRT3</a></td>
    <td>0x7ee00054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SECEND3">SD_SECEND3</a></td>
    <td>0x7ee00058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_PHYC">SD_PHYC</a></td>
    <td>0x7ee00060</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01111111</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_MRT">SD_MRT</a></td>
    <td>0x7ee00064</td>
    <td>RW</td>
    <td>9</td>
    <td>0x000001ff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_TMC">SD_TMC</a></td>
    <td>0x7ee0007c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff73</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_RWC">SD_RWC</a></td>
    <td>0x7ee00080</td>
    <td>RW</td>
    <td>32</td>
    <td>0x9fdf9f9f</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_VAD</td>
    <td>0x7ee00084</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SD_VIN">SD_VIN</a></td>
    <td>0x7ee00088</td>
    <td>RW</td>
    <td>32</td>
    <td>0x9113ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_MR">SD_MR</a></td>
    <td>0x7ee00090</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SD">SD_SD</a></td>
    <td>0x7ee00094</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf1f71fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_SE">SD_SE</a></td>
    <td>0x7ee00098</td>
    <td>RW</td>
    <td>29</td>
    <td>0x13f3f73f</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_VER</td>
    <td>0x7ee0009c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000009</td>
  </tr>
  <tr>
    <td><a href="#SD_STALL">SD_STALL</a></td>
    <td>0x7ee000a0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_REORD</td>
    <td>0x7ee000a8</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_LAC</td>
    <td>0x7ee000ac</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SD_PRE</td>
    <td>0x7ee000b0</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SD_SF">SD_SF</a></td>
    <td>0x7ee000b4</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_CARCRC">SD_CARCRC</a></td>
    <td>0x7ee00100</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DMRCRC0">SD_DMRCRC0</a></td>
    <td>0x7ee00104</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DMRCRC1">SD_DMRCRC1</a></td>
    <td>0x7ee00108</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC0">SD_DQRCRC0</a></td>
    <td>0x7ee0010c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC1">SD_DQRCRC1</a></td>
    <td>0x7ee00110</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC2">SD_DQRCRC2</a></td>
    <td>0x7ee00114</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC3">SD_DQRCRC3</a></td>
    <td>0x7ee00118</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC4">SD_DQRCRC4</a></td>
    <td>0x7ee0011c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC5">SD_DQRCRC5</a></td>
    <td>0x7ee00120</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC6">SD_DQRCRC6</a></td>
    <td>0x7ee00124</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC7">SD_DQRCRC7</a></td>
    <td>0x7ee00128</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC8">SD_DQRCRC8</a></td>
    <td>0x7ee0012c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC9">SD_DQRCRC9</a></td>
    <td>0x7ee00130</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC10">SD_DQRCRC10</a></td>
    <td>0x7ee00134</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC11">SD_DQRCRC11</a></td>
    <td>0x7ee00138</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC12">SD_DQRCRC12</a></td>
    <td>0x7ee0013c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC13">SD_DQRCRC13</a></td>
    <td>0x7ee00140</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC14">SD_DQRCRC14</a></td>
    <td>0x7ee00144</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQRCRC15">SD_DQRCRC15</a></td>
    <td>0x7ee00148</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC0">SD_DQLCRC0</a></td>
    <td>0x7ee0014c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC1">SD_DQLCRC1</a></td>
    <td>0x7ee00150</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC2">SD_DQLCRC2</a></td>
    <td>0x7ee00154</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC3">SD_DQLCRC3</a></td>
    <td>0x7ee00158</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC4">SD_DQLCRC4</a></td>
    <td>0x7ee0015c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC5">SD_DQLCRC5</a></td>
    <td>0x7ee00160</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC6">SD_DQLCRC6</a></td>
    <td>0x7ee00164</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC7">SD_DQLCRC7</a></td>
    <td>0x7ee00168</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC8">SD_DQLCRC8</a></td>
    <td>0x7ee0016c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC9">SD_DQLCRC9</a></td>
    <td>0x7ee00170</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC10">SD_DQLCRC10</a></td>
    <td>0x7ee00174</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC11">SD_DQLCRC11</a></td>
    <td>0x7ee00178</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC12">SD_DQLCRC12</a></td>
    <td>0x7ee0017c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC13">SD_DQLCRC13</a></td>
    <td>0x7ee00180</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC14">SD_DQLCRC14</a></td>
    <td>0x7ee00184</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_DQLCRC15">SD_DQLCRC15</a></td>
    <td>0x7ee00188</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SD_HOST_DMA</td>
    <td>0xd0000</td>
  </tr>
</table>
<h2><a name="SD_CS">Register:SD_CS (0x7ee00000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_CS_RESTRT</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_EN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_DPD</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STBY</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_PUSKIP</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_SDTST</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STATEN</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STOP</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_SREF2RUN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_IDLE</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_DLLCAL</td>
    <td>10</td>
    <td>11</td>
    <td>0x00000c00</td>
    <td>0xfffff3ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>13</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_CS_CLKOFF</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_CS_SDUP</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_RDH_IDLE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_ASHDNE</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_DEL_KEEP</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_ASHDN_T</td>
    <td>19</td>
    <td>22</td>
    <td>0x00780000</td>
    <td>0xff87ffff</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>SD_CS_EXCEPTION</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STALLING</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SA">Register:SD_SA (0x7ee00004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SA_POWSAVE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SA_CLKSTOP</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_SA_PGEHLDE</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>14</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SA_PGEHLD_IDL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SA_RFSH_T</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x30c</td>
  </tr>
</table>
<h2><a name="SD_SB">Register:SD_SB (0x7ee00008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SB_COLBITS</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_SB_ROWBITS</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_SB_EIGHTBANK</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_BANKLOW</td>
    <td>5</td>
    <td>6</td>
    <td>0x00000060</td>
    <td>0xffffff9f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_REORDER</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_INHIBIT_LA</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SB_STBY_T</td>
    <td>20</td>
    <td>31</td>
    <td>0xfff00000</td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SC">Register:SD_SC (0x7ee0000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SC_WL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SC_T_WTR</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SC_T_WR</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x6</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SC_T_RRD</td>
    <td>20</td>
    <td>23</td>
    <td>0x00f00000</td>
    <td>0xff0fffff</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>SD_SC_T_RFC</td>
    <td>24</td>
    <td>30</td>
    <td>0x7f000000</td>
    <td>0x80ffffff</td>
    <td>0x1e</td>
  </tr>
</table>
<h2><a name="SD_PT2">Register:SD_PT2 (0x7ee00010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_PT2_T_INIT5</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0xfa0</td>
  </tr>
</table>
<h2><a name="SD_PT1">Register:SD_PT1 (0x7ee00014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_PT1_T_INIT1</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x28</td>
  </tr>
  <tr>
    <td>SD_PT1_T_INIT3</td>
    <td>8</td>
    <td>27</td>
    <td>0x0fffff00</td>
    <td>0xf00000ff</td>
    <td>0x13880</td>
  </tr>
</table>
<h2><a name="SD_SECSRT0">Register:SD_SECSRT0 (0x7ee0003c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECSRT0_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT0_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td>0x00001ffe</td>
    <td>0xffffe001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT0_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECEND0">Register:SD_SECEND0 (0x7ee00040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECEND0_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_SECEND0_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECSRT1">Register:SD_SECSRT1 (0x7ee00044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECSRT1_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT1_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td>0x00001ffe</td>
    <td>0xffffe001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT1_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECEND1">Register:SD_SECEND1 (0x7ee00048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECEND1_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_SECEND1_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECSRT2">Register:SD_SECSRT2 (0x7ee0004c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECSRT2_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT2_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td>0x00001ffe</td>
    <td>0xffffe001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT2_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECEND2">Register:SD_SECEND2 (0x7ee00050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECEND2_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_SECEND2_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECSRT3">Register:SD_SECSRT3 (0x7ee00054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECSRT3_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT3_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td>0x00001ffe</td>
    <td>0xffffe001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT3_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SECEND3">Register:SD_SECEND3 (0x7ee00058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SECEND3_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td>0x00001fff</td>
    <td>0xffffe000</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_SECEND3_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td>0xffffe000</td>
    <td>0x00001fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_PHYC">Register:SD_PHYC (0x7ee00060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_PHYC_PHYRST</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_PHYC_VREF_ENB</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_PHYC_BIST_MODE</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_PHYC_IOB_TMODE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_PHYC_MDLL_TMODE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_PHYC_CRC_EN</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>21</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_PHYC_CRC_CLR</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_MRT">Register:SD_MRT (0x7ee00064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_MRT_T_MRW</td>
    <td>0</td>
    <td>8</td>
    <td>0x000001ff</td>
    <td>0xfffffe00</td>
    <td>0x4</td>
  </tr>
</table>
<h2><a name="SD_TMC">Register:SD_TMC (0x7ee0007c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_TMC_TSTCLK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_TMC_TS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_TMC_IPSEL</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_TMC_IPRD</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_TMC_TSTPAT</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_RWC">Register:SD_RWC (0x7ee00080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_RWC_RXVAL</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_RWC_RXOVR</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_WRTVAL</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>14</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_RWC_WRTOVR</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_LASTCNT</td>
    <td>16</td>
    <td>20</td>
    <td>0x001f0000</td>
    <td>0xffe0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>21</td>
    <td>21</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_RWC_MARGIN</td>
    <td>22</td>
    <td>23</td>
    <td>0x00c00000</td>
    <td>0xff3fffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_RWC_MAXCNT</td>
    <td>24</td>
    <td>28</td>
    <td>0x1f000000</td>
    <td>0xe0ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_RWC_RSTMAX</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_VIN">Register:SD_VIN (0x7ee00088)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_VIN_ID</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_WRITE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_SPLIT</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>18</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_VIN_VIO</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>21</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_VIN_MULT</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>25</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_VIN_INT_EN</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_VIN_CLEAR</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_MR">Register:SD_MR (0x7ee00090)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_MR_ADDR</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_WDATA</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_RDATA</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_MR_RW</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_HI_Z</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_TIMEOUT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_DONE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x1</td>
  </tr>
</table>
<h2><a name="SD_SD">Register:SD_SD (0x7ee00094)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SD_T_RCD</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>SD_SD_T_RPpb</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>SD_SD_T_RAS</td>
    <td>8</td>
    <td>12</td>
    <td>0x00001f00</td>
    <td>0xffffe0ff</td>
    <td>0xe</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SD_T_XP</td>
    <td>16</td>
    <td>18</td>
    <td>0x00070000</td>
    <td>0xfff8ffff</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>19</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SD_T_RC</td>
    <td>20</td>
    <td>24</td>
    <td>0x01f00000</td>
    <td>0xfe0fffff</td>
    <td>0x14</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>25</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SD_T_RPab</td>
    <td>28</td>
    <td>31</td>
    <td>0xf0000000</td>
    <td>0x0fffffff</td>
    <td>0xa</td>
  </tr>
</table>
<h2><a name="SD_SE">Register:SD_SE (0x7ee00098)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SE_T_XSR</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x28</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SE_T_RTP</td>
    <td>8</td>
    <td>10</td>
    <td>0x00000700</td>
    <td>0xfffff8ff</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>11</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SE_T_FAW</td>
    <td>12</td>
    <td>17</td>
    <td>0x0003f000</td>
    <td>0xfffc0fff</td>
    <td>0x19</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>18</td>
    <td>19</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SE_RL</td>
    <td>20</td>
    <td>25</td>
    <td>0x03f00000</td>
    <td>0xfc0fffff</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>26</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SD_SE_RL_EN</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_STALL">Register:SD_STALL (0x7ee000a0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_STALL_CYCLES</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_SF">Register:SD_SF (0x7ee000b4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_SF_MDLL_CAL</td>
    <td>0</td>
    <td>8</td>
    <td>0x000001ff</td>
    <td>0xfffffe00</td>
    <td>0x12c</td>
  </tr>
  <tr>
    <td>SD_SF_POWSAV_T</td>
    <td>9</td>
    <td>18</td>
    <td>0x0007fe00</td>
    <td>0xfff801ff</td>
    <td>0x040</td>
  </tr>
  <tr>
    <td>SD_SF_PGEHLD_T</td>
    <td>19</td>
    <td>28</td>
    <td>0x1ff80000</td>
    <td>0xe007ffff</td>
    <td>0x100</td>
  </tr>
  <tr>
    <td>SD_SF_PHYHOLD</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_CARCRC">Register:SD_CARCRC (0x7ee00100)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_CARCRC_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CARCRC_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DMRCRC0">Register:SD_DMRCRC0 (0x7ee00104)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DMRCRC0_LOW</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DMRCRC0_HIGH</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DMRCRC1">Register:SD_DMRCRC1 (0x7ee00108)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DMRCRC1_LOW</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DMRCRC1_HIGH</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC0">Register:SD_DQRCRC0 (0x7ee0010c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC0_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC0_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC1">Register:SD_DQRCRC1 (0x7ee00110)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC1_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC1_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC2">Register:SD_DQRCRC2 (0x7ee00114)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC2_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC2_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC3">Register:SD_DQRCRC3 (0x7ee00118)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC3_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC3_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC4">Register:SD_DQRCRC4 (0x7ee0011c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC4_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC4_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC5">Register:SD_DQRCRC5 (0x7ee00120)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC5_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC5_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC6">Register:SD_DQRCRC6 (0x7ee00124)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC6_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC6_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC7">Register:SD_DQRCRC7 (0x7ee00128)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC7_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC7_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC8">Register:SD_DQRCRC8 (0x7ee0012c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC8_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC8_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC9">Register:SD_DQRCRC9 (0x7ee00130)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC9_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC9_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC10">Register:SD_DQRCRC10 (0x7ee00134)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC10_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC10_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC11">Register:SD_DQRCRC11 (0x7ee00138)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC11_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC11_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC12">Register:SD_DQRCRC12 (0x7ee0013c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC12_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC12_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC13">Register:SD_DQRCRC13 (0x7ee00140)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC13_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC13_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC14">Register:SD_DQRCRC14 (0x7ee00144)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC14_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC14_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQRCRC15">Register:SD_DQRCRC15 (0x7ee00148)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC15_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC15_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC0">Register:SD_DQLCRC0 (0x7ee0014c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC0_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC0_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC1">Register:SD_DQLCRC1 (0x7ee00150)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC1_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC1_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC2">Register:SD_DQLCRC2 (0x7ee00154)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC2_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC2_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC3">Register:SD_DQLCRC3 (0x7ee00158)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC3_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC3_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC4">Register:SD_DQLCRC4 (0x7ee0015c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC4_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC4_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC5">Register:SD_DQLCRC5 (0x7ee00160)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC5_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC5_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC6">Register:SD_DQLCRC6 (0x7ee00164)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC6_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC6_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC7">Register:SD_DQLCRC7 (0x7ee00168)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC7_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC7_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC8">Register:SD_DQLCRC8 (0x7ee0016c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC8_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC8_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC9">Register:SD_DQLCRC9 (0x7ee00170)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC9_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC9_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC10">Register:SD_DQLCRC10 (0x7ee00174)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC10_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC10_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC11">Register:SD_DQLCRC11 (0x7ee00178)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC11_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC11_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC12">Register:SD_DQLCRC12 (0x7ee0017c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC12_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC12_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC13">Register:SD_DQLCRC13 (0x7ee00180)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC13_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC13_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC14">Register:SD_DQLCRC14 (0x7ee00184)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC14_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC14_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SD_DQLCRC15">Register:SD_DQLCRC15 (0x7ee00188)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQLCRC15_FALL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC15_RISE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="SH">SH</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e202000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#SH_CMD">SH_CMD</a></td>
    <td>0x7e202000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000cfff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_ARG">SH_ARG</a></td>
    <td>0x7e202004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_TOUT">SH_TOUT</a></td>
    <td>0x7e202008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00a00000</td>
  </tr>
  <tr>
    <td><a href="#SH_CDIV">SH_CDIV</a></td>
    <td>0x7e20200c</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007ff</td>
    <td>0x000001fb</td>
  </tr>
  <tr>
    <td><a href="#SH_RSP0">SH_RSP0</a></td>
    <td>0x7e202010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SH_RSP1">SH_RSP1</a></td>
    <td>0x7e202014</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_RSP2">SH_RSP2</a></td>
    <td>0x7e202018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_RSP3">SH_RSP3</a></td>
    <td>0x7e20201c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_HSTS">SH_HSTS</a></td>
    <td>0x7e202020</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007f9</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_VDD">SH_VDD</a></td>
    <td>0x7e202030</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_EDM">SH_EDM</a></td>
    <td>0x7e202034</td>
    <td>RW</td>
    <td>19</td>
    <td>0x0007ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SH_HCFG">SH_HCFG</a></td>
    <td>0x7e202038</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000073f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SH_HBCT">SH_HBCT</a></td>
    <td>0x7e20203c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000400</td>
  </tr>
  <tr>
    <td><a href="#SH_DATA">SH_DATA</a></td>
    <td>0x7e202040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SH_HBLC">SH_HBLC</a></td>
    <td>0x7e202050</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="SH_CMD">Register:SH_CMD (0x7e202000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_CMD_COMMAND</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_CMD_READ_CMD</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_CMD_WRITE_CMD</td>
    <td>7</td>
    <td>8</td>
    <td>0x00000180</td>
    <td>0xfffffe7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_CMD_LONG_RESPONSE</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_CMD_NO_RESPONSE</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_CMD_BUSY_CMD</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>13</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SH_CMD_FAIL_FLAG</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_CMD_NEW_FLAG</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_ARG">Register:SH_ARG (0x7e202004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_ARG_ARGUMENT</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_TOUT">Register:SH_TOUT (0x7e202008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_TOUT_TIME_OUT</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0xa00000</td>
  </tr>
</table>
<h2><a name="SH_CDIV">Register:SH_CDIV (0x7e20200c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_CDIV_CLOCKDIV</td>
    <td>0</td>
    <td>10</td>
    <td>0x000007ff</td>
    <td>0xfffff800</td>
    <td>0x1fb</td>
  </tr>
</table>
<h2><a name="SH_RSP0">Register:SH_RSP0 (0x7e202010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_RSP0_CARD_STATUS</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="SH_RSP1">Register:SH_RSP1 (0x7e202014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_RSP1_CID_CSD</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_RSP2">Register:SH_RSP2 (0x7e202018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_RSP2_CID_CSD</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_RSP3">Register:SH_RSP3 (0x7e20201c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_RSP3_CID_CSD</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_HSTS">Register:SH_HSTS (0x7e202020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_HSTS_DATA_FLAG</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SH_HSTS_FIFO_ERROR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_CRC7_ERROR</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_CRC16_ERROR</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_CMD_TIME_OUT</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_REW_TIME_OUT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_SDIO_IRPT</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_BLOCK_IRPT</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HSTS_BUSY_IRPT</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_VDD">Register:SH_VDD (0x7e202030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_VDD_POWER_ON</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_EDM">Register:SH_EDM (0x7e202034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_EDM_STATE_MACHINE</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_FIFO_COUNT</td>
    <td>4</td>
    <td>8</td>
    <td>0x000001f0</td>
    <td>0xfffffe0f</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_WRITE_THRESHOLD</td>
    <td>9</td>
    <td>13</td>
    <td>0x00003e00</td>
    <td>0xffffc1ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_READ_THRESHOLD</td>
    <td>14</td>
    <td>18</td>
    <td>0x0007c000</td>
    <td>0xfff83fff</td>
    <td></td>
  </tr>
</table>
<h2><a name="SH_HCFG">Register:SH_HCFG (0x7e202038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_HCFG_REL_CMD_LINE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HCFG_WIDE_INT_BUS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HCFG_WIDE_EXT_BUS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HCFG_SLOW_CARD</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HCFG_DATA_IRPT_EN</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SH_HCFG_SDIO_IRPT_EN</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SH_HCFG_BLOCK_IRPT_EN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>9</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SH_HCFG_BUSY_IRPT_EN</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SH_HBCT">Register:SH_HBCT (0x7e20203c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_HBCT_BYTECOUNT</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td>0x400</td>
  </tr>
</table>
<h2><a name="SH_DATA">Register:SH_DATA (0x7e202040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_DATA_DATA</td>
    <td>0</td>
    <td>31</td>
    <td>0xffffffff</td>
    <td>0x00000000</td>
    <td></td>
  </tr>
</table>
<h2><a name="SH_HBLC">Register:SH_HBLC (0x7e202050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_HBLC_BLOCKCOUNT</td>
    <td>0</td>
    <td>8</td>
    <td>0x000001ff</td>
    <td>0xfffffe00</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="SLIM">SLIM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e210000</td></tr>
  <tr><th>id</th><td>0x736c696d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SLIM_CON</td>
    <td>0x7e210000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffff0ff</td>
    <td>0x000000c1</td>
  </tr>
  <tr>
    <td>SLIM_CON2</td>
    <td>0x7e210004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff008001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_STAT</td>
    <td>0x7e210008</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_FS</td>
    <td>0x7e21000c</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003fff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_EA0</td>
    <td>0x7e210010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_EA1</td>
    <td>0x7e210014</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_RX</td>
    <td>0x7e210020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_TX</td>
    <td>0x7e210024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC0</td>
    <td>0x7e210030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC1</td>
    <td>0x7e210034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC2</td>
    <td>0x7e210038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC3</td>
    <td>0x7e21003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC4</td>
    <td>0x7e210040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC5</td>
    <td>0x7e210044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC6</td>
    <td>0x7e210048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC7</td>
    <td>0x7e21004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC8</td>
    <td>0x7e210050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC9</td>
    <td>0x7e210054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_CON</td>
    <td>0x7e210080</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC_CON</td>
    <td>0x7e210084</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_STAT</td>
    <td>0x7e210088</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC_STAT_0</td>
    <td>0x7e21008c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC_STAT_1</td>
    <td>0x7e210090</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000f000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_MC_IN_CON</td>
    <td>0x7e210100</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000f1d</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_MC_IN_STAT</td>
    <td>0x7e210104</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_MC_OUT_CON</td>
    <td>0x7e210120</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000048</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_MC_OUT_STAT</td>
    <td>0x7e210124</td>
    <td>RW</td>
    <td>4</td>
    <td>0x00000008</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC0_PA0</td>
    <td>0x7e210200</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC0_PA1</td>
    <td>0x7e210204</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC0_CON</td>
    <td>0x7e210208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC0_STAT</td>
    <td>0x7e21020c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC0_PROT</td>
    <td>0x7e210210</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC1_PA0</td>
    <td>0x7e210220</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC1_PA1</td>
    <td>0x7e210224</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC1_CON</td>
    <td>0x7e210228</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC1_STAT</td>
    <td>0x7e21022c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC1_PROT</td>
    <td>0x7e210230</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC2_PA0</td>
    <td>0x7e210240</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC2_PA1</td>
    <td>0x7e210244</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC2_CON</td>
    <td>0x7e210248</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC2_STAT</td>
    <td>0x7e21024c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC2_PROT</td>
    <td>0x7e210250</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC3_PA0</td>
    <td>0x7e210260</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC3_PA1</td>
    <td>0x7e210264</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC3_CON</td>
    <td>0x7e210268</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC3_STAT</td>
    <td>0x7e21026c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC3_PROT</td>
    <td>0x7e210270</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC4_PA0</td>
    <td>0x7e210280</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC4_PA1</td>
    <td>0x7e210284</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC4_CON</td>
    <td>0x7e210288</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC4_STAT</td>
    <td>0x7e21028c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC4_PROT</td>
    <td>0x7e210290</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC5_PA0</td>
    <td>0x7e2102a0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC5_PA1</td>
    <td>0x7e2102a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC5_CON</td>
    <td>0x7e2102a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC5_STAT</td>
    <td>0x7e2102ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC5_PROT</td>
    <td>0x7e2102b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC6_PA0</td>
    <td>0x7e2102c0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC6_PA1</td>
    <td>0x7e2102c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC6_CON</td>
    <td>0x7e2102c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC6_STAT</td>
    <td>0x7e2102cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC6_PROT</td>
    <td>0x7e2102d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC7_PA0</td>
    <td>0x7e2102e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC7_PA1</td>
    <td>0x7e2102e4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC7_CON</td>
    <td>0x7e2102e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC7_STAT</td>
    <td>0x7e2102ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC7_PROT</td>
    <td>0x7e2102f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC8_PA0</td>
    <td>0x7e210300</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC8_PA1</td>
    <td>0x7e210304</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC8_CON</td>
    <td>0x7e210308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC8_STAT</td>
    <td>0x7e21030c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC8_PROT</td>
    <td>0x7e210310</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
  <tr>
    <td>SLIM_DCC9_PA0</td>
    <td>0x7e210320</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC9_PA1</td>
    <td>0x7e210324</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC9_CON</td>
    <td>0x7e210328</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC9_STAT</td>
    <td>0x7e21032c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SLIM_DCC9_PROT</td>
    <td>0x7e210330</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SLIM_CRX_DMA</td>
    <td>0xb0000</td>
  </tr>
  <tr>
    <td>SLIM_CTX_DMA</td>
    <td>0xa0000</td>
  </tr>
  <tr>
    <td>SLIM_DCC_BASE(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SLIM_DCC_CON(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SLIM_DCC_PA0(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SLIM_DCC_PA1(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SLIM_DCC_STAT(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SLIM_DRX_DMA</td>
    <td>0x90000</td>
  </tr>
  <tr>
    <td>SLIM_DTX_DMA</td>
    <td>0x80000</td>
  </tr>
  <tr>
    <td>SLIM_NUM_DCC</td>
    <td>10</td>
  </tr>
</table>
<hr/>
<h1><a name="SMI">SMI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e600000</td></tr>
  <tr><th>id</th><td>0x534d4958</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#SMI_CS">SMI_CS</a></td>
    <td>0x7e600000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff00ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_L</td>
    <td>0x7e600004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SMI_A">SMI_A</a></td>
    <td>0x7e600008</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000033f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SMI_D</td>
    <td>0x7e60000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR0">SMI_DSR0</a></td>
    <td>0x7e600010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW0">SMI_DSW0</a></td>
    <td>0x7e600014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR1">SMI_DSR1</a></td>
    <td>0x7e600018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW1">SMI_DSW1</a></td>
    <td>0x7e60001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR2">SMI_DSR2</a></td>
    <td>0x7e600020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW2">SMI_DSW2</a></td>
    <td>0x7e600024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSR3">SMI_DSR3</a></td>
    <td>0x7e600028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DSW3">SMI_DSW3</a></td>
    <td>0x7e60002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
  </tr>
  <tr>
    <td><a href="#SMI_DC">SMI_DC</a></td>
    <td>0x7e600030</td>
    <td>RW</td>
    <td>29</td>
    <td>0x11ffffff</td>
    <td>0x00c10820</td>
  </tr>
  <tr>
    <td><a href="#SMI_DCS">SMI_DCS</a></td>
    <td>0x7e600034</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SMI_DA">SMI_DA</a></td>
    <td>0x7e600038</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000033f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>SMI_DD</td>
    <td>0x7e60003c</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SMI_FD">SMI_FD</a></td>
    <td>0x7e600040</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003f3f</td>
    <td>0000000000</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SMI_BASE_DIRECT</td>
    <td>0x7E601000</td>
  </tr>
  <tr>
    <td>SMI_DMA</td>
    <td>0x40000</td>
  </tr>
  <tr>
    <td>SMI_FIFO_ADDRESS(device,addr)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>SMI_SCALER_0_DMA</td>
    <td>0x180000</td>
  </tr>
  <tr>
    <td>SMI_SCALER_1_DMA</td>
    <td>0x190000</td>
  </tr>
  <tr>
    <td>SMI_SCALER_2_DMA</td>
    <td>0x1a0000</td>
  </tr>
</table>
<h2><a name="SMI_CS">Register:SMI_CS (0x7e600000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_CS_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_DONE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_ACTIVE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_START</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_CLEAR</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_WRITE</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_PAD</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_TEEN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_INTD</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_INTT</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_INTR</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_PVMODE</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_SETERR</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_PXLDAT</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_EDREQ</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>16</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SMI_CS_PRDY</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_AFERR</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_TXW</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_CS_RXR</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_TXD</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_CS_RXD</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_TXE</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_CS_RXF</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_A">Register:SMI_A (0x7e600008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_A_ADDR</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SMI_A_DEVICE</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSR0">Register:SMI_DSR0 (0x7e600010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSR0_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR0_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR0_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSW0">Register:SMI_DSW0 (0x7e600014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSW0_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSR1">Register:SMI_DSR1 (0x7e600018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSR1_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSR1_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR1_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR1_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR1_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR1_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR1_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR1_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR1_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSW1">Register:SMI_DSW1 (0x7e60001c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSW1_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSR2">Register:SMI_DSR2 (0x7e600020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSR2_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR2_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSW2">Register:SMI_DSW2 (0x7e600024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSW2_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW2_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSR3">Register:SMI_DSR3 (0x7e600028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSR3_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR3_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR3_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DSW3">Register:SMI_DSW3 (0x7e60002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DSW3_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0xc</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td>0x00007f00</td>
    <td>0xffff80ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td>0x3f000000</td>
    <td>0xc0ffffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW3_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td>0xc0000000</td>
    <td>0x3fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DC">Register:SMI_DC (0x7e600030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DC_REQW</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x20</td>
  </tr>
  <tr>
    <td>SMI_DC_REQR</td>
    <td>6</td>
    <td>11</td>
    <td>0x00000fc0</td>
    <td>0xfffff03f</td>
    <td>0x20</td>
  </tr>
  <tr>
    <td>SMI_DC_PANICW</td>
    <td>12</td>
    <td>17</td>
    <td>0x0003f000</td>
    <td>0xfffc0fff</td>
    <td>0x10</td>
  </tr>
  <tr>
    <td>SMI_DC_PANICR</td>
    <td>18</td>
    <td>23</td>
    <td>0x00fc0000</td>
    <td>0xff03ffff</td>
    <td>0x30</td>
  </tr>
  <tr>
    <td>SMI_DC_DMAP</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>25</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SMI_DC_DMAEN</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DCS">Register:SMI_DCS (0x7e600034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DCS_EANBLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DCS_START</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DCS_DONE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DCS_WRITE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_DA">Register:SMI_DA (0x7e600038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DA_ADDR</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SMI_DA_WRITE</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SMI_FD">Register:SMI_FD (0x7e600040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_FD_FCNT</td>
    <td>0</td>
    <td>5</td>
    <td>0x0000003f</td>
    <td>0xffffffc0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SMI_FD_FLVL</td>
    <td>8</td>
    <td>13</td>
    <td>0x00003f00</td>
    <td>0xffffc0ff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="SPI">SPI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e204000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#SPI_CS">SPI_CS</a></td>
    <td>0x7e204000</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001f07ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SPI_FIFO">SPI_FIFO</a></td>
    <td>0x7e204004</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SPI_CLK">SPI_CLK</a></td>
    <td>0x7e204008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SPI_DLEN">SPI_DLEN</a></td>
    <td>0x7e20400c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SPI_LTOH">SPI_LTOH</a></td>
    <td>0x7e204010</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0x00000001</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SPI_RX_DMA</td>
    <td>0x70000</td>
  </tr>
  <tr>
    <td>SPI_TX_DMA</td>
    <td>0x60000</td>
  </tr>
</table>
<h2><a name="SPI_CS">Register:SPI_CS (0x7e204000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SPI_CS_CPHA</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_CPOL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_CLEAR</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_CSPOL</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_TA</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_DMAEN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_INTD</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_INTR</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SPI_CS_DONE</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_RXD</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_TXD</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_RXR</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SPI_CS_RXF</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SPI_FIFO">Register:SPI_FIFO (0x7e204004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SPI_FIFO_DATA</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SPI_CLK">Register:SPI_CLK (0x7e204008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SPI_CLK_CDIV</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SPI_DLEN">Register:SPI_DLEN (0x7e20400c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SPI_DLEN_LEN</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SPI_LTOH">Register:SPI_LTOH (0x7e204010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SPI_LTOH_TOH</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x1</td>
  </tr>
</table>
<hr/>
<h1><a name="ST">ST</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e003000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ST_CS</td>
    <td>0x7e003000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>ST_CLO</td>
    <td>0x7e003004</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>ST_CHI</td>
    <td>0x7e003008</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>ST_C0</td>
    <td>0x7e00300c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>ST_C1</td>
    <td>0x7e003010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>ST_C2</td>
    <td>0x7e003014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>ST_C3</td>
    <td>0x7e003018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
  </tr>
</table>

<hr/>
<h1><a name="SYSAC">SYSAC</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e009000</td></tr>
  <tr><th>id</th><td>0x4152424d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#SYSAC_HOST_PRIORITY">SYSAC_HOST_PRIORITY</a></td>
    <td>0x7e009000</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DBG_PRIORITY">SYSAC_DBG_PRIORITY</a></td>
    <td>0x7e009004</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_HVSM_PRIORITY">SYSAC_HVSM_PRIORITY</a></td>
    <td>0x7e009008</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_V3D_PRIORITY">SYSAC_V3D_PRIORITY</a></td>
    <td>0x7e00900c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_H264_PRIORITY">SYSAC_H264_PRIORITY</a></td>
    <td>0x7e009010</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_JPEG_PRIORITY">SYSAC_JPEG_PRIORITY</a></td>
    <td>0x7e009014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_TRANS_PRIORITY">SYSAC_TRANS_PRIORITY</a></td>
    <td>0x7e009018</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_ISP_PRIORITY">SYSAC_ISP_PRIORITY</a></td>
    <td>0x7e00901c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_USB_PRIORITY">SYSAC_USB_PRIORITY</a></td>
    <td>0x7e009020</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_L2_ARBITER_CONTROL">SYSAC_L2_ARBITER_CONTROL</a></td>
    <td>0x7e009040</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_UC_ARBITER_CONTROL">SYSAC_UC_ARBITER_CONTROL</a></td>
    <td>0x7e009044</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_SRC_ARBITER_CONTROL">SYSAC_SRC_ARBITER_CONTROL</a></td>
    <td>0x7e009048</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_PERI_ARBITER_CONTROL">SYSAC_PERI_ARBITER_CONTROL</a></td>
    <td>0x7e00904c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_UC">SYSAC_DMA_ARBITER_CONTROL_UC</a></td>
    <td>0x7e009050</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_L2">SYSAC_DMA_ARBITER_CONTROL_L2</a></td>
    <td>0x7e009054</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_PER">SYSAC_DMA_ARBITER_CONTROL_PER</a></td>
    <td>0x7e009058</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_ARBITER_CONTROL_LITE">SYSAC_DMA_ARBITER_CONTROL_LITE</a></td>
    <td>0x7e00905c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DUMMY_STATUS">SYSAC_DUMMY_STATUS</a></td>
    <td>0x7e009060</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_DREQ_CONTROL">SYSAC_DMA_DREQ_CONTROL</a></td>
    <td>0x7e009064</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#SYSAC_V3D_LIMITER">SYSAC_V3D_LIMITER</a></td>
    <td>0x7e009068</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT_RESET0x0</td>
    <td></td>
  </tr>
</table>
<h2><a name="SYSAC_HOST_PRIORITY">Register:SYSAC_HOST_PRIORITY (0x7e009000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_HOST_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DBG_PRIORITY">Register:SYSAC_DBG_PRIORITY (0x7e009004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DBG_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_HVSM_PRIORITY">Register:SYSAC_HVSM_PRIORITY (0x7e009008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_HVSM_PRIORITY_N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_HVSM_PRIORITY_P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_V3D_PRIORITY">Register:SYSAC_V3D_PRIORITY (0x7e00900c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_V3D_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_H264_PRIORITY">Register:SYSAC_H264_PRIORITY (0x7e009010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_H264_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_JPEG_PRIORITY">Register:SYSAC_JPEG_PRIORITY (0x7e009014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_JPEG_PRIORITY_N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_JPEG_PRIORITY_P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_TRANS_PRIORITY">Register:SYSAC_TRANS_PRIORITY (0x7e009018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_TRANS_PRIORITY_N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_TRANS_PRIORITY_P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
    <td>0x000000f0</td>
    <td>0xffffff0f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_ISP_PRIORITY">Register:SYSAC_ISP_PRIORITY (0x7e00901c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_ISP_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_USB_PRIORITY">Register:SYSAC_USB_PRIORITY (0x7e009020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_USB_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_L2_ARBITER_CONTROL">Register:SYSAC_L2_ARBITER_CONTROL (0x7e009040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_UC_ARBITER_CONTROL">Register:SYSAC_UC_ARBITER_CONTROL (0x7e009044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_SRC_ARBITER_CONTROL">Register:SYSAC_SRC_ARBITER_CONTROL (0x7e009048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_PERI_ARBITER_CONTROL">Register:SYSAC_PERI_ARBITER_CONTROL (0x7e00904c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_UC">Register:SYSAC_DMA_ARBITER_CONTROL_UC (0x7e009050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_L2">Register:SYSAC_DMA_ARBITER_CONTROL_L2 (0x7e009054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_PER">Register:SYSAC_DMA_ARBITER_CONTROL_PER (0x7e009058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_ARBITER_CONTROL_LITE">Register:SYSAC_DMA_ARBITER_CONTROL_LITE (0x7e00905c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DUMMY_STATUS">Register:SYSAC_DUMMY_STATUS (0x7e009060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DUMMY_STATUS_IDLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_DREQ_CONTROL">Register:SYSAC_DMA_DREQ_CONTROL (0x7e009064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_DREQ_CONTROL_SMI_DISABLE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_DREQ_CONTROL_DMA_DBG_PAUSE_OR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="SYSAC_V3D_LIMITER">Register:SYSAC_V3D_LIMITER (0x7e009068)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_HOLDOFF</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_INCREMENT</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>-1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_SPARE</td>
    <td>1</td>
    <td>3</td>
    <td>0x0000000e</td>
    <td>0xfffffff1</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_MAX_PRIORITY</td>
    <td>3</td>
    <td>7</td>
    <td>0x000000f8</td>
    <td>0xffffff07</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<hr/>
<h1><a name="TB">TB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20b000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#TB_TASK">TB_TASK</a></td>
    <td>0x7e20b000</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_ADDR</td>
    <td>0x7e20b000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_PARAM1</td>
    <td>0x7e20b004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_PARAM2</td>
    <td>0x7e20b008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_PARAM3</td>
    <td>0x7e20b00c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_STATUS</td>
    <td>0x7e20b080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_RXDATA1</td>
    <td>0x7e20b084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_RXDATA2</td>
    <td>0x7e20b088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_TXTCLR</td>
    <td>0x7e20b0f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_HDMI</td>
    <td>0x7e20b100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PCM</td>
    <td>0x7e20b200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_HOST</td>
    <td>0x7e20b300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TB_PRINTER_CTRL">TB_PRINTER_CTRL</a></td>
    <td>0x7e20b400</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff3</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PRINTER_DATA</td>
    <td>0x7e20b404</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_ADDR</td>
    <td>0x7e20b500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TB_BOOT_OPT">TB_BOOT_OPT</a></td>
    <td>0x7e20b504</td>
    <td>RW</td>
    <td>32</td>
    <td>0x800007ff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TB_BOOT_SECURE_MODE">TB_BOOT_SECURE_MODE</a></td>
    <td>0x7e20b508</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TB_BOOT_STATUS">TB_BOOT_STATUS</a></td>
    <td>0x7e20b50c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TB_JTB_CONFIG">TB_JTB_CONFIG</a></td>
    <td>0x7e20b800</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_TMS</td>
    <td>0x7e20b804</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_TDI</td>
    <td>0x7e20b808</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_TDO</td>
    <td>0x7e20b80c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_BITCNT</td>
    <td>0x7e20b810</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_PORTEN</td>
    <td>0x7e20b814</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
</table>

<h2><a name="TB_TASK">Register:TB_TASK (0x7e20b000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_TASK_NUM</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_TEXT_FLAG</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="TB_PRINTER_CTRL">Register:TB_PRINTER_CTRL (0x7e20b400)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_PRINTER_CTRL_OFFSET</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>TB_PRINTER_CTRL_TASKNO</td>
    <td>4</td>
    <td>15</td>
    <td>0x0000fff0</td>
    <td>0xffff000f</td>
    <td></td>
  </tr>
</table>
<h2><a name="TB_BOOT_OPT">Register:TB_BOOT_OPT (0x7e20b504)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_FAST_OPT</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_EIGHT_BANK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_FPGA</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_TCL_SIM</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_ELPIDA</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_SDC_BEHAV_PHY</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_NO_PRINT</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_BOOT_HALT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_BANK_MODE</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_DONT_SET_VPU_CLK</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_TB_PRESENT</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td></td>
  </tr>
</table>
<h2><a name="TB_BOOT_SECURE_MODE">Register:TB_BOOT_SECURE_MODE (0x7e20b508)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_BOOT_SECURE_MODE_JTAG_SECURE</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td></td>
  </tr>
</table>
<h2><a name="TB_BOOT_STATUS">Register:TB_BOOT_STATUS (0x7e20b50c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_BOOT_STATUS_CPRMAN_PROGRAMMED</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
</table>
<h2><a name="TB_JTB_CONFIG">Register:TB_JTB_CONFIG (0x7e20b800)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_SBITS</td>
    <td>0</td>
    <td>4</td>
    <td>0x0000001f</td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_OUT_MS</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_INV_CLK</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TMS_RISE</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TDI_RISE</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TDO_RISE</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_ENABLE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_D_HOLD</td>
    <td>12</td>
    <td>13</td>
    <td>0x00003000</td>
    <td>0xffffcfff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TRSTN</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_SPEED</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_BITCNT</td>
    <td>23</td>
    <td>29</td>
    <td>0x3f800000</td>
    <td>0xc07fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>22</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>30</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_BUSY</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="TE">TE</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20e000</td></tr>
  <tr><th>id</th><td>0x00746563</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TE_0C</td>
    <td>0x7e20e000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_0VSWIDTH</td>
    <td>0x7e20e004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_0TIMER</td>
    <td>0x7e20e008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_1C</td>
    <td>0x7e20e00c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_1VSWIDTH</td>
    <td>0x7e20e010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_1TIMER</td>
    <td>0x7e20e014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_2C</td>
    <td>0x7e20e018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_2VSWIDTH</td>
    <td>0x7e20e01c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TE_2TIMER</td>
    <td>0x7e20e020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="TS">TS</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e212000</td></tr>
  <tr><th>id</th><td>0x7473656e</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#TS_TSENSCTL">TS_TSENSCTL</a></td>
    <td>0x7e212000</td>
    <td>RW</td>
    <td>27</td>
    <td>0x07ffffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#TS_TSENSSTAT">TS_TSENSSTAT</a></td>
    <td>0x7e212004</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="TS_TSENSCTL">Register:TS_TSENSCTL (0x7e212000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TS_TSENSCTL_PRWDW</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_RSTB</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_CTRL</td>
    <td>2</td>
    <td>4</td>
    <td>0x0000001c</td>
    <td>0xffffffe3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_EN_INT</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_DIRECT</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_CLR_INT</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_THOLD</td>
    <td>8</td>
    <td>17</td>
    <td>0x0003ff00</td>
    <td>0xfffc00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_RSTDELAY</td>
    <td>18</td>
    <td>25</td>
    <td>0x03fc0000</td>
    <td>0xfc03ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_REGULEN</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="TS_TSENSSTAT">Register:TS_TSENSSTAT (0x7e212004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TS_TSENSSTAT_DATA</td>
    <td>0</td>
    <td>9</td>
    <td>0x000003ff</td>
    <td>0xfffffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSSTAT_VALID</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TS_TSENSSTAT_INTERUPT</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="TXP">TXP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e004000</td></tr>
  <tr><th>id</th><td>0x20763374</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TXP_DST_PTR</td>
    <td>0x7e004000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_DST_PITCH</td>
    <td>0x7e004004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffff0</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TXP_DIM">TXP_DIM</a></td>
    <td>0x7e004008</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TXP_CTRL">TXP_CTRL</a></td>
    <td>0x7e00400c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TXP_PROGRESS">TXP_PROGRESS</a></td>
    <td>0x7e004010</td>
    <td>RO</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TXP_XTRA">TXP_XTRA</a></td>
    <td>0x7e004018</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td></td>
  </tr>
</table>

<h2><a name="TXP_DIM">Register:TXP_DIM (0x7e004008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TXP_DIM_WIDTH</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>TXP_DIM_HEIGHT</td>
    <td>16</td>
    <td>27</td>
    <td>0x0fff0000</td>
    <td>0xf000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="TXP_CTRL">Register:TXP_CTRL (0x7e00400c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TXP_CTRL_GO</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_BUSY</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_EI</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_FIELD</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_TEST_MODE</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_TFORMAT</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_TRANSPOSE</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_LINEAR_UTILE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_FORMAT</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_ALPHA_INVERT</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_DITHER</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_ABORT</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_VSTART_AT_EOF</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_BWE</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>TXP_CTRL_ALPHA_ENABLE</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_POWERDOWN</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TXP_CTRL_VERSION</td>
    <td>22</td>
    <td>23</td>
    <td>0x00c00000</td>
    <td>0xff3fffff</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>TXP_CTRL_PILOT</td>
    <td>24</td>
    <td>31</td>
    <td>0xff000000</td>
    <td>0x00ffffff</td>
    <td>0x54</td>
  </tr>
</table>
<h2><a name="TXP_PROGRESS">Register:TXP_PROGRESS (0x7e004010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TXP_PROGRESS_LINES</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td></td>
  </tr>
</table>
<h2><a name="TXP_XTRA">Register:TXP_XTRA (0x7e004018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TXP_XTRA_NOSTBY</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="UART">UART</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e201000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>UART_RBRTHRDLL</td>
    <td>0x7e201000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>UART_IERDLM</td>
    <td>0x7e201004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>UART_IIR_FCR</td>
    <td>0x7e201008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#UART_LCR">UART_LCR</a></td>
    <td>0x7e20100c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>UART_MCR</td>
    <td>0x7e201010</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#UART_LSR">UART_LSR</a></td>
    <td>0x7e201014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#UART_MSR">UART_MSR</a></td>
    <td>0x7e201018</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>UART_SCR</td>
    <td>0x7e20101c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td>UART_EN</td>
    <td>0x7e201020</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000002</td>
    <td>0000000000</td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>UART_BASE_ADDRESS</td>
    <td>0x7e201000</td>
  </tr>
</table>
<h2><a name="UART_LCR">Register:UART_LCR (0x7e20100c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>UART_LCR_DTR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_WLS</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>1</td>
    <td>-1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>UART_LCR_RTS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>0</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>UART_LCR_OUT1</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_STB</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_PEN</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_OUT2</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>UART_LCR_LOOP</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_EPS</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_SP</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>UART_LCR_SBC</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LCR_DLAB</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="UART_LSR">Register:UART_LSR (0x7e201014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>UART_LSR_DR</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_OE</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_PE</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_FE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_BI</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_THRE</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_TEMT</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_LSR_RFE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="UART_MSR">Register:UART_MSR (0x7e201018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>UART_MSR_DCTS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_DDSR</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_TERI</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_DDCD</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_CTS</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_DSR</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_RI</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>UART_MSR_DCD</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="USB">USB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e980000</td></tr>
  <tr><th>id</th><td>0x75736230</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#USB_GOTGCTL">USB_GOTGCTL</a></td>
    <td>0x7e980000</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000f0f03</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GOTGINT">USB_GOTGINT</a></td>
    <td>0x7e980004</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000e0304</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GAHBCFG">USB_GAHBCFG</a></td>
    <td>0x7e980008</td>
    <td>RW</td>
    <td>9</td>
    <td>0x000001bf</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GUSBCFG">USB_GUSBCFG</a></td>
    <td>0x7e98000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xe3ffbfff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GRSTCTL">USB_GRSTCTL</a></td>
    <td>0x7e980010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc00007ff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GINTSTS</td>
    <td>0x7e980014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GINTMSK">USB_GINTMSK</a></td>
    <td>0x7e980018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf77effff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GRXSTSR</td>
    <td>0x7e98001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GRXSTSP">USB_GRXSTSP</a></td>
    <td>0x7e980020</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GRXFSIZ">USB_GRXFSIZ</a></td>
    <td>0x7e980024</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GNPTXFSIZ">USB_GNPTXFSIZ</a></td>
    <td>0x7e980028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GNPTXSTS">USB_GNPTXSTS</a></td>
    <td>0x7e98002c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GI2CCTL">USB_GI2CCTL</a></td>
    <td>0x7e980030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GPVNDCTL">USB_GPVNDCTL</a></td>
    <td>0x7e980034</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8e7f3fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GGPIO">USB_GGPIO</a></td>
    <td>0x7e980038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GUID</td>
    <td>0x7e98003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GSNPSID</td>
    <td>0x7e980040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GHWCFG1</td>
    <td>0x7e980044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GHWCFG2">USB_GHWCFG2</a></td>
    <td>0x7e980048</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fcfffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GHWCFG3">USB_GHWCFG3</a></td>
    <td>0x7e98004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_GHWCFG4">USB_GHWCFG4</a></td>
    <td>0x7e980050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffc03f</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GLPMCFG</td>
    <td>0x7e980054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GAXIDEV</td>
    <td>0x7e980054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GMDIOCSR</td>
    <td>0x7e980080</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_MDIO_CSR</td>
    <td>0x7e980080</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_MDIO_GEN</td>
    <td>0x7e980084</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GMDIOGEN</td>
    <td>0x7e980084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV</td>
    <td>0x7e980088</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GVBUSDRV</td>
    <td>0x7e980088</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HPTXFSIZ</td>
    <td>0x7e980100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ1</td>
    <td>0x7e980104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPTXF1">USB_DIEPTXF1</a></td>
    <td>0x7e980104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ2</td>
    <td>0x7e980108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF2</td>
    <td>0x7e980108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF3</td>
    <td>0x7e98010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ3</td>
    <td>0x7e98010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ4</td>
    <td>0x7e980110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF4</td>
    <td>0x7e980110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF5</td>
    <td>0x7e980114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ5</td>
    <td>0x7e980114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ6</td>
    <td>0x7e980118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF6</td>
    <td>0x7e980118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF7</td>
    <td>0x7e98011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ7</td>
    <td>0x7e98011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ8</td>
    <td>0x7e980120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF8</td>
    <td>0x7e980120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ9</td>
    <td>0x7e980124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF9</td>
    <td>0x7e980124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF10</td>
    <td>0x7e980128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ10</td>
    <td>0x7e980128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF11</td>
    <td>0x7e98012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ11</td>
    <td>0x7e98012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ12</td>
    <td>0x7e980130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF12</td>
    <td>0x7e980130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ13</td>
    <td>0x7e980134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF13</td>
    <td>0x7e980134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF14</td>
    <td>0x7e980138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ14</td>
    <td>0x7e980138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ15</td>
    <td>0x7e98013c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF15</td>
    <td>0x7e98013c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HCFG">USB_HCFG</a></td>
    <td>0x7e980400</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HFIR">USB_HFIR</a></td>
    <td>0x7e980404</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HFNUM">USB_HFNUM</a></td>
    <td>0x7e980408</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HPTXSTS">USB_HPTXSTS</a></td>
    <td>0x7e980410</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HAINT</td>
    <td>0x7e980414</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HAINTMSK</td>
    <td>0x7e980418</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HPRT">USB_HPRT</a></td>
    <td>0x7e980440</td>
    <td>RW</td>
    <td>19</td>
    <td>0x0007fdff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HCCHAR0">USB_HCCHAR0</a></td>
    <td>0x7e980500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HCSPLT0">USB_HCSPLT0</a></td>
    <td>0x7e980504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HCINT0">USB_HCINT0</a></td>
    <td>0x7e980508</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK0</td>
    <td>0x7e98050c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_HCTSIZ0">USB_HCTSIZ0</a></td>
    <td>0x7e980510</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA0</td>
    <td>0x7e980514</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR1</td>
    <td>0x7e980520</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT1</td>
    <td>0x7e980524</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT1</td>
    <td>0x7e980528</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK1</td>
    <td>0x7e98052c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ1</td>
    <td>0x7e980530</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA1</td>
    <td>0x7e980534</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR2</td>
    <td>0x7e980540</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT2</td>
    <td>0x7e980544</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT2</td>
    <td>0x7e980548</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK2</td>
    <td>0x7e98054c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ2</td>
    <td>0x7e980550</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA2</td>
    <td>0x7e980554</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR3</td>
    <td>0x7e980560</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT3</td>
    <td>0x7e980564</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT3</td>
    <td>0x7e980568</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK3</td>
    <td>0x7e98056c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ3</td>
    <td>0x7e980570</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA3</td>
    <td>0x7e980574</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR4</td>
    <td>0x7e980580</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT4</td>
    <td>0x7e980584</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT4</td>
    <td>0x7e980588</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK4</td>
    <td>0x7e98058c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ4</td>
    <td>0x7e980590</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA4</td>
    <td>0x7e980594</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR5</td>
    <td>0x7e9805a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT5</td>
    <td>0x7e9805a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT5</td>
    <td>0x7e9805a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK5</td>
    <td>0x7e9805ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ5</td>
    <td>0x7e9805b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA5</td>
    <td>0x7e9805b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR6</td>
    <td>0x7e9805c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT6</td>
    <td>0x7e9805c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT6</td>
    <td>0x7e9805c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK6</td>
    <td>0x7e9805cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ6</td>
    <td>0x7e9805d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA6</td>
    <td>0x7e9805d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR7</td>
    <td>0x7e9805e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT7</td>
    <td>0x7e9805e4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT7</td>
    <td>0x7e9805e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK7</td>
    <td>0x7e9805ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ7</td>
    <td>0x7e9805f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA7</td>
    <td>0x7e9805f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DCFG">USB_DCFG</a></td>
    <td>0x7e980800</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03fc1ff7</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DCTL">USB_DCTL</a></td>
    <td>0x7e980804</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000efff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DSTS">USB_DSTS</a></td>
    <td>0x7e980808</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff0f</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPMSK</td>
    <td>0x7e980810</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPMSK</td>
    <td>0x7e980814</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DAINT">USB_DAINT</a></td>
    <td>0x7e980818</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DAINTMSK</td>
    <td>0x7e98081c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR1</td>
    <td>0x7e980820</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR2</td>
    <td>0x7e980824</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DVBUSDIS</td>
    <td>0x7e980828</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DVBUSPULSE">USB_DVBUSPULSE</a></td>
    <td>0x7e98082c</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR3</td>
    <td>0x7e980830</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DTHRCTL">USB_DTHRCTL</a></td>
    <td>0x7e980830</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fff0fff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPEMPMSK">USB_DIEPEMPMSK</a></td>
    <td>0x7e980834</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR4</td>
    <td>0x7e980834</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPCTL0">USB_DIEPCTL0</a></td>
    <td>0x7e980900</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPINT0">USB_DIEPINT0</a></td>
    <td>0x7e980908</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DIEPTSIZ0">USB_DIEPTSIZ0</a></td>
    <td>0x7e980910</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA0</td>
    <td>0x7e980914</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DTXFSTS0">USB_DTXFSTS0</a></td>
    <td>0x7e980918</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB0</td>
    <td>0x7e980918</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL1</td>
    <td>0x7e980920</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT1</td>
    <td>0x7e980928</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ1</td>
    <td>0x7e980930</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA1</td>
    <td>0x7e980934</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS1</td>
    <td>0x7e980938</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB1</td>
    <td>0x7e980938</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL2</td>
    <td>0x7e980940</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT2</td>
    <td>0x7e980948</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ2</td>
    <td>0x7e980950</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA2</td>
    <td>0x7e980954</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS2</td>
    <td>0x7e980958</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB2</td>
    <td>0x7e980958</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL3</td>
    <td>0x7e980960</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT3</td>
    <td>0x7e980968</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ3</td>
    <td>0x7e980970</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA3</td>
    <td>0x7e980974</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS3</td>
    <td>0x7e980978</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB3</td>
    <td>0x7e980978</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL4</td>
    <td>0x7e980980</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT4</td>
    <td>0x7e980988</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ4</td>
    <td>0x7e980990</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA4</td>
    <td>0x7e980994</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB4</td>
    <td>0x7e980998</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS4</td>
    <td>0x7e980998</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL5</td>
    <td>0x7e9809a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT5</td>
    <td>0x7e9809a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ5</td>
    <td>0x7e9809b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA5</td>
    <td>0x7e9809b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB5</td>
    <td>0x7e9809b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS5</td>
    <td>0x7e9809b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL6</td>
    <td>0x7e9809c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT6</td>
    <td>0x7e9809c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ6</td>
    <td>0x7e9809d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA6</td>
    <td>0x7e9809d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB6</td>
    <td>0x7e9809d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS6</td>
    <td>0x7e9809d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL7</td>
    <td>0x7e9809e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT7</td>
    <td>0x7e9809e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ7</td>
    <td>0x7e9809f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA7</td>
    <td>0x7e9809f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB7</td>
    <td>0x7e9809f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS7</td>
    <td>0x7e9809f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL8</td>
    <td>0x7e980a00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT8</td>
    <td>0x7e980a08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ8</td>
    <td>0x7e980a10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA8</td>
    <td>0x7e980a14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB8</td>
    <td>0x7e980a18</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS8</td>
    <td>0x7e980a18</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL9</td>
    <td>0x7e980a20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT9</td>
    <td>0x7e980a28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ9</td>
    <td>0x7e980a30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA9</td>
    <td>0x7e980a34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB9</td>
    <td>0x7e980a38</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS9</td>
    <td>0x7e980a38</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL10</td>
    <td>0x7e980a40</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT10</td>
    <td>0x7e980a48</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ10</td>
    <td>0x7e980a50</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA10</td>
    <td>0x7e980a54</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS10</td>
    <td>0x7e980a58</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB10</td>
    <td>0x7e980a58</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL11</td>
    <td>0x7e980a60</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT11</td>
    <td>0x7e980a68</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ11</td>
    <td>0x7e980a70</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA11</td>
    <td>0x7e980a74</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB11</td>
    <td>0x7e980a78</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS11</td>
    <td>0x7e980a78</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL12</td>
    <td>0x7e980a80</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT12</td>
    <td>0x7e980a88</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ12</td>
    <td>0x7e980a90</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA12</td>
    <td>0x7e980a94</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB12</td>
    <td>0x7e980a98</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS12</td>
    <td>0x7e980a98</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL13</td>
    <td>0x7e980aa0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT13</td>
    <td>0x7e980aa8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ13</td>
    <td>0x7e980ab0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA13</td>
    <td>0x7e980ab4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB13</td>
    <td>0x7e980ab8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS13</td>
    <td>0x7e980ab8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL14</td>
    <td>0x7e980ac0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT14</td>
    <td>0x7e980ac8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ14</td>
    <td>0x7e980ad0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA14</td>
    <td>0x7e980ad4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB14</td>
    <td>0x7e980ad8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS14</td>
    <td>0x7e980ad8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL15</td>
    <td>0x7e980ae0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT15</td>
    <td>0x7e980ae8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ15</td>
    <td>0x7e980af0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA15</td>
    <td>0x7e980af4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB15</td>
    <td>0x7e980af8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS15</td>
    <td>0x7e980af8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPCTL0">USB_DOEPCTL0</a></td>
    <td>0x7e980b00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPINT0">USB_DOEPINT0</a></td>
    <td>0x7e980b08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPTSIZ0">USB_DOEPTSIZ0</a></td>
    <td>0x7e980b10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA0</td>
    <td>0x7e980b14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB5</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB13</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB8</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB2</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB6</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB14</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB7</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB12</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB4</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB0</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB10</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB9</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB15</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB1</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB3</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB11</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL1</td>
    <td>0x7e980b20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT1</td>
    <td>0x7e980b28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ1</td>
    <td>0x7e980b30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA1</td>
    <td>0x7e980b34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL2</td>
    <td>0x7e980b40</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT2</td>
    <td>0x7e980b48</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ2</td>
    <td>0x7e980b50</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA2</td>
    <td>0x7e980b54</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL3</td>
    <td>0x7e980b60</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT3</td>
    <td>0x7e980b68</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ3</td>
    <td>0x7e980b70</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA3</td>
    <td>0x7e980b74</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL4</td>
    <td>0x7e980b80</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT4</td>
    <td>0x7e980b88</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ4</td>
    <td>0x7e980b90</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA4</td>
    <td>0x7e980b94</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL5</td>
    <td>0x7e980ba0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT5</td>
    <td>0x7e980ba8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ5</td>
    <td>0x7e980bb0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA5</td>
    <td>0x7e980bb4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL6</td>
    <td>0x7e980bc0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT6</td>
    <td>0x7e980bc8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ6</td>
    <td>0x7e980bd0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA6</td>
    <td>0x7e980bd4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL7</td>
    <td>0x7e980be0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT7</td>
    <td>0x7e980be8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ7</td>
    <td>0x7e980bf0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA7</td>
    <td>0x7e980bf4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL8</td>
    <td>0x7e980c00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT8</td>
    <td>0x7e980c08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ8</td>
    <td>0x7e980c10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA8</td>
    <td>0x7e980c14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL9</td>
    <td>0x7e980c20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT9</td>
    <td>0x7e980c28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ9</td>
    <td>0x7e980c30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA9</td>
    <td>0x7e980c34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL10</td>
    <td>0x7e980c40</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT10</td>
    <td>0x7e980c48</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ10</td>
    <td>0x7e980c50</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA10</td>
    <td>0x7e980c54</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL11</td>
    <td>0x7e980c60</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT11</td>
    <td>0x7e980c68</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ11</td>
    <td>0x7e980c70</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA11</td>
    <td>0x7e980c74</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL12</td>
    <td>0x7e980c80</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT12</td>
    <td>0x7e980c88</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ12</td>
    <td>0x7e980c90</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA12</td>
    <td>0x7e980c94</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL13</td>
    <td>0x7e980ca0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT13</td>
    <td>0x7e980ca8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ13</td>
    <td>0x7e980cb0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA13</td>
    <td>0x7e980cb4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL14</td>
    <td>0x7e980cc0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT14</td>
    <td>0x7e980cc8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ14</td>
    <td>0x7e980cd0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA14</td>
    <td>0x7e980cd4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL15</td>
    <td>0x7e980ce0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT15</td>
    <td>0x7e980ce8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ15</td>
    <td>0x7e980cf0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA15</td>
    <td>0x7e980cf4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_PCGCR">USB_PCGCR</a></td>
    <td>0x7e980e00</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO0</td>
    <td>0x7e981000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO1</td>
    <td>0x7e982000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO2</td>
    <td>0x7e983000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO3</td>
    <td>0x7e984000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO4</td>
    <td>0x7e985000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO5</td>
    <td>0x7e986000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO6</td>
    <td>0x7e987000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO7</td>
    <td>0x7e988000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO8</td>
    <td>0x7e989000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO9</td>
    <td>0x7e98a000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO10</td>
    <td>0x7e98b000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO11</td>
    <td>0x7e98c000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO12</td>
    <td>0x7e98d000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO13</td>
    <td>0x7e98e000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO14</td>
    <td>0x7e98f000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO15</td>
    <td>0x7e990000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>USB_DFIFOn(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_DIEPCTLn(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_DIEPDMAn(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_DIEPINT_off(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZn(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_DTXFSTSn(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_HCINT_off(n)</td>
    <td>MACRO</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_AVALID</td>
    <td>8</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_BVALID</td>
    <td>4</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_CHRGVBUS</td>
    <td>32</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_DISCHRGVBUS</td>
    <td>64</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_DRVVBUS</td>
    <td>16</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_SESSEND</td>
    <td>1</td>
  </tr>
  <tr>
    <td>USB_VBUS_DRV_VBUSVALID</td>
    <td>2</td>
  </tr>
</table>
<h2><a name="USB_GOTGCTL">Register:USB_GOTGCTL (0x7e980000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GOTGCTL_SES_REQ_SCS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_SES_REQ</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>2</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_HST_NEG_SCS</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_HNP_REQ</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_HST_SET_HNP_EN</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_DEV_HNP_EN</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_CON_ID_STS</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_DBNC_TIME</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_A_SES_VLD</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_B_SES_VLD</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GOTGINT">Register:USB_GOTGINT (0x7e980004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_SES_END_DET</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_SES_REQ_SUC_STS_CHG</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_HST_NEG_SUC_STS_CHG</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>16</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_HST_NEG_DET</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_A_DEV_TOUT_CHG</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_DBNCE_DONE</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GAHBCFG">Register:USB_GAHBCFG (0x7e980008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GAHBCFG_GLBL_INTR_MSK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_H_BST_LEN</td>
    <td>1</td>
    <td>4</td>
    <td>0x0000001e</td>
    <td>0xffffffe1</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_DMA_EN</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>6</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_NP_TXF_EMP_LVL</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_P_TXF_EMP_LVL</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GUSBCFG">Register:USB_GUSBCFG (0x7e98000c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GUSBCFG_TOUT_CAL</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_PHY_IF</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_UTMI_SEL</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_FS_INTF</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_PHY_SEL</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_DDR_SEL</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_SRP_CAP</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_HNP_CAP</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_USB_TRD_TIM</td>
    <td>10</td>
    <td>13</td>
    <td>0x00003c00</td>
    <td>0xffffc3ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>14</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_PHY_LPWR_CLK_SEL</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_OTG_I2C_SEL</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_FS_LS</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_AUTO_RES</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_CLK_SUS_M</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_EXT_VBUS_DRV</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_EXT_VBUS_IND</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_TERM_SEL_DL_PULSE</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_IND_COMP</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_IND_PASS_THRU</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_IF_PROT_DIS</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>26</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_FORCE_HST_MODE</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_FORCE_DEV_MODE</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_CORRUPT_TX</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GRSTCTL">Register:USB_GRSTCTL (0x7e980010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GRSTCTL_C_SFT_RST</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_H_SFT_RST</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_FRM_CNTR_RST</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_INT_TKN_Q_FLSH</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_RXF_FLSH</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_TXF_FLSH</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_TXF_NUM</td>
    <td>6</td>
    <td>10</td>
    <td>0x000007c0</td>
    <td>0xfffff83f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_DMA_REQ</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_AHB_IDLE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GINTMSK">Register:USB_GINTMSK (0x7e980018)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GINTMSK_CUR_MOD</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_MODE_MIS</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_OTG_INT</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_SOF</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_RXF_LVL</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_NP_TXF_EMP</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_GIN_N_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_GOUT_NAK_EFF</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ULPI_CK_INT</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_I2C_INT</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ERLY_SUSP</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_USB_SUSP</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_USB_RST</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ENUM_DONE</td>
    <td>13</td>
    <td>13</td>
    <td>0x00002000</td>
    <td>0xffffdfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ISO_OUT_DROP</td>
    <td>14</td>
    <td>14</td>
    <td>0x00004000</td>
    <td>0xffffbfff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_EOPF</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>16</td>
    <td>16</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_EP_MIS</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_IEP_INT</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_OEP_INT</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_INCOMPL_ISO_IN</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_INCOMPL_ISO_OUT</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_INCOMPL_P</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_FET_SUSP</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>22</td>
    <td>20</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>23</td>
    <td>23</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_PRT_INT</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_HCH_INT</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_P_TXF_EMP</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>27</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_CON_ID_STS_CHNG</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_DISCONN_INT</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_SESS_REQ_INT</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_WK_UP_INT</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GRXSTSP">Register:USB_GRXSTSP (0x7e980020)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_EP_NUM</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_CH_NUM</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>-1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_BCNT</td>
    <td>4</td>
    <td>14</td>
    <td>0x00007ff0</td>
    <td>0xffff800f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_BCNT</td>
    <td>4</td>
    <td>14</td>
    <td>0x00007ff0</td>
    <td>0xffff800f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_DPID</td>
    <td>15</td>
    <td>16</td>
    <td>0x00018000</td>
    <td>0xfffe7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_DPID</td>
    <td>15</td>
    <td>16</td>
    <td>0x00018000</td>
    <td>0xfffe7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_PKT_STS</td>
    <td>17</td>
    <td>20</td>
    <td>0x001e0000</td>
    <td>0xffe1ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_PKT_STS</td>
    <td>17</td>
    <td>20</td>
    <td>0x001e0000</td>
    <td>0xffe1ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>14</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_FN</td>
    <td>21</td>
    <td>24</td>
    <td>0x01e00000</td>
    <td>0xfe1fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>21</td>
    <td>16</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="USB_GRXFSIZ">Register:USB_GRXFSIZ (0x7e980024)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GRXFSIZ_GRXF_DEP</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GNPTXFSIZ">Register:USB_GNPTXFSIZ (0x7e980028)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_NP_TXF_ST_ADDR</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_IN_EP_TXF0_ST_ADDR</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_IN_EP_TXF0_DEP</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_NP_TXF_DEP</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>16</td>
    <td>-1</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>32</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="USB_GNPTXSTS">Register:USB_GNPTXSTS (0x7e98002c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GNPTXSTS_TXF_SPC_AVAIL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXSTS_TX_Q_SPC_AVAIL</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXSTS_TX_Q_TOP</td>
    <td>24</td>
    <td>30</td>
    <td>0x7f000000</td>
    <td>0x80ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GI2CCTL">Register:USB_GI2CCTL (0x7e980030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GI2CCTL_RW_DATA</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_REG_ADDR</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_ADDR</td>
    <td>16</td>
    <td>22</td>
    <td>0x007f0000</td>
    <td>0xff80ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_EN</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>24</td>
    <td>24</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_SUSP_CTL</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_DEV_ADR</td>
    <td>26</td>
    <td>27</td>
    <td>0x0c000000</td>
    <td>0xf3ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_DAT_SE0</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_RW</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_BSY_DNE</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GPVNDCTL">Register:USB_GPVNDCTL (0x7e980034)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_REG_DATA</td>
    <td>0</td>
    <td>7</td>
    <td>0x000000ff</td>
    <td>0xffffff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_CTRL_ULPI</td>
    <td>8</td>
    <td>13</td>
    <td>0x00003f00</td>
    <td>0xffffc0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_CTRL_UTMI</td>
    <td>8</td>
    <td>11</td>
    <td>0x00000f00</td>
    <td>0xfffff0ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>14</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_REG_ADDR</td>
    <td>16</td>
    <td>21</td>
    <td>0x003f0000</td>
    <td>0xffc0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_REG_WR</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>23</td>
    <td>24</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_NEW_REG_REQ</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_STS_BSY</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_STS_DONE</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>28</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_DIS_ULPI_DRVR</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GGPIO">Register:USB_GGPIO (0x7e980038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GGPIO_GPI</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GGPIO_GPO</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GHWCFG2">Register:USB_GHWCFG2 (0x7e980048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GHWCFG2_MODE</td>
    <td>0</td>
    <td>2</td>
    <td>0x00000007</td>
    <td>0xfffffff8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_ARCHITECTURE</td>
    <td>3</td>
    <td>4</td>
    <td>0x00000018</td>
    <td>0xffffffe7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_SINGLE_POINT</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_HSPHY_INTERFACE</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_FSPHY_INTERFACE</td>
    <td>8</td>
    <td>9</td>
    <td>0x00000300</td>
    <td>0xfffffcff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>10</td>
    <td>12</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>16</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_NUM_EPS</td>
    <td>13</td>
    <td>10</td>
    <td>0x0000000000</td>
    <td>0xffffffff11</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>15</td>
    <td>17</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_NUM_HOST_CHAN</td>
    <td>17</td>
    <td>14</td>
    <td>0x0000000000</td>
    <td>0xffffffff11</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_EN_PERIO_HOST</td>
    <td>18</td>
    <td>18</td>
    <td>0x00040000</td>
    <td>0xfffbffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_DFIFO_DYNAMIC</td>
    <td>19</td>
    <td>19</td>
    <td>0x00080000</td>
    <td>0xfff7ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>20</td>
    <td>21</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_NPERIO_TX_QUEUE_DEPTH</td>
    <td>22</td>
    <td>23</td>
    <td>0x00c00000</td>
    <td>0xff3fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_PERIO_TX_QUEUE_DEPTH</td>
    <td>24</td>
    <td>25</td>
    <td>0x03000000</td>
    <td>0xfcffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_TOKEN_QUEUE_DEPTH</td>
    <td>26</td>
    <td>30</td>
    <td>0x7c000000</td>
    <td>0x83ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GHWCFG3">Register:USB_GHWCFG3 (0x7e98004c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GHWCFG3_TRANS_COUNT_WIDTH</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_PACKET_COUNT_WIDTH</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_MODE</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_I2C_INTERFACE</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_VENDOR_CTL_INTERFACE</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_RM_OPT_FEATURES</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_SYNC_RESET_TYPE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_DFIFO_DEPTH</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_GHWCFG4">Register:USB_GHWCFG4 (0x7e980050)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GHWCFG4_NUM_PERIO_EPS</td>
    <td>0</td>
    <td>3</td>
    <td>0x0000000f</td>
    <td>0xfffffff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_PWROPT</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_MIN_AHB_FREQ_LESSTHAN_60</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>13</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_HSPHY_DWIDTH</td>
    <td>14</td>
    <td>15</td>
    <td>0x0000c000</td>
    <td>0xffff3fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_NUM_CRL_EPS</td>
    <td>16</td>
    <td>19</td>
    <td>0x000f0000</td>
    <td>0xfff0ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_IDDIG_FILTER</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_VBUSVALID_FILTER</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_A_VALID_FILTER</td>
    <td>22</td>
    <td>22</td>
    <td>0x00400000</td>
    <td>0xffbfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_B_VALID_FILTER</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_SESSIONEND_FILTER</td>
    <td>24</td>
    <td>24</td>
    <td>0x01000000</td>
    <td>0xfeffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_DED_TX_FIFO</td>
    <td>25</td>
    <td>25</td>
    <td>0x02000000</td>
    <td>0xfdffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_NUM_IN_EPS</td>
    <td>26</td>
    <td>27</td>
    <td>0x0c000000</td>
    <td>0xf3ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>28</td>
    <td>29</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_DESC_DMA</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_DESC_DMA_DYNAMIC</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DIEPTXF1">Register:USB_DIEPTXF1 (0x7e980104)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DIEPTXF1_FIFO_STADDR</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTXF1_FIFO_SIZE</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HCFG">Register:USB_HCFG (0x7e980400)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HCFG_LS_PHY_CLK_SEL</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCFG_LS_SUPP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HFIR">Register:USB_HFIR (0x7e980404)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HFIR_IN</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HFNUM">Register:USB_HFNUM (0x7e980408)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HFNUM_NUM</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HFNUM_REM</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HPTXSTS">Register:USB_HPTXSTS (0x7e980410)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HPTXSTS_HPTXFSPCAVAIL</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPTXSTS_HPTXQSPCAVAIL</td>
    <td>16</td>
    <td>23</td>
    <td>0x00ff0000</td>
    <td>0xff00ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPTXSTS_HPTXQTOP</td>
    <td>24</td>
    <td>31</td>
    <td>0xff000000</td>
    <td>0x00ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HPRT">Register:USB_HPRT (0x7e980440)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HPRT_CONN_STS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_CONN_DET</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_ENA</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_EN_CHNG</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_OVR_CURR_ACT</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_OVR_CURR_CHNG</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_RES</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_SUSP</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_RST</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>9</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_HPRT_LN_STS</td>
    <td>10</td>
    <td>11</td>
    <td>0x00000c00</td>
    <td>0xfffff3ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_PWR</td>
    <td>12</td>
    <td>12</td>
    <td>0x00001000</td>
    <td>0xffffefff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_TST_CTL</td>
    <td>13</td>
    <td>16</td>
    <td>0x0001e000</td>
    <td>0xfffe1fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_SPD</td>
    <td>17</td>
    <td>18</td>
    <td>0x00060000</td>
    <td>0xfff9ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HCCHAR0">Register:USB_HCCHAR0 (0x7e980500)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HCCHAR0_MPS</td>
    <td>0</td>
    <td>10</td>
    <td>0x000007ff</td>
    <td>0xfffff800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_EP_NUM</td>
    <td>11</td>
    <td>14</td>
    <td>0x00007800</td>
    <td>0xffff87ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_EP_DIR</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>16</td>
    <td>16</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_LSPD_DEV</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_EP_TYPE</td>
    <td>18</td>
    <td>19</td>
    <td>0x000c0000</td>
    <td>0xfff3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_MC_EC</td>
    <td>20</td>
    <td>21</td>
    <td>0x00300000</td>
    <td>0xffcfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_DEV_ADDR</td>
    <td>22</td>
    <td>28</td>
    <td>0x1fc00000</td>
    <td>0xe03fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_ODD_FRM</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_CH_DIS</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_CH_ENA</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HCSPLT0">Register:USB_HCSPLT0 (0x7e980504)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HCSPLT0_PRT_ADDR</td>
    <td>0</td>
    <td>6</td>
    <td>0x0000007f</td>
    <td>0xffffff80</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_HUB_ADDR</td>
    <td>7</td>
    <td>13</td>
    <td>0x00003f80</td>
    <td>0xffffc07f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_XACT_POS</td>
    <td>14</td>
    <td>15</td>
    <td>0x0000c000</td>
    <td>0xffff3fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_COMP_SPLT</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>30</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_SPLT_ENA</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HCINT0">Register:USB_HCINT0 (0x7e980508)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HCINT0_XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_CH_HLTD</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_AHB_ERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_STALL</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_NAK</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_ACK</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_NYET</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_XACT_ERR</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_BBL_ERR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_FRM_OVRUN</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_DATA_TGL_ERR</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_HCTSIZ0">Register:USB_HCTSIZ0 (0x7e980510)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_XFER_SIZE</td>
    <td>0</td>
    <td>18</td>
    <td>0x0007ffff</td>
    <td>0xfff80000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_PKT_CNT</td>
    <td>19</td>
    <td>28</td>
    <td>0x1ff80000</td>
    <td>0xe007ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_PID</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_DO_PNG</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DCFG">Register:USB_DCFG (0x7e980800)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DCFG_DEV_SPD</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_NZ_STS_OUT_HSHK</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>3</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DCFG_DEV_ADDR</td>
    <td>4</td>
    <td>10</td>
    <td>0x000007f0</td>
    <td>0xfffff80f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_PER_FR_INT</td>
    <td>11</td>
    <td>12</td>
    <td>0x00001800</td>
    <td>0xffffe7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>13</td>
    <td>17</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DCFG_EP_MIS_CNT</td>
    <td>18</td>
    <td>22</td>
    <td>0x007c0000</td>
    <td>0xff83ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_DESC_DMA</td>
    <td>23</td>
    <td>23</td>
    <td>0x00800000</td>
    <td>0xff7fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_PER_SCH_INTV</td>
    <td>24</td>
    <td>25</td>
    <td>0x03000000</td>
    <td>0xfcffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DCTL">Register:USB_DCTL (0x7e980804)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DCTL_RMT_WKUP_SIG</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_SFT_DISCON</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_GNP_IN_NAK_STS</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_GOUT_NAK_STS</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_TST_CTL</td>
    <td>4</td>
    <td>6</td>
    <td>0x00000070</td>
    <td>0xffffff8f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_SGNP_IN_NAK</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_CGNP_IN_NAK</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_SGOUT_NAK</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_CGOUT_NAK</td>
    <td>10</td>
    <td>10</td>
    <td>0x00000400</td>
    <td>0xfffffbff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_PWRON_PRG_DONE</td>
    <td>11</td>
    <td>11</td>
    <td>0x00000800</td>
    <td>0xfffff7ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>12</td>
    <td>12</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DCTL_GMC</td>
    <td>13</td>
    <td>14</td>
    <td>0x00006000</td>
    <td>0xffff9fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_IGN_FRM_NUM</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DSTS">Register:USB_DSTS (0x7e980808)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DSTS_SUSP_STS</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DSTS_ENUM_SPD</td>
    <td>1</td>
    <td>2</td>
    <td>0x00000006</td>
    <td>0xfffffff9</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DSTS_ERRTIC_ERR</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DSTS_SOF_FN</td>
    <td>8</td>
    <td>21</td>
    <td>0x003fff00</td>
    <td>0xffc000ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DAINT">Register:USB_DAINT (0x7e980818)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DAINT_IN_EP_INT</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DAINT_OUT_EP_INT</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DVBUSPULSE">Register:USB_DVBUSPULSE (0x7e98082c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DVBUSPULSE_PULSE</td>
    <td>0</td>
    <td>11</td>
    <td>0x00000fff</td>
    <td>0xfffff000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DTHRCTL">Register:USB_DTHRCTL (0x7e980830)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DTHRCTL_NON_ISO_THR_EN</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_ISO_THR_EN</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_TX_THR_LEN</td>
    <td>2</td>
    <td>10</td>
    <td>0x000007fc</td>
    <td>0xfffff803</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>11</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_RX_THR_EN</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_RX_THR_LEN</td>
    <td>17</td>
    <td>26</td>
    <td>0x07fe0000</td>
    <td>0xf801ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_ARB_PRK_EN</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DIEPEMPMSK">Register:USB_DIEPEMPMSK (0x7e980834)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DIEPEMPMSK_EP_TXF_EMP_MSK</td>
    <td>0</td>
    <td>15</td>
    <td>0x0000ffff</td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DIEPCTL0">Register:USB_DIEPCTL0 (0x7e980900)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_MPS</td>
    <td>0</td>
    <td>10</td>
    <td>0x000007ff</td>
    <td>0xfffff800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_NEXT_EP</td>
    <td>11</td>
    <td>14</td>
    <td>0x00007800</td>
    <td>0xffff87ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_USB_ACT_EP</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_DPID</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_EO_FR_NUM</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_NAK_STS</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_TYPE</td>
    <td>18</td>
    <td>19</td>
    <td>0x000c0000</td>
    <td>0xfff3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SNP</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_STALL</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_TXF_NUM</td>
    <td>22</td>
    <td>25</td>
    <td>0x03c00000</td>
    <td>0xfc3fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_CNAK</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SNAK</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_EVEN_FR</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_D0_PID</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_D1_PID</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_ODD_FR</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_DIS</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>30</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_ENA</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DIEPINT0">Register:USB_DIEPINT0 (0x7e980908)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DIEPINT0_XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_EP_DISBLD</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_AHB_ERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_SETUP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_TIMEOUT</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_IN_TKN_TXFEMP</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_OUT_TKN_EP_DIS</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_IN_TKN_EP_MIS</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_STS_PHSE_RCVD</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_IN_EP_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_BACK2BACK_SETUP</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_TXF_EMPTY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_TX_FIFO_UNDRN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_OUT_PKT_ERR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_BNA</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="USB_DIEPTSIZ0">Register:USB_DIEPTSIZ0 (0x7e980910)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_XFERSIZE</td>
    <td>0</td>
    <td>18</td>
    <td>0x0007ffff</td>
    <td>0xfff80000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_PKT_CNT</td>
    <td>19</td>
    <td>28</td>
    <td>0x1ff80000</td>
    <td>0xe007ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_RX_DPID</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_MC</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_SUP_CNT</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>31</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="USB_DTXFSTS0">Register:USB_DTXFSTS0 (0x7e980918)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>0</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DTXFSTS0_SPC_AVAIL</td>
    <td>16</td>
    <td>31</td>
    <td>0xffff0000</td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DOEPCTL0">Register:USB_DOEPCTL0 (0x7e980b00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_MPS</td>
    <td>0</td>
    <td>10</td>
    <td>0x000007ff</td>
    <td>0xfffff800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_NEXT_EP</td>
    <td>11</td>
    <td>14</td>
    <td>0x00007800</td>
    <td>0xffff87ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_USB_ACT_EP</td>
    <td>15</td>
    <td>15</td>
    <td>0x00008000</td>
    <td>0xffff7fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_DPID</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_EO_FR_NUM</td>
    <td>16</td>
    <td>16</td>
    <td>0x00010000</td>
    <td>0xfffeffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_NAK_STS</td>
    <td>17</td>
    <td>17</td>
    <td>0x00020000</td>
    <td>0xfffdffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>17</td>
    <td>15</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_TYPE</td>
    <td>18</td>
    <td>19</td>
    <td>0x000c0000</td>
    <td>0xfff3ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SNP</td>
    <td>20</td>
    <td>20</td>
    <td>0x00100000</td>
    <td>0xffefffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_STALL</td>
    <td>21</td>
    <td>21</td>
    <td>0x00200000</td>
    <td>0xffdfffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_TXF_NUM</td>
    <td>22</td>
    <td>25</td>
    <td>0x03c00000</td>
    <td>0xfc3fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_CNAK</td>
    <td>26</td>
    <td>26</td>
    <td>0x04000000</td>
    <td>0xfbffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SNAK</td>
    <td>27</td>
    <td>27</td>
    <td>0x08000000</td>
    <td>0xf7ffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_D0_PID</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_EVEN_FR</td>
    <td>28</td>
    <td>28</td>
    <td>0x10000000</td>
    <td>0xefffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_ODD_FR</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_D1_PID</td>
    <td>29</td>
    <td>29</td>
    <td>0x20000000</td>
    <td>0xdfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>29</td>
    <td>27</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>30</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_DIS</td>
    <td>30</td>
    <td>30</td>
    <td>0x40000000</td>
    <td>0xbfffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_ENA</td>
    <td>31</td>
    <td>31</td>
    <td>0x80000000</td>
    <td>0x7fffffff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DOEPINT0">Register:USB_DOEPINT0 (0x7e980b08)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DOEPINT0_XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_EP_DISBLD</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_AHB_ERR</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_TIMEOUT</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_SETUP</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>4</td>
    <td>2</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_IN_TKN_TXFEMP</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_OUT_TKN_EP_DIS</td>
    <td>4</td>
    <td>4</td>
    <td>0x00000010</td>
    <td>0xffffffef</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_IN_TKN_EP_MIS</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_STS_PHSE_RCVD</td>
    <td>5</td>
    <td>5</td>
    <td>0x00000020</td>
    <td>0xffffffdf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>5</td>
    <td>3</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>6</td>
    <td>4</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_BACK2BACK_SETUP</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_IN_EP_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
    <td>0x00000040</td>
    <td>0xffffffbf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>7</td>
    <td>5</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_TXF_EMPTY</td>
    <td>7</td>
    <td>7</td>
    <td>0x00000080</td>
    <td>0xffffff7f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_OUT_PKT_ERR</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_TX_FIFO_UNDRN</td>
    <td>8</td>
    <td>8</td>
    <td>0x00000100</td>
    <td>0xfffffeff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>9</td>
    <td>7</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_BNA</td>
    <td>9</td>
    <td>9</td>
    <td>0x00000200</td>
    <td>0xfffffdff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="USB_DOEPTSIZ0">Register:USB_DOEPTSIZ0 (0x7e980b10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_XFERSIZE</td>
    <td>0</td>
    <td>18</td>
    <td>0x0007ffff</td>
    <td>0xfff80000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_PKT_CNT</td>
    <td>19</td>
    <td>28</td>
    <td>0x1ff80000</td>
    <td>0xe007ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_SUP_CNT</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_MC</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_RX_DPID</td>
    <td>29</td>
    <td>30</td>
    <td>0x60000000</td>
    <td>0x9fffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>missing definiton</td>
    <td>31</td>
    <td>28</td>
    <td>NA</td>
    <td>NA</td>
    <td>NA</td>
  </tr>
</table>
<h2><a name="USB_PCGCR">Register:USB_PCGCR (0x7e980e00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_PCGCR_STOP_PCLK</td>
    <td>0</td>
    <td>0</td>
    <td>0x00000001</td>
    <td>0xfffffffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_GATE_HCLK</td>
    <td>1</td>
    <td>1</td>
    <td>0x00000002</td>
    <td>0xfffffffd</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_PWR_CLMP</td>
    <td>2</td>
    <td>2</td>
    <td>0x00000004</td>
    <td>0xfffffffb</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_RST_PDWN_MODULE</td>
    <td>3</td>
    <td>3</td>
    <td>0x00000008</td>
    <td>0xfffffff7</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="V3D">V3D</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ec00000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>V3D_IDENT0</td>
    <td>0x7ec00000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_IDENT1</td>
    <td>0x7ec00004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_IDENT2</td>
    <td>0x7ec00008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_IDENT3</td>
    <td>0x7ec0000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SCRATCH</td>
    <td>0x7ec00010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_L2CACTL</td>
    <td>0x7ec00020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SLCACTL</td>
    <td>0x7ec00024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_INTCTL</td>
    <td>0x7ec00030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_INTENA</td>
    <td>0x7ec00034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_INTDIS</td>
    <td>0x7ec00038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0CS</td>
    <td>0x7ec00100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1CS</td>
    <td>0x7ec00104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0EA</td>
    <td>0x7ec00108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1EA</td>
    <td>0x7ec0010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0CA</td>
    <td>0x7ec00110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1CA</td>
    <td>0x7ec00114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT00RA0</td>
    <td>0x7ec00118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT01RA0</td>
    <td>0x7ec0011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0LC</td>
    <td>0x7ec00120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1LC</td>
    <td>0x7ec00124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0PC</td>
    <td>0x7ec00128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1PC</td>
    <td>0x7ec0012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCS</td>
    <td>0x7ec00130</td>
    <td>RW</td>
    <td>9</td>
    <td>0x0000013f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BFC</td>
    <td>0x7ec00134</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_RFC</td>
    <td>0x7ec00138</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPCA</td>
    <td>0x7ec00300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPCS</td>
    <td>0x7ec00304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPOA</td>
    <td>0x7ec00308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPOS</td>
    <td>0x7ec0030c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BXCF</td>
    <td>0x7ec00310</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQRSV0</td>
    <td>0x7ec00410</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQRSV1</td>
    <td>0x7ec00414</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQCNTL</td>
    <td>0x7ec00418</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQCSTAT</td>
    <td>0x7ec0041c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQPC</td>
    <td>0x7ec00430</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQUA</td>
    <td>0x7ec00434</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQUL</td>
    <td>0x7ec00438</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQCS</td>
    <td>0x7ec0043c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffbf</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_VPACNTL</td>
    <td>0x7ec00500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_VPMBASE</td>
    <td>0x7ec00504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRC</td>
    <td>0x7ec00670</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRE</td>
    <td>0x7ec00674</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR0</td>
    <td>0x7ec00680</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS0</td>
    <td>0x7ec00684</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR1</td>
    <td>0x7ec00688</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS1</td>
    <td>0x7ec0068c</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR2</td>
    <td>0x7ec00690</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS2</td>
    <td>0x7ec00694</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR3</td>
    <td>0x7ec00698</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS3</td>
    <td>0x7ec0069c</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR4</td>
    <td>0x7ec006a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS4</td>
    <td>0x7ec006a4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR5</td>
    <td>0x7ec006a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS5</td>
    <td>0x7ec006ac</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR6</td>
    <td>0x7ec006b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS6</td>
    <td>0x7ec006b4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR7</td>
    <td>0x7ec006b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS7</td>
    <td>0x7ec006bc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR8</td>
    <td>0x7ec006c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS8</td>
    <td>0x7ec006c4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR9</td>
    <td>0x7ec006c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS9</td>
    <td>0x7ec006cc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR10</td>
    <td>0x7ec006d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS10</td>
    <td>0x7ec006d4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR11</td>
    <td>0x7ec006d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS11</td>
    <td>0x7ec006dc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR12</td>
    <td>0x7ec006e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS12</td>
    <td>0x7ec006e4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR13</td>
    <td>0x7ec006e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS13</td>
    <td>0x7ec006ec</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR14</td>
    <td>0x7ec006f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS14</td>
    <td>0x7ec006f4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR15</td>
    <td>0x7ec006f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS15</td>
    <td>0x7ec006fc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBCFG</td>
    <td>0x7ec00e00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSCS</td>
    <td>0x7ec00e04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSCFG</td>
    <td>0x7ec00e08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSSR</td>
    <td>0x7ec00e0c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR0</td>
    <td>0x7ec00e10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR1</td>
    <td>0x7ec00e14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR2</td>
    <td>0x7ec00e18</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR3</td>
    <td>0x7ec00e1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQRUN</td>
    <td>0x7ec00e20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQHLT</td>
    <td>0x7ec00e24</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQSTP</td>
    <td>0x7ec00e28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQITE</td>
    <td>0x7ec00e2c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQITC</td>
    <td>0x7ec00e30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQGHC</td>
    <td>0x7ec00e34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQGHG</td>
    <td>0x7ec00e38</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQGHH</td>
    <td>0x7ec00e3c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBGE</td>
    <td>0x7ec00f00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBG0</td>
    <td>0x7ec00f04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBGB</td>
    <td>0x7ec00f08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBGR</td>
    <td>0x7ec00f0c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBGS</td>
    <td>0x7ec00f10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_ERRSTAT</td>
    <td>0x7ec00f20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>V3D_BASE_ADDRESS</td>
    <td>0x1A005000</td>
  </tr>
  <tr>
    <td>V3D_MEM1_BASE_ADDRESS</td>
    <td>0x1A00B000</td>
  </tr>
  <tr>
    <td>V3D_MEM2_BASE_ADDRESS</td>
    <td>0x1A00C000</td>
  </tr>
</table>
<hr/>
<h1><a name="VCE">VCE</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7f100000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>VCE_DATA_MEM_BASE</td>
    <td>0x7f100000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_PROGRAM_MEM_BASE</td>
    <td>0x7f110000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_REGISTERS_BASE</td>
    <td>0x7f120000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_STATUS</td>
    <td>0x7f140000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_VERSION</td>
    <td>0x7f140004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_PC_PF0</td>
    <td>0x7f140008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_PC_IF0</td>
    <td>0x7f14000c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_PC_RD0</td>
    <td>0x7f140010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_PC_EX0</td>
    <td>0x7f140014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_CONTROL</td>
    <td>0x7f140020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_SEMA_CLEAR</td>
    <td>0x7f140024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_SEMA_SET</td>
    <td>0x7f140028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_BAD_ADDR</td>
    <td>0x7f140030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VCE_SIM_DEBUG_OPTIONS</td>
    <td>0x7f140100</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>VCE_BAD_ADDR_OFFSET</td>
    <td>0x40030</td>
  </tr>
  <tr>
    <td>VCE_BUSY_BKPT</td>
    <td>0x00</td>
  </tr>
  <tr>
    <td>VCE_BUSY_DMAIN</td>
    <td>0x08</td>
  </tr>
  <tr>
    <td>VCE_BUSY_DMAOUT</td>
    <td>0x09</td>
  </tr>
  <tr>
    <td>VCE_BUSY_MEMSYNC</td>
    <td>0x0a</td>
  </tr>
  <tr>
    <td>VCE_BUSY_SLEEP</td>
    <td>0x0b</td>
  </tr>
  <tr>
    <td>VCE_BUSY_USER</td>
    <td>0x01</td>
  </tr>
  <tr>
    <td>VCE_CONTROL_CLEAR_RUN</td>
    <td>0</td>
  </tr>
  <tr>
    <td>VCE_CONTROL_OFFSET</td>
    <td>0x40020</td>
  </tr>
  <tr>
    <td>VCE_CONTROL_SET_RUN</td>
    <td>1</td>
  </tr>
  <tr>
    <td>VCE_CONTROL_SINGLE_STEP</td>
    <td>3</td>
  </tr>
  <tr>
    <td>VCE_DATA_MEM_OFFSET</td>
    <td>0</td>
  </tr>
  <tr>
    <td>VCE_DATA_MEM_SIZE</td>
    <td>0x2000</td>
  </tr>
  <tr>
    <td>VCE_PC_EX0_OFFSET</td>
    <td>0x40014</td>
  </tr>
  <tr>
    <td>VCE_PC_IF0_OFFSET</td>
    <td>0x4000c</td>
  </tr>
  <tr>
    <td>VCE_PC_PF0_OFFSET</td>
    <td>0x40008</td>
  </tr>
  <tr>
    <td>VCE_PC_RD0_OFFSET</td>
    <td>0x40010</td>
  </tr>
  <tr>
    <td>VCE_PROGRAM_MEM_OFFSET</td>
    <td>0x10000</td>
  </tr>
  <tr>
    <td>VCE_PROGRAM_MEM_SIZE</td>
    <td>0x4000</td>
  </tr>
  <tr>
    <td>VCE_REASON_RESET</td>
    <td>0x12</td>
  </tr>
  <tr>
    <td>VCE_REASON_RUNNING</td>
    <td>0x11</td>
  </tr>
  <tr>
    <td>VCE_REASON_SINGLE</td>
    <td>0x13</td>
  </tr>
  <tr>
    <td>VCE_REASON_STOPPED</td>
    <td>0x10</td>
  </tr>
  <tr>
    <td>VCE_REGISTERS_COUNT</td>
    <td>63</td>
  </tr>
  <tr>
    <td>VCE_REGISTERS_OFFSET</td>
    <td>0x20000</td>
  </tr>
  <tr>
    <td>VCE_SEMA_CLEAR_OFFSET</td>
    <td>0x40024</td>
  </tr>
  <tr>
    <td>VCE_SEMA_COUNT</td>
    <td>8</td>
  </tr>
  <tr>
    <td>VCE_SEMA_SET_OFFSET</td>
    <td>0x40028</td>
  </tr>
  <tr>
    <td>VCE_SIM_DEBUG_OPTIONS_OFFSET</td>
    <td>0x40100</td>
  </tr>
  <tr>
    <td>VCE_STATUS_BUSYBITS_MASK</td>
    <td>0xffff</td>
  </tr>
  <tr>
    <td>VCE_STATUS_INTERRUPT_POS</td>
    <td>31</td>
  </tr>
  <tr>
    <td>VCE_STATUS_NANOFLAG_POS</td>
    <td>25</td>
  </tr>
  <tr>
    <td>VCE_STATUS_OFFSET</td>
    <td>0x40000</td>
  </tr>
  <tr>
    <td>VCE_STATUS_REASON_MASK</td>
    <td>0x1f</td>
  </tr>
  <tr>
    <td>VCE_STATUS_REASON_POS</td>
    <td>16</td>
  </tr>
  <tr>
    <td>VCE_STATUS_RUNNING_POS</td>
    <td>24</td>
  </tr>
  <tr>
    <td>VCE_VERSION_OFFSET</td>
    <td>0x40004</td>
  </tr>
</table>
<hr/>
<h1><a name="VEC">VEC</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e806000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>VEC_CGMSAE_RESET</td>
    <td>0x7e806040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_TOP_CONTROL</td>
    <td>0x7e806044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_BOT_CONTROL</td>
    <td>0x7e806048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_TOP_FORMAT</td>
    <td>0x7e80604c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_BOT_FORMAT</td>
    <td>0x7e806050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_TOP_DATA</td>
    <td>0x7e806054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_BOT_DATA</td>
    <td>0x7e806058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_REVID</td>
    <td>0x7e80605c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_ENC_RevID</td>
    <td>0x7e806060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_ENC_PrimaryControl</td>
    <td>0x7e806068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_RESET</td>
    <td>0x7e8060c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_CONTROL</td>
    <td>0x7e8060c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_WSS_DATA</td>
    <td>0x7e8060c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_VPS_DATA_1</td>
    <td>0x7e8060cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_VPS_CONTROL</td>
    <td>0x7e8060d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_REVID</td>
    <td>0x7e806100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG0</td>
    <td>0x7e806104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_SCHPH</td>
    <td>0x7e806108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_SOFT_RESET</td>
    <td>0x7e80610c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS01_CPS23</td>
    <td>0x7e806120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS45_CPS67</td>
    <td>0x7e806124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS89_CPS1011</td>
    <td>0x7e806128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS1213_CPS1415</td>
    <td>0x7e80612c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS1617_CPS1819</td>
    <td>0x7e806130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS2021_CPS2223</td>
    <td>0x7e806134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS2425_CPS2627</td>
    <td>0x7e806138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS2829_CPS3031</td>
    <td>0x7e80613c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS32_CPC</td>
    <td>0x7e806140</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CLMP0_START</td>
    <td>0x7e806144</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CLMP0_END</td>
    <td>0x7e806148</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_FREQ3_2</td>
    <td>0x7e806180</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_FREQ1_0</td>
    <td>0x7e806184</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG1</td>
    <td>0x7e806188</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG2</td>
    <td>0x7e80618c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_INTERRUPT_CONTROL</td>
    <td>0x7e806190</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_INTERRUPT_STATUS</td>
    <td>0x7e806194</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_FCW_SECAM_B</td>
    <td>0x7e806198</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_SECAM_GAIN_VAL</td>
    <td>0x7e80619c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG3</td>
    <td>0x7e8061a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG4</td>
    <td>0x7e8061a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_STATUS0</td>
    <td>0x7e806200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_MASK0</td>
    <td>0x7e806204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CFG</td>
    <td>0x7e806208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_DAC_TEST</td>
    <td>0x7e80620c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_DAC_CONFIG</td>
    <td>0x7e806210</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_DAC_MISC</td>
    <td>0x7e806214</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>VEC_BASE_ADDRESS</td>
    <td>0x7e806000</td>
  </tr>
</table>
<hr/>
<h1><a name="VPU_ARB_CTRL">VPU_ARB_CTRL</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee04000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
  </tr>
  <tr>
    <td><a href="#VPU_ARB_CTRL_UC">VPU_ARB_CTRL_UC</a></td>
    <td>0x7ee04000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
  <tr>
    <td><a href="#VPU_ARB_CTRL_L2">VPU_ARB_CTRL_L2</a></td>
    <td>0x7ee04004</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
  </tr>
</table>

<h2><a name="VPU_ARB_CTRL_UC">Register:VPU_ARB_CTRL_UC (0x7ee04000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
<h2><a name="VPU_ARB_CTRL_L2">Register:VPU_ARB_CTRL_L2 (0x7ee04004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>set</th>
    <th>clear</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td>0x00000003</td>
    <td>0xfffffffc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td>0x0000000c</td>
    <td>0xfffffff3</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td>0x00000030</td>
    <td>0xffffffcf</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td>0x000000c0</td>
    <td>0xffffff3f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td>0x0000ff00</td>
    <td>0xffff00ff</td>
    <td>0x0</td>
  </tr>
</table>
</font></body></html>
