{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734886430144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734886430145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 00:53:50 2024 " "Processing started: Mon Dec 23 00:53:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734886430145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734886430145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_2-16x2-16 -c ram_2-16x2-16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram_2-16x2-16 -c ram_2-16x2-16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734886430145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1734886430317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_65536x65535.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_65536x65535.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_65536x65535-SYN " "Found design unit 1: ram_65536x65535-SYN" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/ram_2-16x2-16/ram_65536x65535.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_65536x65535 " "Found entity 1: ram_65536x65535" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/ram_2-16x2-16/ram_65536x65535.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2-16x2-16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_2-16x2-16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2-16x2-16 " "Found entity 1: ram_2-16x2-16" {  } { { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_2-16x2-16 " "Elaborating entity \"ram_2-16x2-16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734886430572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_65536x65535 ram_65536x65535:inst " "Elaborating entity \"ram_65536x65535\" for hierarchy \"ram_65536x65535:inst\"" {  } { { "ram_2-16x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 312 504 720 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "altsyncram_component" { Text "F:/FPGA Tools/ram_2-16x2-16/ram_65536x65535.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/ram_2-16x2-16/ram_65536x65535.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_65536x65535:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_65536x65535:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430690 ""}  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/ram_2-16x2-16/ram_65536x65535.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734886430690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlh1 " "Found entity 1: altsyncram_mlh1" {  } { { "db/altsyncram_mlh1.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_mlh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlh1 ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated " "Elaborating entity \"altsyncram_mlh1\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e182.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e182.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e182 " "Found entity 1: altsyncram_e182" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e182 ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1 " "Elaborating entity \"altsyncram_e182\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\"" {  } { { "db/altsyncram_mlh1.tdf" "altsyncram1" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_mlh1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_e182.tdf" "decode4" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_e182.tdf" "rden_decode_a" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734886430947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734886430947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|mux_qob:mux6 " "Elaborating entity \"mux_qob\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|mux_qob:mux6\"" {  } { { "db/altsyncram_e182.tdf" "mux6" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mlh1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_mlh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886430994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mlh1.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_mlh1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886431005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431006 ""}  } { { "db/altsyncram_mlh1.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_mlh1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734886431006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734886431020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886431942 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734886432101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734886432101 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734886432126 "|ram_2-16x2-16|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734886432126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886432180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734886432465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886432465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "590 " "Implemented 590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734886432516 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734886432516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734886432516 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734886432516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734886432516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734886432526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 00:53:52 2024 " "Processing ended: Mon Dec 23 00:53:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734886432526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734886432526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734886432526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734886432526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734886433704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734886433704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 00:53:53 2024 " "Processing started: Mon Dec 23 00:53:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734886433704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734886433704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ram_2-16x2-16 -c ram_2-16x2-16 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ram_2-16x2-16 -c ram_2-16x2-16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734886433704 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734886433747 ""}
{ "Info" "0" "" "Project  = ram_2-16x2-16" {  } {  } 0 0 "Project  = ram_2-16x2-16" 0 0 "Fitter" 0 0 1734886433747 ""}
{ "Info" "0" "" "Revision = ram_2-16x2-16" {  } {  } 0 0 "Revision = ram_2-16x2-16" 0 0 "Fitter" 0 0 1734886433747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1734886433793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ram_2-16x2-16 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ram_2-16x2-16\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734886433808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734886433831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734886433831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734886433831 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734886433884 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734886433994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734886433994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734886433994 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734886433994 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 5488 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734886433996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 5490 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734886433996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 5492 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734886433996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 5494 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734886433996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 5496 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734886433996 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734886433996 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734886433996 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734886433998 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[15\] " "Pin Q\[15\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[15] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[14\] " "Pin Q\[14\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[14] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[13\] " "Pin Q\[13\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[13] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[12\] " "Pin Q\[12\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[12] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[11\] " "Pin Q\[11\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[11] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[10\] " "Pin Q\[10\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[10] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[9\] " "Pin Q\[9\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[9] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[8\] " "Pin Q\[8\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[8] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Pin Q\[7\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[7] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Pin Q\[6\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[6] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Pin Q\[5\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[5] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Pin Q\[4\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[4] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Pin Q\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[3] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Pin Q\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[2] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Pin Q\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[1] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Pin Q\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { Q[0] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 720 896 352 "Q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w/r " "Pin w/r not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { w/r } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 352 256 424 368 "w/r" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w/r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[15\] " "Pin address\[15\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[15] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[14\] " "Pin address\[14\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[14] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[13\] " "Pin address\[13\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[13] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { clock } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 416 256 424 432 "clock" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[15] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[0] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[1] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[2] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[3] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[4] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[5] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[6] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[7] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Pin address\[8\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[8] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Pin address\[9\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[9] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Pin address\[10\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[10] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Pin address\[11\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[11] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[12\] " "Pin address\[12\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { address[12] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 368 216 424 384 "address" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[14] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[13] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[12] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[11] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[10] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[9] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[8] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[7] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[6] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[5] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[4] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[3] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[2] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[1] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data[0] } } } { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 336 248 424 352 "data" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734886434149 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1734886434149 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734886434302 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1734886434302 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1734886434302 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1734886434302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ram_2-16x2-16.sdc " "Synopsys Design Constraints File file not found: 'ram_2-16x2-16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734886434305 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734886434306 "|ram_2-16x2-16|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1734886434311 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1734886434311 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1734886434311 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1734886434311 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1734886434311 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1734886434311 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1734886434311 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1734886434311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734886434337 ""}  } { { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/ram_2-16x2-16/ram_2-16x2-16.bdf" { { 416 256 424 432 "clock" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 5447 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734886434337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734886434337 ""}  } { { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/ram_2-16x2-16/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734886434337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734886434533 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734886434534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734886434534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734886434535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734886434536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734886434536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734886434536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734886434537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734886434555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734886434555 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734886434555 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 33 16 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 33 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1734886434557 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1734886434557 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734886434557 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734886434558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1734886434558 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734886434558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734886434588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734886434952 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "30 M9K " "Selected device has 30 RAM location(s) of type M9K.  However, the current design needs more than 30 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a111 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a111\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4052 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a111" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a110 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a110\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4016 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a110" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a109 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a109\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3980 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a109" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a108 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a108\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3944 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a108" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a107 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a107\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3908 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a107" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a106 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a106\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3872 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a106" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a105 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a105\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3836 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a105" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a104 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a104\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3800 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a104" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a103 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a103\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3764 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a103" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a102 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a102\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3728 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a102" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a101 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a101\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3692 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a101" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a100 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a100\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3656 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a100" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a99 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a99\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3620 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a99" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a98 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a98\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3584 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a98" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a97 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a97\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3548 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a97" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a96 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a96\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3512 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a96" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a95 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a95\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3476 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a95" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a94 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a94\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3440 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a94" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a93 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a93\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3404 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a93" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a92 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a92\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3368 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a92" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a91 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a91\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3332 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a91" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a90 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a90\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3296 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a90" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a89 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a89\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3260 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a89" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a88 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a88\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3224 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a88" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a87 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a87\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3188 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a87" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a86 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a86\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3152 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a86" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a85 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a85\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3116 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a85" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a84 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a84\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3080 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a84" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a83 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a83\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3044 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a83" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a82 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a82\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 3008 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a82" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a81 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a81\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2972 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a81" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a80 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a80\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2936 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a80" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a79 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a79\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2900 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a79" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a78 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a78\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2864 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a78" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a77 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a77\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2828 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a77" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a76 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a76\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2792 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a76" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a75 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a75\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2756 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a75" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a74 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a74\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2720 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a74" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a73 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a73\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2684 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a73" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a72 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a72\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2648 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a72" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a71 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a71\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2612 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a71" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a70 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a70\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2576 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a70" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a69 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a69\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2540 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a69" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a68 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a68\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2504 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a68" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a67 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a67\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2468 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a67" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a66 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a66\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2432 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a66" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a65 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a65\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2396 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a65" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a64 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a64\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2360 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a64" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a127 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a127\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4628 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a127" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a126 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a126\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4592 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a126" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a125 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a125\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4556 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a125" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a124 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a124\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4520 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a124" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a123 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a123\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4484 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a123" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a122 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a122\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4448 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a122" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a121 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a121\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4412 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a121" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a120 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a120\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4376 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a120" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a119 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a119\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4340 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a119" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a118 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a118\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4304 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a118" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a117 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a117\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4268 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a117" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a116 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a116\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4232 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a116" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a115 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a115\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4196 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a115" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a114 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a114\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4160 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a114" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a113 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a113\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4124 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a113" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a112 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a112\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 4088 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a112" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a31 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a31\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1172 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a31" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a30 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a30\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1136 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a30" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a29 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a29\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1100 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a29" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a28 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a28\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1064 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a28" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a27 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a27\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1028 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a27" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a26 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a26\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 992 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a26" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a25 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a25\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 956 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a25" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a24 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a24\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 920 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a24" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a23 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a23\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 884 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a23" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a22 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a22\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 848 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a22" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a21 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a21\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 812 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a21" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a20 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a20\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 776 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a20" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a19 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a19\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 740 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a19" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a18 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a18\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 704 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a18" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a17 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a17\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 668 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a17" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a16 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a16\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 632 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a16" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a47 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a47\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1748 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a47" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a46 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a46\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1712 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a46" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a45 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a45\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1676 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a45" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a44 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a44\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1640 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a44" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a43 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a43\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1604 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a43" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a42 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a42\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1568 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a42" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a41 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a41\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1532 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a41" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a40 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a40\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1496 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a40" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a39 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a39\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1460 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a39" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a38 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a38\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1424 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a38" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a37 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a37\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1388 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a37" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a36 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a36\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1352 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a36" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a35 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a35\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1316 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a35" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a34 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a34\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1280 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a34" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a33 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a33\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1244 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a33" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a32 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a32\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1208 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a32" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a15 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a15\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 596 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a15" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a14 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a14\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 560 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a14" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a13 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a13\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 524 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a13" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a12 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a12\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 488 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a12" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a11 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a11\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 452 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a11" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a10 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a10\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 416 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a10" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a9 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a9\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 380 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a9" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a8 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a8\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 344 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a8" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a7 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a7\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 308 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a7" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a6 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a6\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 272 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a6" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a5 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a5\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 236 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a5" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a4 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a4\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 200 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a4" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a3 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a3\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 164 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a3" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a2 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a2\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 128 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a2" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a1 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a1\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 92 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a1" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a0 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a0\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 56 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a0" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a63 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a63\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2324 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a63" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a62 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a62\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2288 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a62" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a61 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a61\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2252 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a61" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a60 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a60\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2216 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a60" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a59 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a59\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2180 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a59" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a58 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a58\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2144 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a58" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a57 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a57\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2108 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a57" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a56 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a56\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2072 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a56" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a55 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a55\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2036 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a55" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a54 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a54\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 2000 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a54" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a53 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a53\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1964 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a53" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a52 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a52\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1928 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a52" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a51 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a51\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1892 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a51" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a50 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a50\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1856 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a50" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a49 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a49\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1820 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a49" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a48 " "Node \"ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a48\"" {  } { { "db/altsyncram_e182.tdf" "" { Text "F:/FPGA Tools/ram_2-16x2-16/db/altsyncram_e182.tdf" 1784 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_mlh1:auto_generated\|altsyncram_e182:altsyncram1\|ram_block3a48" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_mlh1:auto_generated|altsyncram_e182:altsyncram1|ram_block3a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734886434968 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1734886434968 ""}  } { { "f:/fpga tools/quartus ii/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "F:/FPGA Tools/ram_2-16x2-16/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1734886434968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734886434974 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734886434974 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1734886435282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Tools/ram_2-16x2-16/output_files/ram_2-16x2-16.fit.smsg " "Generated suppressed messages file F:/FPGA Tools/ram_2-16x2-16/output_files/ram_2-16x2-16.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734886435344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5409 " "Peak virtual memory: 5409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734886435426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 23 00:53:55 2024 " "Processing ended: Mon Dec 23 00:53:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734886435426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734886435426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734886435426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734886435426 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734886436006 ""}
