{"auto_keywords": [{"score": 0.04838919478929022, "phrase": "cia"}, {"score": 0.012595024431465025, "phrase": "ling"}, {"score": 0.00481495049065317, "phrase": "novel_carry_lookahead"}, {"score": 0.004401342842183475, "phrase": "parallel-prefix_architectures"}, {"score": 0.0032423089921154503, "phrase": "proposed_architectures"}, {"score": 0.002708399936381754, "phrase": "computation_units"}, {"score": 0.0023451553255837317, "phrase": "already_known_ones"}, {"score": 0.0021049977753042253, "phrase": "traditional_carry_signals"}], "paper_keywords": ["Residue arithmetic", " Modulo 2(n)+1 adders", " Residue number system", " Diminished-1 representation", " Carry lookahead", " Parallel-prefix carry computation", " Ling carry"], "paper_abstract": "In this manuscript, we introduce novel carry lookahead (CIA) and parallel-prefix architectures for the design of modulo 2(n) + 1 adders with operands ill the diminished-1 number representation. The proposed architectures are based on the use of Ling carries' computation units and they lead to faster and/or smaller adders than the already known ones that are based on the traditional carry signals. (c) 2008 Elsevier B.V. All rights reserved.", "paper_title": "Efficient modulo 2(n)+1 adder architectures", "paper_id": "WOS:000263196200005"}