
---------- Begin Simulation Statistics ----------
final_tick                                24978875000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703516                       # Number of bytes of host memory used
host_op_rate                                   118433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   652.67                       # Real time elapsed on the host
host_tick_rate                               38271770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495453                       # Number of instructions simulated
sim_ops                                      77297624                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024979                       # Number of seconds simulated
sim_ticks                                 24978875000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.059001                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4885811                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5548338                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                159                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            136010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6836544                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             484465                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          486122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1657                       # Number of indirect misses.
system.cpu.branchPred.lookups                10973045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1816143                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        57849                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 263250282                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 39060191                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            135492                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10448019                       # Number of branches committed
system.cpu.commit.bw_lim_events               1684473                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2444179                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             72495453                       # Number of instructions committed
system.cpu.commit.committedOps               77297624                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     39553749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.954243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6965209     17.61%     17.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15541096     39.29%     56.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7185637     18.17%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2807073      7.10%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2934408      7.42%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1348495      3.41%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       603362      1.53%     94.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       483996      1.22%     95.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1684473      4.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39553749                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2070498                       # Number of function calls committed.
system.cpu.commit.int_insts                  71605204                       # Number of committed integer instructions.
system.cpu.commit.loads                       8669916                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62456086     80.80%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          913677      1.18%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8669916     11.22%     93.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5257941      6.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          77297624                       # Class of committed instruction
system.cpu.commit.refs                       13927857                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    72495453                       # Number of Instructions Simulated
system.cpu.committedOps                      77297624                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551293                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551293                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2012975                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   554                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4985890                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               80853450                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1741700                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  34410663                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 136121                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                536128                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1622673                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    10973045                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24449487                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      39636394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   567                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          809                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       76897175                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           119                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  273288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274558                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             149886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            7186419                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.924055                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           39924132                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.048166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.983879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   298103      0.75%      0.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17514132     43.87%     44.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2078571      5.21%     49.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 20033326     50.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             39924132                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               142277                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10534598                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.959906                       # Inst execution rate
system.cpu.iew.exec_refs                     14129766                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5260754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  234511                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9004720                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5326055                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            80002950                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8869012                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            132132                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              78329978                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   130                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 136121                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   136                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           894790                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          621                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7967                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       334804                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        68114                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            621                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29759                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         112518                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124624383                       # num instructions consuming a value
system.cpu.iew.wb_count                      78267639                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.474645                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59152358                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.958346                       # insts written-back per cycle
system.cpu.iew.wb_sent                       78282114                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94737777                       # number of integer regfile reads
system.cpu.int_regfile_writes                55462072                       # number of integer regfile writes
system.cpu.ipc                               1.813919                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.813919                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63337604     80.72%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               934840      1.19%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8922748     11.37%     93.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5266906      6.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78462110                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    22200475                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282945                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18537909     83.50%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     88      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2706240     12.19%     95.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                956238      4.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100662577                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219207794                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     78267639                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          82708890                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   80002828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78462110                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2705323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            158967                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7721920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39924132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.965280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.791534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1978661      4.96%      4.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6906256     17.30%     22.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21943457     54.96%     77.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8714092     21.83%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              381666      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39924132                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.963212                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            867676                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1513                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9004720                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5326055                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14082722                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         39966201                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  382649                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              94284884                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  89903                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3109670                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                725870                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             363769423                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               80274473                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            98234788                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  34624193                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1669                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 136121                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                284849                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               1669296                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3949903                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        104050004                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2203                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 72                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2920271                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             68                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    117610922                       # The number of ROB reads
system.cpu.rob.rob_writes                   159856848                       # The number of ROB writes
system.cpu.timesIdled                             634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1032                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean          338                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            838                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           194                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        74944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   96192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1163                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.046432                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.210509                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1109     95.36%     95.36% # Request fanout histogram
system.membus.snoop_fanout::1                      54      4.64%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1163                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3435625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4446375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1776875                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2147094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            832704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2979798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2147094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2147094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           5124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 5124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           5124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2147094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           832704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2984922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.049850978750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                258                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        308                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               11                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12969000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34606500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11238.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29988.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     212                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.460674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.048790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.802016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          154     43.26%     43.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           72     20.22%     63.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42     11.80%     75.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      7.87%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      4.78%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.37%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.97%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.69%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          356                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.941176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.875025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.061178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             11     64.71%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             3     17.65%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.528594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               15     88.24%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      5.88%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  73856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24978868125                       # Total gap between requests
system.mem_ctrls.avgGap                   16980875.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2124034.809413954616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 832703.634571212693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 704595.383098718361                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23344000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11262500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 499472719750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27856.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34653.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1621664674.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1256640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2863140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             647280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1971765120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        398911650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9255962400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11632070355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.676311                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24059460875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    834080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     85334125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               686895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5376420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             788220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1971765120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        399220590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9255702240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11634860385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.788006                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24059099375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    834080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     85695625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24448440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24448440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24448440                       # number of overall hits
system.cpu.icache.overall_hits::total        24448440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1041                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1041                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1041                       # number of overall misses
system.cpu.icache.overall_misses::total          1041                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58691110                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58691110                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58691110                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58691110                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24449481                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24449481                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24449481                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24449481                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56379.548511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56379.548511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56379.548511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56379.548511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15090                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               224                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.366071                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          838                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          838                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49699613                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49699613                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49699613                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49699613                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59307.414081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59307.414081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59307.414081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59307.414081                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24448440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24448440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1041                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1041                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58691110                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58691110                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24449481                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24449481                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56379.548511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56379.548511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49699613                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49699613                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59307.414081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59307.414081                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.774577                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24449278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               838                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29175.749403                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.774577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.853075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97798762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97798762                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     12824215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12824215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12824215                       # number of overall hits
system.cpu.dcache.overall_hits::total        12824215                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1115                       # number of overall misses
system.cpu.dcache.overall_misses::total          1115                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     76345625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     76345625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     76345625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     76345625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12825330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12825330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12825330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12825330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000087                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68471.412556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68471.412556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68471.412556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68471.412556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5379                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              55                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21779250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21779250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21779250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21779250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67013.076923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67013.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67013.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67013.076923                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7965158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7965158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34286625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34286625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7965656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7965656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68848.644578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68848.644578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12945625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12945625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66730.025773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66730.025773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42059000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42059000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68166.936791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68166.936791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8833625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8833625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67432.251908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67432.251908                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24978875000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           259.843561                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12824640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39460.430769                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   259.843561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.507507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.507507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51302053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51302053                       # Number of data accesses

---------- End Simulation Statistics   ----------
