{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575642546363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575642546364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 19:29:06 2019 " "Processing started: Fri Dec 06 19:29:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575642546364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575642546364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575642546364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575642546775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/naqas/desktop/github/risc-v/riscv_core/riscv.v 18 18 " "Found 18 design units, including 18 entities, in source file /users/naqas/desktop/github/risc-v/riscv_core/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../riscv_core/alu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "2 aluSource " "Found entity 2: aluSource" {  } { { "../riscv_core/aluSource.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../riscv_core/controlUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "4 forwardingUnit " "Found entity 4: forwardingUnit" {  } { { "../riscv_core/forwadingUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDU " "Found entity 5: HDU" {  } { { "../riscv_core/hdu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "6 immGen " "Found entity 6: immGen" {  } { { "../riscv_core/immGen.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "7 regFile " "Found entity 7: regFile" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "9 DRAM " "Found entity 9: DRAM" {  } { { "../riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "10 IRAM " "Found entity 10: IRAM" {  } { { "../riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "11 WB_MUX " "Found entity 11: WB_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "12 memOut_MUX " "Found entity 12: memOut_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "13 pcIn_MUX " "Found entity 13: pcIn_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU " "Found entity 14: FPU" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "15 top " "Found entity 15: top" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "16 riscv_core " "Found entity 16: riscv_core" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "17 sevSegDec " "Found entity 17: sevSegDec" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""} { "Info" "ISGN_ENTITY_NAME" "18 tb " "Found entity 18: tb" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642546848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_add_sub_altbarrel_shift_h0e " "Found entity 1: fpu_add_sub_altbarrel_shift_h0e" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_add_sub_altbarrel_shift_6hb " "Found entity 2: fpu_add_sub_altbarrel_shift_6hb" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_add_sub_altpriority_encoder_3v7 " "Found entity 3: fpu_add_sub_altpriority_encoder_3v7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpu_add_sub_altpriority_encoder_3e8 " "Found entity 4: fpu_add_sub_altpriority_encoder_3e8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpu_add_sub_altpriority_encoder_6v7 " "Found entity 5: fpu_add_sub_altpriority_encoder_6v7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpu_add_sub_altpriority_encoder_6e8 " "Found entity 6: fpu_add_sub_altpriority_encoder_6e8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpu_add_sub_altpriority_encoder_bv7 " "Found entity 7: fpu_add_sub_altpriority_encoder_bv7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpu_add_sub_altpriority_encoder_be8 " "Found entity 8: fpu_add_sub_altpriority_encoder_be8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu_add_sub_altpriority_encoder_r08 " "Found entity 9: fpu_add_sub_altpriority_encoder_r08" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpu_add_sub_altpriority_encoder_rf8 " "Found entity 10: fpu_add_sub_altpriority_encoder_rf8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpu_add_sub_altpriority_encoder_qb6 " "Found entity 11: fpu_add_sub_altpriority_encoder_qb6" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpu_add_sub_altpriority_encoder_nh8 " "Found entity 12: fpu_add_sub_altpriority_encoder_nh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpu_add_sub_altpriority_encoder_qh8 " "Found entity 13: fpu_add_sub_altpriority_encoder_qh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpu_add_sub_altpriority_encoder_vh8 " "Found entity 14: fpu_add_sub_altpriority_encoder_vh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpu_add_sub_altpriority_encoder_fj8 " "Found entity 15: fpu_add_sub_altpriority_encoder_fj8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpu_add_sub_altpriority_encoder_n28 " "Found entity 16: fpu_add_sub_altpriority_encoder_n28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpu_add_sub_altpriority_encoder_q28 " "Found entity 17: fpu_add_sub_altpriority_encoder_q28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpu_add_sub_altpriority_encoder_v28 " "Found entity 18: fpu_add_sub_altpriority_encoder_v28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpu_add_sub_altpriority_encoder_f48 " "Found entity 19: fpu_add_sub_altpriority_encoder_f48" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpu_add_sub_altpriority_encoder_e48 " "Found entity 20: fpu_add_sub_altpriority_encoder_e48" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpu_add_sub_altfp_add_sub_hrm " "Found entity 21: fpu_add_sub_altfp_add_sub_hrm" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpu_add_sub " "Found entity 22: fpu_add_sub" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642546915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mult_altfp_mult_idq " "Found entity 1: fpu_mult_altfp_mult_idq" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546971 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_mult " "Found entity 2: fpu_mult" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642546971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642546971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_div_altfp_div_pst_t2j " "Found entity 1: fpu_div_altfp_div_pst_t2j" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547027 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_div_altfp_div_tkl " "Found entity 2: fpu_div_altfp_div_tkl" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 1031 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547027 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_div " "Found entity 3: fpu_div" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 1090 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642547027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_compare.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_compare_altfp_compare_irb " "Found entity 1: fpu_compare_altfp_compare_irb" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547104 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_compare " "Found entity 2: fpu_compare" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642547104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sqrt.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sqrt_alt_sqrt_block_kfb " "Found entity 1: fpu_sqrt_alt_sqrt_block_kfb" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547174 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_sqrt_altfp_sqrt_ece " "Found entity 2: fpu_sqrt_altfp_sqrt_ece" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 1081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547174 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_sqrt " "Found entity 3: fpu_sqrt" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642547174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_convert.v 12 12 " "Found 12 design units, including 12 entities, in source file fpu_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_convert_altbarrel_shift_brf " "Found entity 1: fpu_convert_altbarrel_shift_brf" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_convert_altpriority_encoder_3e8 " "Found entity 2: fpu_convert_altpriority_encoder_3e8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_convert_altpriority_encoder_6e8 " "Found entity 3: fpu_convert_altpriority_encoder_6e8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpu_convert_altpriority_encoder_be8 " "Found entity 4: fpu_convert_altpriority_encoder_be8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpu_convert_altpriority_encoder_rf8 " "Found entity 5: fpu_convert_altpriority_encoder_rf8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpu_convert_altpriority_encoder_3v7 " "Found entity 6: fpu_convert_altpriority_encoder_3v7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpu_convert_altpriority_encoder_6v7 " "Found entity 7: fpu_convert_altpriority_encoder_6v7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpu_convert_altpriority_encoder_bv7 " "Found entity 8: fpu_convert_altpriority_encoder_bv7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu_convert_altpriority_encoder_r08 " "Found entity 9: fpu_convert_altpriority_encoder_r08" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpu_convert_altpriority_encoder_qb6 " "Found entity 10: fpu_convert_altpriority_encoder_qb6" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpu_convert_altfp_convert_3tm " "Found entity 11: fpu_convert_altfp_convert_3tm" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpu_convert " "Found entity 12: fpu_convert" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642547234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_convert_float_integer.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_convert_float_integer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_convert_float_integer_altbarrel_shift_grf " "Found entity 1: fpu_convert_float_integer_altbarrel_shift_grf" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547295 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_convert_float_integer_altfp_convert_a4p " "Found entity 2: fpu_convert_float_integer_altfp_convert_a4p" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547295 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_convert_float_integer " "Found entity 3: fpu_convert_float_integer" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642547295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642547295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575642547377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_core riscv_core:rv32i " "Elaborating entity \"riscv_core\" for hierarchy \"riscv_core:rv32i\"" {  } { { "../riscv_core/riscv.v" "rv32i" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIn_MUX riscv_core:rv32i\|pcIn_MUX:pcIn_MUX " "Elaborating entity \"pcIn_MUX\" for hierarchy \"riscv_core:rv32i\|pcIn_MUX:pcIn_MUX\"" {  } { { "../riscv_core/riscv.v" "pcIn_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:pc " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:pc\"" {  } { { "../riscv_core/riscv.v" "pc" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM riscv_core:rv32i\|IRAM:imem " "Elaborating entity \"IRAM\" for hierarchy \"riscv_core:rv32i\|IRAM:imem\"" {  } { { "../riscv_core/riscv.v" "imem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547554 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 IRAM.v(11) " "Verilog HDL warning at IRAM.v(11): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1575642547558 "|top|riscv_core:rv32i|IRAM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:IF_ID " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:IF_ID\"" {  } { { "../riscv_core/riscv.v" "IF_ID" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile riscv_core:rv32i\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"riscv_core:rv32i\|regFile:rf\"" {  } { { "../riscv_core/riscv.v" "rf" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen riscv_core:rv32i\|immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"riscv_core:rv32i\|immGen:immGen\"" {  } { { "../riscv_core/riscv.v" "immGen" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit riscv_core:rv32i\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"riscv_core:rv32i\|controlUnit:CU\"" {  } { { "../riscv_core/riscv.v" "CU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:ID_EX " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:ID_EX\"" {  } { { "../riscv_core/riscv.v" "ID_EX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSource riscv_core:rv32i\|aluSource:aluSource " "Elaborating entity \"aluSource\" for hierarchy \"riscv_core:rv32i\|aluSource:aluSource\"" {  } { { "../riscv_core/riscv.v" "aluSource" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_core:rv32i\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_core:rv32i\|alu:alu\"" {  } { { "../riscv_core/riscv.v" "alu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU riscv_core:rv32i\|FPU:fpu " "Elaborating entity \"FPU\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\"" {  } { { "../riscv_core/riscv.v" "fpu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547788 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FCVT_W_SU FPU.v(15) " "Verilog HDL warning at FPU.v(15): object FCVT_W_SU used but never assigned" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575642547789 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FCVT_S_WU FPU.v(15) " "Verilog HDL warning at FPU.v(15): object FCVT_S_WU used but never assigned" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575642547789 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cycles FPU.v(102) " "Verilog HDL or VHDL warning at FPU.v(102): object \"cycles\" assigned a value but never read" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575642547789 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FLE_S\[31..1\] 0 FPU.v(15) " "Net \"FLE_S\[31..1\]\" at FPU.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575642547795 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FLT_S\[31..1\] 0 FPU.v(15) " "Net \"FLT_S\[31..1\]\" at FPU.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575642547796 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FEQ_S\[31..1\] 0 FPU.v(15) " "Net \"FEQ_S\[31..1\]\" at FPU.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575642547796 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCVT_W_SU 0 FPU.v(15) " "Net \"FCVT_W_SU\" at FPU.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575642547796 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCVT_S_WU 0 FPU.v(15) " "Net \"FCVT_S_WU\" at FPU.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575642547796 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fpu_inprogress FPU.v(12) " "Output port \"fpu_inprogress\" at FPU.v(12) has no driver" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575642547796 "|top|riscv_core:rv32i|FPU:fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst " "Elaborating entity \"fpu_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_add_sub_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altfp_add_sub_hrm riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component " "Elaborating entity \"fpu_add_sub_altfp_add_sub_hrm\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\"" {  } { { "fpu_add_sub.v" "fpu_add_sub_altfp_add_sub_hrm_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altbarrel_shift_h0e riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"fpu_add_sub_altbarrel_shift_h0e\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "fpu_add_sub.v" "lbarrel_shift" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altbarrel_shift_6hb riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"fpu_add_sub_altbarrel_shift_6hb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "fpu_add_sub.v" "rbarrel_shift" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642547978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_qb6 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fpu_add_sub_altpriority_encoder_qb6\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fpu_add_sub.v" "leading_zeroes_cnt" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_r08 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_r08\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "fpu_add_sub.v" "altpriority_encoder10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_bv7 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_bv7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "fpu_add_sub.v" "altpriority_encoder12" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_6v7 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_6v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "fpu_add_sub.v" "altpriority_encoder14" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_3v7 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_3v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "fpu_add_sub.v" "altpriority_encoder16" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_3e8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_3e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14\|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "fpu_add_sub.v" "altpriority_encoder17" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_6e8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_6e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "fpu_add_sub.v" "altpriority_encoder15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_be8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_be8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "fpu_add_sub.v" "altpriority_encoder13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_rf8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_rf8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "fpu_add_sub.v" "altpriority_encoder11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_e48 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fpu_add_sub_altpriority_encoder_e48\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fpu_add_sub.v" "trailing_zeros_cnt" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_fj8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_fj8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "fpu_add_sub.v" "altpriority_encoder24" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_vh8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_vh8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "fpu_add_sub.v" "altpriority_encoder26" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_qh8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_qh8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "fpu_add_sub.v" "altpriority_encoder28" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_nh8 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28\|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_nh8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28\|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "fpu_add_sub.v" "altpriority_encoder30" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_f48 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_f48\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "fpu_add_sub.v" "altpriority_encoder25" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_v28 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_v28\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "fpu_add_sub.v" "altpriority_encoder33" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_q28 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_q28\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "fpu_add_sub.v" "altpriority_encoder35" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_n28 riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35\|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_n28\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35\|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "fpu_add_sub.v" "altpriority_encoder37" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_add_sub.v" "add_sub1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1868 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642548720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548723 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1868 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642548723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ore.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ore " "Found entity 1: add_sub_ore" {  } { { "db/add_sub_ore.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_ore.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642548796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642548796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ore riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated " "Elaborating entity \"add_sub_ore\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_add_sub.v" "add_sub3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1918 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642548851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548851 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1918 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642548851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lre " "Found entity 1: add_sub_lre" {  } { { "db/add_sub_lre.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_lre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642548915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642548915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lre riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated " "Elaborating entity \"add_sub_lre\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4\"" {  } { { "fpu_add_sub.v" "add_sub4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642548962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642548962 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642548962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cvi " "Found entity 1: add_sub_cvi" {  } { { "db/add_sub_cvi.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_cvi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cvi riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4\|add_sub_cvi:auto_generated " "Elaborating entity \"add_sub_cvi\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub4\|add_sub_cvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_add_sub.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642549130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549131 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 1979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642549131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqe " "Found entity 1: add_sub_nqe" {  } { { "db/add_sub_nqe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_nqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqe riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6\|add_sub_nqe:auto_generated " "Elaborating entity \"add_sub_nqe\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub6\|add_sub_nqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_add_sub.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549253 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642549253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub7\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_add_sub.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2031 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642549381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549381 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2031 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642549381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6se " "Found entity 1: add_sub_6se" {  } { { "db/add_sub_6se.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_6se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6se riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8\|add_sub_6se:auto_generated " "Elaborating entity \"add_sub_6se\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_add_sub:add_sub8\|add_sub_6se:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpu_add_sub.v" "trailing_zeros_limit_comparator" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2082 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642549550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549550 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_add_sub.v" 2082 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642549550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aag " "Found entity 1: cmpr_aag" {  } { { "db/cmpr_aag.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_aag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aag riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated " "Elaborating entity \"cmpr_aag\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst " "Elaborating entity \"fpu_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_mult_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult_altfp_mult_idq riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component " "Elaborating entity \"fpu_mult_altfp_mult_idq\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\"" {  } { { "fpu_mult.v" "fpu_mult_altfp_mult_idq_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpu_mult.v" "exp_add_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642549776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549776 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642549776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ce " "Found entity 1: add_sub_6ce" {  } { { "db/add_sub_6ce.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_6ce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ce riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder\|add_sub_6ce:auto_generated " "Elaborating entity \"add_sub_6ce\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_add_adder\|add_sub_6ce:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpu_mult.v" "exp_adj_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 439 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642549897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549897 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 439 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642549897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gna " "Found entity 1: add_sub_gna" {  } { { "db/add_sub_gna.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_gna.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642549968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642549968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gna riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated " "Elaborating entity \"add_sub_gna\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpu_mult.v" "exp_bias_subtr" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642549996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642550013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550013 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642550013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642550079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642550079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpu_mult.v" "man_round_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 488 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642550124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550124 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 488 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642550124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pb " "Found entity 1: add_sub_7pb" {  } { { "db/add_sub_7pb.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_7pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642550191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642550191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pb riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated " "Elaborating entity \"add_sub_7pb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult\"" {  } { { "fpu_mult.v" "man_product2_mult" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 509 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550327 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_mult.v" 509 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642550327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jfs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jfs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jfs " "Found entity 1: mult_jfs" {  } { { "db/mult_jfs.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/mult_jfs.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642550403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642550403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jfs riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult\|mult_jfs:auto_generated " "Elaborating entity \"mult_jfs\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_idq:fpu_mult_altfp_mult_idq_component\|lpm_mult:man_product2_mult\|mult_jfs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst " "Elaborating entity \"fpu_div\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_div_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div_altfp_div_tkl riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component " "Elaborating entity \"fpu_div_altfp_div_tkl\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\"" {  } { { "fpu_div.v" "fpu_div_altfp_div_tkl_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div_altfp_div_pst_t2j riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1 " "Elaborating entity \"fpu_div_altfp_div_pst_t2j\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\"" {  } { { "fpu_div.v" "altfp_div_pst1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpu_div.v" "altsyncram3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 254 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642550724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpu_div.hex " "Parameter \"init_file\" = \"fpu_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550725 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 254 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642550725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvo " "Found entity 1: altsyncram_fvo" {  } { { "db/altsyncram_fvo.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_fvo.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642550804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642550804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fvo riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated " "Elaborating entity \"altsyncram_fvo\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_fvo:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpu_div.v" "bias_addition" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 722 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642550890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550891 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 722 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642550891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iki " "Found entity 1: add_sub_iki" {  } { { "db/add_sub_iki.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_iki.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642550958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642550958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iki riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated " "Elaborating entity \"add_sub_iki\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpu_div.v" "exp_sub" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642550985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 748 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551003 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 748 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_voh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_voh " "Found entity 1: add_sub_voh" {  } { { "db/add_sub_voh.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_voh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_voh riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated " "Elaborating entity \"add_sub_voh\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpu_div.v" "quotient_process" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 774 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551118 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 774 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vdf " "Found entity 1: add_sub_vdf" {  } { { "db/add_sub_vdf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_vdf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vdf riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_vdf:auto_generated " "Elaborating entity \"add_sub_vdf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_vdf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpu_div.v" "remainder_sub_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 799 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551233 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 799 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_74f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_74f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_74f " "Found entity 1: add_sub_74f" {  } { { "db/add_sub_74f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_74f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_74f riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_74f:auto_generated " "Elaborating entity \"add_sub_74f\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_74f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpu_div.v" "cmpr2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551343 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1jg " "Found entity 1: cmpr_1jg" {  } { { "db/cmpr_1jg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_1jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1jg riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_1jg:auto_generated " "Elaborating entity \"cmpr_1jg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_1jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpu_div.v" "a1_prod" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551454 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g8s " "Found entity 1: mult_g8s" {  } { { "db/mult_g8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/mult_g8s.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_g8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_g8s:auto_generated " "Elaborating entity \"mult_g8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_g8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpu_div.v" "b1_prod" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551579 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8s " "Found entity 1: mult_e8s" {  } { { "db/mult_e8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/mult_e8s.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_e8s:auto_generated " "Elaborating entity \"mult_e8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_e8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpu_div.v" "q_partial_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551707 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n8s " "Found entity 1: mult_n8s" {  } { { "db/mult_n8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/mult_n8s.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_n8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_n8s:auto_generated " "Elaborating entity \"mult_n8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_n8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpu_div.v" "remainder_mult_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 946 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551859 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_div.v" 946 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642551859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8s " "Found entity 1: mult_l8s" {  } { { "db/mult_l8s.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/mult_l8s.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642551937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642551937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l8s riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_l8s:auto_generated " "Elaborating entity \"mult_l8s\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_l8s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_compare riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst " "Elaborating entity \"fpu_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_compare_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642551983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_compare_altfp_compare_irb riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component " "Elaborating entity \"fpu_compare_altfp_compare_irb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\"" {  } { { "fpu_compare.v" "fpu_compare_altfp_compare_irb_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1\"" {  } { { "fpu_compare.v" "cmpr1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1\"" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552058 ""}  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nrg " "Found entity 1: cmpr_nrg" {  } { { "db/cmpr_nrg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642552123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642552123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nrg riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated " "Elaborating entity \"cmpr_nrg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4\"" {  } { { "fpu_compare.v" "cmpr4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4\"" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 262 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552177 ""}  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_compare.v" 262 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mrg " "Found entity 1: cmpr_mrg" {  } { { "db/cmpr_mrg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_mrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642552256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642552256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mrg riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4\|cmpr_mrg:auto_generated " "Elaborating entity \"cmpr_mrg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_irb:fpu_compare_altfp_compare_irb_component\|lpm_compare:cmpr4\|cmpr_mrg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst " "Elaborating entity \"fpu_sqrt\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_sqrt_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt_altfp_sqrt_ece riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component " "Elaborating entity \"fpu_sqrt_altfp_sqrt_ece\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\"" {  } { { "fpu_sqrt.v" "fpu_sqrt_altfp_sqrt_ece_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt_alt_sqrt_block_kfb riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2 " "Elaborating entity \"fpu_sqrt_alt_sqrt_block_kfb\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\"" {  } { { "fpu_sqrt.v" "alt_sqrt_block2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "fpu_sqrt.v" "add_sub10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552522 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_chd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_chd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_chd " "Found entity 1: add_sub_chd" {  } { { "db/add_sub_chd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_chd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642552594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642552594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_chd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_chd:auto_generated " "Elaborating entity \"add_sub_chd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_chd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "fpu_sqrt.v" "add_sub11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552657 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kid " "Found entity 1: add_sub_kid" {  } { { "db/add_sub_kid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_kid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642552722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642552722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_kid:auto_generated " "Elaborating entity \"add_sub_kid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_kid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "fpu_sqrt.v" "add_sub12" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 442 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552765 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 442 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lid " "Found entity 1: add_sub_lid" {  } { { "db/add_sub_lid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_lid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642552831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642552831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_lid:auto_generated " "Elaborating entity \"add_sub_lid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_lid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "fpu_sqrt.v" "add_sub13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 467 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552875 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 467 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mid " "Found entity 1: add_sub_mid" {  } { { "db/add_sub_mid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_mid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642552946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642552946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_mid:auto_generated " "Elaborating entity \"add_sub_mid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_mid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "fpu_sqrt.v" "add_sub14" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642552988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642552988 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642552988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nid " "Found entity 1: add_sub_nid" {  } { { "db/add_sub_nid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_nid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_nid:auto_generated " "Elaborating entity \"add_sub_nid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_nid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "fpu_sqrt.v" "add_sub15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 517 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553097 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 517 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oid " "Found entity 1: add_sub_oid" {  } { { "db/add_sub_oid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_oid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_oid:auto_generated " "Elaborating entity \"add_sub_oid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_oid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "fpu_sqrt.v" "add_sub19" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553230 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pid " "Found entity 1: add_sub_pid" {  } { { "db/add_sub_pid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_pid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_pid:auto_generated " "Elaborating entity \"add_sub_pid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_pid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "fpu_sqrt.v" "add_sub20" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553362 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qid " "Found entity 1: add_sub_qid" {  } { { "db/add_sub_qid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_qid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_qid:auto_generated " "Elaborating entity \"add_sub_qid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_qid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "fpu_sqrt.v" "add_sub21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553477 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rid " "Found entity 1: add_sub_rid" {  } { { "db/add_sub_rid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_rid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_rid:auto_generated " "Elaborating entity \"add_sub_rid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_rid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "fpu_sqrt.v" "add_sub22" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553590 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sid " "Found entity 1: add_sub_sid" {  } { { "db/add_sub_sid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_sid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_sid:auto_generated " "Elaborating entity \"add_sub_sid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_sid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "fpu_sqrt.v" "add_sub23" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 717 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553702 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 717 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tid " "Found entity 1: add_sub_tid" {  } { { "db/add_sub_tid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_tid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_tid:auto_generated " "Elaborating entity \"add_sub_tid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_tid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "fpu_sqrt.v" "add_sub24" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553818 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uid " "Found entity 1: add_sub_uid" {  } { { "db/add_sub_uid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_uid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642553888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642553888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_uid:auto_generated " "Elaborating entity \"add_sub_uid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_uid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "fpu_sqrt.v" "add_sub25" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642553936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642553936 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642553936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vid.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vid.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vid " "Found entity 1: add_sub_vid" {  } { { "db/add_sub_vid.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_vid.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642554006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642554006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vid riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_vid:auto_generated " "Elaborating entity \"add_sub_vid\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_vid:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "fpu_sqrt.v" "add_sub26" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642554052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554052 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642554052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jd " "Found entity 1: add_sub_0jd" {  } { { "db/add_sub_0jd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_0jd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642554118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642554118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_0jd:auto_generated " "Elaborating entity \"add_sub_0jd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_0jd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "fpu_sqrt.v" "add_sub27" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 817 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642554166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554166 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 817 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642554166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1jd " "Found entity 1: add_sub_1jd" {  } { { "db/add_sub_1jd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_1jd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642554233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642554233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1jd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_1jd:auto_generated " "Elaborating entity \"add_sub_1jd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_1jd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "fpu_sqrt.v" "add_sub28" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642554277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554277 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642554277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jd " "Found entity 1: add_sub_2jd" {  } { { "db/add_sub_2jd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_2jd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642554362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642554362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2jd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_2jd:auto_generated " "Elaborating entity \"add_sub_2jd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_2jd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "fpu_sqrt.v" "add_sub4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642554621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554622 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642554622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6hd " "Found entity 1: add_sub_6hd" {  } { { "db/add_sub_6hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_6hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642554687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642554687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_6hd:auto_generated " "Elaborating entity \"add_sub_6hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_6hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "fpu_sqrt.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 892 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642554732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554732 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 892 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642554732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7hd " "Found entity 1: add_sub_7hd" {  } { { "db/add_sub_7hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_7hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642554798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642554798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_7hd:auto_generated " "Elaborating entity \"add_sub_7hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_7hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "fpu_sqrt.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 917 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642554918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642554918 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 917 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642554918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hd " "Found entity 1: add_sub_8hd" {  } { { "db/add_sub_8hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_8hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642555022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642555022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_8hd:auto_generated " "Elaborating entity \"add_sub_8hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_8hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "fpu_sqrt.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 942 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642555071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555071 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 942 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642555071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hd " "Found entity 1: add_sub_9hd" {  } { { "db/add_sub_9hd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_9hd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642555141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642555141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9hd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_9hd:auto_generated " "Elaborating entity \"add_sub_9hd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_9hd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "fpu_sqrt.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642555186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555186 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642555186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ahd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ahd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ahd " "Found entity 1: add_sub_ahd" {  } { { "db/add_sub_ahd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_ahd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642555256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642555256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ahd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_ahd:auto_generated " "Elaborating entity \"add_sub_ahd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_ahd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "fpu_sqrt.v" "add_sub9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 992 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642555302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555302 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_sqrt.v" 992 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642555302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bhd " "Found entity 1: add_sub_bhd" {  } { { "db/add_sub_bhd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_bhd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642555366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642555366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bhd riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_bhd:auto_generated " "Elaborating entity \"add_sub_bhd\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_bhd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst " "Elaborating entity \"fpu_convert\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_convert_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altfp_convert_3tm riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component " "Elaborating entity \"fpu_convert_altfp_convert_3tm\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\"" {  } { { "fpu_convert.v" "fpu_convert_altfp_convert_3tm_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altbarrel_shift_brf riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"fpu_convert_altbarrel_shift_brf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "fpu_convert.v" "altbarrel_shift5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_qb6 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"fpu_convert_altpriority_encoder_qb6\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "fpu_convert.v" "altpriority_encoder2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_rf8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"fpu_convert_altpriority_encoder_rf8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "fpu_convert.v" "altpriority_encoder10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_be8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"fpu_convert_altpriority_encoder_be8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "fpu_convert.v" "altpriority_encoder11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_6e8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"fpu_convert_altpriority_encoder_6e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "fpu_convert.v" "altpriority_encoder13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_3e8 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"fpu_convert_altpriority_encoder_3e8\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "fpu_convert.v" "altpriority_encoder15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_r08 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"fpu_convert_altpriority_encoder_r08\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "fpu_convert.v" "altpriority_encoder9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_bv7 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"fpu_convert_altpriority_encoder_bv7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "fpu_convert.v" "altpriority_encoder17" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_6v7 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"fpu_convert_altpriority_encoder_6v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "fpu_convert.v" "altpriority_encoder19" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_3v7 riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"fpu_convert_altpriority_encoder_3v7\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "fpu_convert.v" "altpriority_encoder21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_convert.v" "add_sub1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642555809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555810 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642555810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jse " "Found entity 1: add_sub_jse" {  } { { "db/add_sub_jse.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_jse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642555878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642555878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jse riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated " "Elaborating entity \"add_sub_jse\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_convert.v" "add_sub3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642555922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555923 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642555923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8se " "Found entity 1: add_sub_8se" {  } { { "db/add_sub_8se.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_8se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642555989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642555989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8se riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3\|add_sub_8se:auto_generated " "Elaborating entity \"add_sub_8se\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub3\|add_sub_8se:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642555992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_convert.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556034 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_dbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556153 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7re " "Found entity 1: add_sub_7re" {  } { { "db/add_sub_7re.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_7re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7re riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated " "Elaborating entity \"add_sub_7re\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4\"" {  } { { "fpu_convert.v" "cmpr4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556260 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert.v" 776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_khg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_khg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_khg " "Found entity 1: cmpr_khg" {  } { { "db/cmpr_khg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_khg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_khg riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4\|cmpr_khg:auto_generated " "Elaborating entity \"cmpr_khg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component\|lpm_compare:cmpr4\|cmpr_khg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst " "Elaborating entity \"fpu_convert_float_integer\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_convert_float_integer_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer_altfp_convert_a4p riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component " "Elaborating entity \"fpu_convert_float_integer_altfp_convert_a4p\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\"" {  } { { "fpu_convert_float_integer.v" "fpu_convert_float_integer_altfp_convert_a4p_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer_altbarrel_shift_grf riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6 " "Elaborating entity \"fpu_convert_float_integer_altbarrel_shift_grf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6\"" {  } { { "fpu_convert_float_integer.v" "altbarrel_shift6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_convert_float_integer.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 673 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556523 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 673 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5re " "Found entity 1: add_sub_5re" {  } { { "db/add_sub_5re.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_5re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5re riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated " "Elaborating entity \"add_sub_5re\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_convert_float_integer.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 698 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556663 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 698 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert_float_integer.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556778 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gbf " "Found entity 1: add_sub_gbf" {  } { { "db/add_sub_gbf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_gbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gbf riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated " "Elaborating entity \"add_sub_gbf\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9\"" {  } { { "fpu_convert_float_integer.v" "add_sub9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 748 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642556894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556895 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 748 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642556895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mse " "Found entity 1: add_sub_mse" {  } { { "db/add_sub_mse.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642556961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642556961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mse riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated " "Elaborating entity \"add_sub_mse\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642556964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2\"" {  } { { "fpu_convert_float_integer.v" "cmpr2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 799 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642557037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557037 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 799 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642557037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642557112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642557112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare\"" {  } { { "fpu_convert_float_integer.v" "max_shift_compare" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642557190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557190 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/fpu_convert_float_integer.v" 849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642557190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ehg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ehg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ehg " "Found entity 1: cmpr_ehg" {  } { { "db/cmpr_ehg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_ehg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642557261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642557261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ehg riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated " "Elaborating entity \"cmpr_ehg\" for hierarchy \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:EX_MEM " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:EX_MEM\"" {  } { { "../riscv_core/riscv.v" "EX_MEM" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM riscv_core:rv32i\|DRAM:dmem " "Elaborating entity \"DRAM\" for hierarchy \"riscv_core:rv32i\|DRAM:dmem\"" {  } { { "../riscv_core/riscv.v" "dmem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557310 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 255 DRAM.v(13) " "Verilog HDL warning at DRAM.v(13): number of words (39) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1575642557313 "|top|riscv_core:rv32i|DRAM:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memOut_MUX riscv_core:rv32i\|memOut_MUX:memOut_MUX " "Elaborating entity \"memOut_MUX\" for hierarchy \"riscv_core:rv32i\|memOut_MUX:memOut_MUX\"" {  } { { "../riscv_core/riscv.v" "memOut_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riscv_core:rv32i\|register:MEM_WB " "Elaborating entity \"register\" for hierarchy \"riscv_core:rv32i\|register:MEM_WB\"" {  } { { "../riscv_core/riscv.v" "MEM_WB" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MUX riscv_core:rv32i\|WB_MUX:WB_MUX " "Elaborating entity \"WB_MUX\" for hierarchy \"riscv_core:rv32i\|WB_MUX:WB_MUX\"" {  } { { "../riscv_core/riscv.v" "WB_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU riscv_core:rv32i\|HDU:HDU " "Elaborating entity \"HDU\" for hierarchy \"riscv_core:rv32i\|HDU:HDU\"" {  } { { "../riscv_core/riscv.v" "HDU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit riscv_core:rv32i\|forwardingUnit:fu " "Elaborating entity \"forwardingUnit\" for hierarchy \"riscv_core:rv32i\|forwardingUnit:fu\"" {  } { { "../riscv_core/riscv.v" "fu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDec sevSegDec:s0 " "Elaborating entity \"sevSegDec\" for hierarchy \"sevSegDec:s0\"" {  } { { "../riscv_core/riscv.v" "s0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642557453 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "326 " "Ignored 326 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "326 " "Ignored 326 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1575642558877 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1575642558877 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1575642559511 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0 " "Inferred RAM node \"riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1575642559512 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1575642559520 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|regFile:rf\|registers_rtl_0 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|regFile:rf\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575642559522 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|regFile:rf\|registers_rtl_1 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|regFile:rf\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575642559524 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|regFile:float_rf\|registers_rtl_0 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|regFile:float_rf\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575642559524 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "riscv_core:rv32i\|regFile:float_rf\|registers_rtl_1 " "Inferred dual-clock RAM node \"riscv_core:rv32i\|regFile:float_rf\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575642559524 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|DRAM:dmem\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_DRAM_255a05.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_DRAM_255a05.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|regFile:rf\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|regFile:rf\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|regFile:rf\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|regFile:rf\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|regFile:float_rf\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|regFile:float_rf\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|regFile:float_rf\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|regFile:float_rf\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscv_core:rv32i\|IRAM:imem\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscv_core:rv32i\|IRAM:imem\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_IRAM_c4ed73f3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|nan_man_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|nan_man_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|exp_and_reg2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|exp_and_reg2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642562453 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575642562453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|DRAM:dmem\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_DRAM_255a05.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_DRAM_255a05.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642562512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82g1 " "Found entity 1: altsyncram_82g1" {  } { { "db/altsyncram_82g1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_82g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642562586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642562586 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1575642562594 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_DRAM_255a05.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1575642562595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|regFile:rf\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_regFile_4c8ea16e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642562688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_93h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_93h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_93h1 " "Found entity 1: altsyncram_93h1" {  } { { "db/altsyncram_93h1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_93h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642562762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642562762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|IRAM:imem\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_IRAM_c4ed73f3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642562931 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642562931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0661.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0661.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0661 " "Found entity 1: altsyncram_0661" {  } { { "db/altsyncram_0661.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_0661.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563002 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_IRAM_c4ed73f3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1575642563012 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/top.ram0_IRAM_c4ed73f3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1575642563014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|altshift_taps:nan_man_ff0_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|altshift_taps:nan_man_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642563182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|altshift_taps:nan_man_ff0_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component\|altshift_taps:nan_man_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642563182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642563182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642563182 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642563182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_53m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_53m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_53m " "Found entity 1: shift_taps_53m" {  } { { "db/shift_taps_53m.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/shift_taps_53m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6c81 " "Found entity 1: altsyncram_6c81" {  } { { "db/altsyncram_6c81.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_6c81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5mf " "Found entity 1: cntr_5mf" {  } { { "db/cntr_5mf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cntr_5mf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642563730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component\|fpu_div_altfp_div_pst_t2j:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642563730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642563730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642563730 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642563730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n1m " "Found entity 1: shift_taps_n1m" {  } { { "db/shift_taps_n1m.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/shift_taps_n1m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4981 " "Found entity 1: altsyncram_4981" {  } { { "db/altsyncram_4981.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_4981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642563904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642563904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642564011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642564011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|altshift_taps:exp_and_reg2_rtl_0 " "Elaborated megafunction instantiation \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|altshift_taps:exp_and_reg2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642564065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|altshift_taps:exp_and_reg2_rtl_0 " "Instantiated megafunction \"riscv_core:rv32i\|FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component\|altshift_taps:exp_and_reg2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575642564065 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575642564065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v1m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v1m " "Found entity 1: shift_taps_v1m" {  } { { "db/shift_taps_v1m.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/shift_taps_v1m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642564132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642564132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rg31 " "Found entity 1: altsyncram_rg31" {  } { { "db/altsyncram_rg31.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/altsyncram_rg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642564233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642564233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642564363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642564363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642564451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642564451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/Riscv_Quartus_Project/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575642564541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575642564541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575642572631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575642574249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575642574249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5486 " "Implemented 5486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575642574969 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575642574969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5171 " "Implemented 5171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575642574969 ""} { "Info" "ICUT_CUT_TM_RAMS" "262 " "Implemented 262 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575642574969 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "23 " "Implemented 23 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1575642574969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575642574969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575642575067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 19:29:35 2019 " "Processing ended: Fri Dec 06 19:29:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575642575067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575642575067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575642575067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575642575067 ""}
