
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S17= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S18= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F16)
	S19= FU.Bub_IF=>CU_IF.Bub                                   Premise(F17)
	S20= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F19)
	S22= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F22)
	S25= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F23)
	S26= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_MEM.Out=>FU.IR_MEM                                  Premise(F30)
	S33= IR_WB.Out=>FU.IR_WB                                    Premise(F31)
	S34= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F32)
	S35= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F33)
	S36= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F34)
	S37= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F35)
	S38= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F36)
	S39= ALUOut_MEM.Out=>FU.InMEM                               Premise(F37)
	S40= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F38)
	S41= ALUOut_WB.Out=>FU.InWB                                 Premise(F39)
	S42= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F40)
	S43= ALUOut_WB.Out=>GPR.WData                               Premise(F41)
	S44= IR_WB.Out20_16=>GPR.WReg                               Premise(F42)
	S45= IMMU.Addr=>IAddrReg.In                                 Premise(F43)
	S46= PC.Out=>ICache.IEA                                     Premise(F44)
	S47= ICache.IEA=addr                                        Path(S5,S46)
	S48= ICache.Hit=ICacheHit(addr)                             ICache-Search(S47)
	S49= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S47,S3)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S48,S21)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S48,S29)
	S52= ICache.Out=>ICacheReg.In                               Premise(F45)
	S53= ICacheReg.In={12,rS,rD,UIMM}                           Path(S49,S52)
	S54= PC.Out=>IMMU.IEA                                       Premise(F46)
	S55= IMMU.IEA=addr                                          Path(S5,S54)
	S56= CP0.ASID=>IMMU.PID                                     Premise(F47)
	S57= IMMU.PID=pid                                           Path(S4,S56)
	S58= IMMU.Addr={pid,addr}                                   IMMU-Search(S57,S55)
	S59= IAddrReg.In={pid,addr}                                 Path(S58,S45)
	S60= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S57,S55)
	S61= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S60,S22)
	S62= IR_MEM.Out=>IR_DMMU1.In                                Premise(F48)
	S63= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F49)
	S64= ICache.Out=>IR_ID.In                                   Premise(F50)
	S65= IR_ID.In={12,rS,rD,UIMM}                               Path(S49,S64)
	S66= ICache.Out=>IR_IMMU.In                                 Premise(F51)
	S67= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S49,S66)
	S68= IR_DMMU2.Out=>IR_WB.In                                 Premise(F52)
	S69= IR_MEM.Out=>IR_WB.In                                   Premise(F53)
	S70= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F54)
	S71= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F55)
	S72= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F56)
	S73= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F57)
	S74= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F58)
	S75= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F59)
	S76= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F60)
	S77= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F61)
	S78= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F62)
	S79= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F63)
	S80= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F64)
	S81= IR_EX.Out31_26=>CU_EX.Op                               Premise(F65)
	S82= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F66)
	S83= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F67)
	S84= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F68)
	S85= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S86= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F70)
	S87= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F71)
	S88= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F72)
	S89= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F73)
	S90= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F74)
	S91= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F75)
	S92= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F76)
	S93= IR_WB.Out31_26=>CU_WB.Op                               Premise(F77)
	S94= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F78)
	S95= CtrlA_EX=0                                             Premise(F79)
	S96= CtrlB_EX=0                                             Premise(F80)
	S97= CtrlALUOut_MEM=0                                       Premise(F81)
	S98= CtrlALUOut_DMMU1=0                                     Premise(F82)
	S99= CtrlALUOut_DMMU2=0                                     Premise(F83)
	S100= CtrlALUOut_WB=0                                       Premise(F84)
	S101= CtrlA_MEM=0                                           Premise(F85)
	S102= CtrlA_WB=0                                            Premise(F86)
	S103= CtrlB_MEM=0                                           Premise(F87)
	S104= CtrlB_WB=0                                            Premise(F88)
	S105= CtrlICache=0                                          Premise(F89)
	S106= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S105)
	S107= CtrlIMMU=0                                            Premise(F90)
	S108= CtrlIR_DMMU1=0                                        Premise(F91)
	S109= CtrlIR_DMMU2=0                                        Premise(F92)
	S110= CtrlIR_EX=0                                           Premise(F93)
	S111= CtrlIR_ID=1                                           Premise(F94)
	S112= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S65,S111)
	S113= CtrlIR_IMMU=0                                         Premise(F95)
	S114= CtrlIR_MEM=0                                          Premise(F96)
	S115= CtrlIR_WB=0                                           Premise(F97)
	S116= CtrlGPR=0                                             Premise(F98)
	S117= CtrlIAddrReg=0                                        Premise(F99)
	S118= CtrlPC=0                                              Premise(F100)
	S119= CtrlPCInc=1                                           Premise(F101)
	S120= PC[Out]=addr+4                                        PC-Inc(S1,S118,S119)
	S121= PC[CIA]=addr                                          PC-Inc(S1,S118,S119)
	S122= CtrlIMem=0                                            Premise(F102)
	S123= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S122)
	S124= CtrlICacheReg=0                                       Premise(F103)
	S125= CtrlASIDIn=0                                          Premise(F104)
	S126= CtrlCP0=0                                             Premise(F105)
	S127= CP0[ASID]=pid                                         CP0-Hold(S0,S126)
	S128= CtrlEPCIn=0                                           Premise(F106)
	S129= CtrlExCodeIn=0                                        Premise(F107)
	S130= CtrlIRMux=0                                           Premise(F108)
	S131= GPR[rS]=a                                             Premise(F109)

ID	S132= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S112)
	S133= IR_ID.Out31_26=12                                     IR-Out(S112)
	S134= IR_ID.Out25_21=rS                                     IR-Out(S112)
	S135= IR_ID.Out20_16=rD                                     IR-Out(S112)
	S136= IR_ID.Out15_0=UIMM                                    IR-Out(S112)
	S137= PC.Out=addr+4                                         PC-Out(S120)
	S138= PC.CIA=addr                                           PC-Out(S121)
	S139= PC.CIA31_28=addr[31:28]                               PC-Out(S121)
	S140= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S141= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F215)
	S142= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F216)
	S143= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F217)
	S144= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F218)
	S145= A_MEM.Out=>A_WB.In                                    Premise(F219)
	S146= LIMMEXT.Out=>B_EX.In                                  Premise(F220)
	S147= B_MEM.Out=>B_WB.In                                    Premise(F221)
	S148= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F222)
	S149= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F223)
	S150= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F224)
	S151= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F225)
	S152= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F226)
	S153= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F227)
	S154= FU.Bub_IF=>CU_IF.Bub                                  Premise(F228)
	S155= FU.Halt_IF=>CU_IF.Halt                                Premise(F229)
	S156= ICache.Hit=>CU_IF.ICacheHit                           Premise(F230)
	S157= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F231)
	S158= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F232)
	S159= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F233)
	S160= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F234)
	S161= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F235)
	S162= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F236)
	S163= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F237)
	S164= ICache.Hit=>FU.ICacheHit                              Premise(F238)
	S165= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F239)
	S166= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F240)
	S167= IR_MEM.Out=>FU.IR_MEM                                 Premise(F241)
	S168= IR_WB.Out=>FU.IR_WB                                   Premise(F242)
	S169= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F243)
	S170= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F244)
	S171= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F245)
	S172= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F246)
	S173= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F247)
	S174= FU.InID2_RReg=5'b00000                                Premise(F248)
	S175= ALUOut_MEM.Out=>FU.InMEM                              Premise(F249)
	S176= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F250)
	S177= ALUOut_WB.Out=>FU.InWB                                Premise(F251)
	S178= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F252)
	S179= ALUOut_WB.Out=>GPR.WData                              Premise(F253)
	S180= IR_WB.Out20_16=>GPR.WReg                              Premise(F254)
	S181= IMMU.Addr=>IAddrReg.In                                Premise(F255)
	S182= PC.Out=>ICache.IEA                                    Premise(F256)
	S183= ICache.IEA=addr+4                                     Path(S137,S182)
	S184= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S183)
	S185= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S184,S156)
	S186= FU.ICacheHit=ICacheHit(addr+4)                        Path(S184,S164)
	S187= ICache.Out=>ICacheReg.In                              Premise(F257)
	S188= PC.Out=>IMMU.IEA                                      Premise(F258)
	S189= IMMU.IEA=addr+4                                       Path(S137,S188)
	S190= CP0.ASID=>IMMU.PID                                    Premise(F259)
	S191= IMMU.PID=pid                                          Path(S140,S190)
	S192= IMMU.Addr={pid,addr+4}                                IMMU-Search(S191,S189)
	S193= IAddrReg.In={pid,addr+4}                              Path(S192,S181)
	S194= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S191,S189)
	S195= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S194,S157)
	S196= IR_MEM.Out=>IR_DMMU1.In                               Premise(F260)
	S197= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F261)
	S198= ICache.Out=>IR_ID.In                                  Premise(F262)
	S199= ICache.Out=>IR_IMMU.In                                Premise(F263)
	S200= IR_DMMU2.Out=>IR_WB.In                                Premise(F264)
	S201= IR_MEM.Out=>IR_WB.In                                  Premise(F265)
	S202= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F266)
	S203= LIMMEXT.In=UIMM                                       Path(S136,S202)
	S204= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S203)
	S205= B_EX.In={16{0},UIMM}                                  Path(S204,S146)
	S206= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F267)
	S207= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F268)
	S208= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F269)
	S209= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F270)
	S210= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F271)
	S211= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F272)
	S212= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F273)
	S213= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F274)
	S214= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F275)
	S215= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F276)
	S216= IR_EX.Out31_26=>CU_EX.Op                              Premise(F277)
	S217= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F278)
	S218= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F279)
	S219= CU_ID.IRFunc1=rD                                      Path(S135,S218)
	S220= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F280)
	S221= CU_ID.IRFunc2=rS                                      Path(S134,S220)
	S222= IR_ID.Out31_26=>CU_ID.Op                              Premise(F281)
	S223= CU_ID.Op=12                                           Path(S133,S222)
	S224= CU_ID.Func=alu_add                                    CU_ID(S223)
	S225= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F282)
	S226= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F283)
	S227= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F284)
	S228= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F285)
	S229= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F286)
	S230= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F287)
	S231= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F288)
	S232= IR_WB.Out31_26=>CU_WB.Op                              Premise(F289)
	S233= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F290)
	S234= CtrlA_EX=1                                            Premise(F291)
	S235= CtrlB_EX=1                                            Premise(F292)
	S236= [B_EX]={16{0},UIMM}                                   B_EX-Write(S205,S235)
	S237= CtrlALUOut_MEM=0                                      Premise(F293)
	S238= CtrlALUOut_DMMU1=0                                    Premise(F294)
	S239= CtrlALUOut_DMMU2=0                                    Premise(F295)
	S240= CtrlALUOut_WB=0                                       Premise(F296)
	S241= CtrlA_MEM=0                                           Premise(F297)
	S242= CtrlA_WB=0                                            Premise(F298)
	S243= CtrlB_MEM=0                                           Premise(F299)
	S244= CtrlB_WB=0                                            Premise(F300)
	S245= CtrlICache=0                                          Premise(F301)
	S246= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S106,S245)
	S247= CtrlIMMU=0                                            Premise(F302)
	S248= CtrlIR_DMMU1=0                                        Premise(F303)
	S249= CtrlIR_DMMU2=0                                        Premise(F304)
	S250= CtrlIR_EX=1                                           Premise(F305)
	S251= CtrlIR_ID=0                                           Premise(F306)
	S252= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S112,S251)
	S253= CtrlIR_IMMU=0                                         Premise(F307)
	S254= CtrlIR_MEM=0                                          Premise(F308)
	S255= CtrlIR_WB=0                                           Premise(F309)
	S256= CtrlGPR=0                                             Premise(F310)
	S257= GPR[rS]=a                                             GPR-Hold(S131,S256)
	S258= CtrlIAddrReg=0                                        Premise(F311)
	S259= CtrlPC=0                                              Premise(F312)
	S260= CtrlPCInc=0                                           Premise(F313)
	S261= PC[CIA]=addr                                          PC-Hold(S121,S260)
	S262= PC[Out]=addr+4                                        PC-Hold(S120,S259,S260)
	S263= CtrlIMem=0                                            Premise(F314)
	S264= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S123,S263)
	S265= CtrlICacheReg=0                                       Premise(F315)
	S266= CtrlASIDIn=0                                          Premise(F316)
	S267= CtrlCP0=0                                             Premise(F317)
	S268= CP0[ASID]=pid                                         CP0-Hold(S127,S267)
	S269= CtrlEPCIn=0                                           Premise(F318)
	S270= CtrlExCodeIn=0                                        Premise(F319)
	S271= CtrlIRMux=0                                           Premise(F320)

EX	S272= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S236)
	S273= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S236)
	S274= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S236)
	S275= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S252)
	S276= IR_ID.Out31_26=12                                     IR-Out(S252)
	S277= IR_ID.Out25_21=rS                                     IR-Out(S252)
	S278= IR_ID.Out20_16=rD                                     IR-Out(S252)
	S279= IR_ID.Out15_0=UIMM                                    IR-Out(S252)
	S280= PC.CIA=addr                                           PC-Out(S261)
	S281= PC.CIA31_28=addr[31:28]                               PC-Out(S261)
	S282= PC.Out=addr+4                                         PC-Out(S262)
	S283= CP0.ASID=pid                                          CP0-Read-ASID(S268)
	S284= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F321)
	S285= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F322)
	S286= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F323)
	S287= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F324)
	S288= A_MEM.Out=>A_WB.In                                    Premise(F325)
	S289= LIMMEXT.Out=>B_EX.In                                  Premise(F326)
	S290= B_MEM.Out=>B_WB.In                                    Premise(F327)
	S291= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F328)
	S292= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F329)
	S293= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F330)
	S294= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F331)
	S295= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F332)
	S296= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F333)
	S297= FU.Bub_IF=>CU_IF.Bub                                  Premise(F334)
	S298= FU.Halt_IF=>CU_IF.Halt                                Premise(F335)
	S299= ICache.Hit=>CU_IF.ICacheHit                           Premise(F336)
	S300= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F337)
	S301= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F338)
	S302= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F339)
	S303= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F340)
	S304= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F341)
	S305= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F342)
	S306= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F343)
	S307= ICache.Hit=>FU.ICacheHit                              Premise(F344)
	S308= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F345)
	S309= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F346)
	S310= IR_MEM.Out=>FU.IR_MEM                                 Premise(F347)
	S311= IR_WB.Out=>FU.IR_WB                                   Premise(F348)
	S312= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F349)
	S313= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F350)
	S314= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F351)
	S315= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F352)
	S316= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F353)
	S317= ALUOut_MEM.Out=>FU.InMEM                              Premise(F354)
	S318= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F355)
	S319= ALUOut_WB.Out=>FU.InWB                                Premise(F356)
	S320= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F357)
	S321= ALUOut_WB.Out=>GPR.WData                              Premise(F358)
	S322= IR_WB.Out20_16=>GPR.WReg                              Premise(F359)
	S323= IMMU.Addr=>IAddrReg.In                                Premise(F360)
	S324= PC.Out=>ICache.IEA                                    Premise(F361)
	S325= ICache.IEA=addr+4                                     Path(S282,S324)
	S326= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S325)
	S327= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S326,S299)
	S328= FU.ICacheHit=ICacheHit(addr+4)                        Path(S326,S307)
	S329= ICache.Out=>ICacheReg.In                              Premise(F362)
	S330= PC.Out=>IMMU.IEA                                      Premise(F363)
	S331= IMMU.IEA=addr+4                                       Path(S282,S330)
	S332= CP0.ASID=>IMMU.PID                                    Premise(F364)
	S333= IMMU.PID=pid                                          Path(S283,S332)
	S334= IMMU.Addr={pid,addr+4}                                IMMU-Search(S333,S331)
	S335= IAddrReg.In={pid,addr+4}                              Path(S334,S323)
	S336= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S333,S331)
	S337= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S336,S300)
	S338= IR_MEM.Out=>IR_DMMU1.In                               Premise(F365)
	S339= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F366)
	S340= ICache.Out=>IR_ID.In                                  Premise(F367)
	S341= ICache.Out=>IR_IMMU.In                                Premise(F368)
	S342= IR_DMMU2.Out=>IR_WB.In                                Premise(F369)
	S343= IR_MEM.Out=>IR_WB.In                                  Premise(F370)
	S344= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F371)
	S345= LIMMEXT.In=UIMM                                       Path(S279,S344)
	S346= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S345)
	S347= B_EX.In={16{0},UIMM}                                  Path(S346,S289)
	S348= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F372)
	S349= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F373)
	S350= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F374)
	S351= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F375)
	S352= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F376)
	S353= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F377)
	S354= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F378)
	S355= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F379)
	S356= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F380)
	S357= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F381)
	S358= IR_EX.Out31_26=>CU_EX.Op                              Premise(F382)
	S359= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F383)
	S360= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F384)
	S361= CU_ID.IRFunc1=rD                                      Path(S278,S360)
	S362= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F385)
	S363= CU_ID.IRFunc2=rS                                      Path(S277,S362)
	S364= IR_ID.Out31_26=>CU_ID.Op                              Premise(F386)
	S365= CU_ID.Op=12                                           Path(S276,S364)
	S366= CU_ID.Func=alu_add                                    CU_ID(S365)
	S367= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F387)
	S368= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F388)
	S369= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F389)
	S370= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F390)
	S371= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F391)
	S372= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F392)
	S373= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F393)
	S374= IR_WB.Out31_26=>CU_WB.Op                              Premise(F394)
	S375= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F395)
	S376= CtrlA_EX=0                                            Premise(F396)
	S377= CtrlB_EX=0                                            Premise(F397)
	S378= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S236,S377)
	S379= CtrlALUOut_MEM=1                                      Premise(F398)
	S380= CtrlALUOut_DMMU1=0                                    Premise(F399)
	S381= CtrlALUOut_DMMU2=0                                    Premise(F400)
	S382= CtrlALUOut_WB=0                                       Premise(F401)
	S383= CtrlA_MEM=0                                           Premise(F402)
	S384= CtrlA_WB=0                                            Premise(F403)
	S385= CtrlB_MEM=0                                           Premise(F404)
	S386= CtrlB_WB=0                                            Premise(F405)
	S387= CtrlICache=0                                          Premise(F406)
	S388= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S246,S387)
	S389= CtrlIMMU=0                                            Premise(F407)
	S390= CtrlIR_DMMU1=0                                        Premise(F408)
	S391= CtrlIR_DMMU2=0                                        Premise(F409)
	S392= CtrlIR_EX=0                                           Premise(F410)
	S393= CtrlIR_ID=0                                           Premise(F411)
	S394= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S252,S393)
	S395= CtrlIR_IMMU=0                                         Premise(F412)
	S396= CtrlIR_MEM=1                                          Premise(F413)
	S397= CtrlIR_WB=0                                           Premise(F414)
	S398= CtrlGPR=0                                             Premise(F415)
	S399= GPR[rS]=a                                             GPR-Hold(S257,S398)
	S400= CtrlIAddrReg=0                                        Premise(F416)
	S401= CtrlPC=0                                              Premise(F417)
	S402= CtrlPCInc=0                                           Premise(F418)
	S403= PC[CIA]=addr                                          PC-Hold(S261,S402)
	S404= PC[Out]=addr+4                                        PC-Hold(S262,S401,S402)
	S405= CtrlIMem=0                                            Premise(F419)
	S406= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S264,S405)
	S407= CtrlICacheReg=0                                       Premise(F420)
	S408= CtrlASIDIn=0                                          Premise(F421)
	S409= CtrlCP0=0                                             Premise(F422)
	S410= CP0[ASID]=pid                                         CP0-Hold(S268,S409)
	S411= CtrlEPCIn=0                                           Premise(F423)
	S412= CtrlExCodeIn=0                                        Premise(F424)
	S413= CtrlIRMux=0                                           Premise(F425)

MEM	S414= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S378)
	S415= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S378)
	S416= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S378)
	S417= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S394)
	S418= IR_ID.Out31_26=12                                     IR-Out(S394)
	S419= IR_ID.Out25_21=rS                                     IR-Out(S394)
	S420= IR_ID.Out20_16=rD                                     IR-Out(S394)
	S421= IR_ID.Out15_0=UIMM                                    IR-Out(S394)
	S422= PC.CIA=addr                                           PC-Out(S403)
	S423= PC.CIA31_28=addr[31:28]                               PC-Out(S403)
	S424= PC.Out=addr+4                                         PC-Out(S404)
	S425= CP0.ASID=pid                                          CP0-Read-ASID(S410)
	S426= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F426)
	S427= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F427)
	S428= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F428)
	S429= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F429)
	S430= A_MEM.Out=>A_WB.In                                    Premise(F430)
	S431= LIMMEXT.Out=>B_EX.In                                  Premise(F431)
	S432= B_MEM.Out=>B_WB.In                                    Premise(F432)
	S433= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F433)
	S434= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F434)
	S435= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F435)
	S436= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F436)
	S437= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F437)
	S438= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F438)
	S439= FU.Bub_IF=>CU_IF.Bub                                  Premise(F439)
	S440= FU.Halt_IF=>CU_IF.Halt                                Premise(F440)
	S441= ICache.Hit=>CU_IF.ICacheHit                           Premise(F441)
	S442= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F442)
	S443= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F443)
	S444= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F444)
	S445= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F445)
	S446= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F446)
	S447= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F447)
	S448= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F448)
	S449= ICache.Hit=>FU.ICacheHit                              Premise(F449)
	S450= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F450)
	S451= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F451)
	S452= IR_MEM.Out=>FU.IR_MEM                                 Premise(F452)
	S453= IR_WB.Out=>FU.IR_WB                                   Premise(F453)
	S454= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F454)
	S455= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F455)
	S456= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F456)
	S457= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F457)
	S458= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F458)
	S459= ALUOut_MEM.Out=>FU.InMEM                              Premise(F459)
	S460= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F460)
	S461= ALUOut_WB.Out=>FU.InWB                                Premise(F461)
	S462= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F462)
	S463= ALUOut_WB.Out=>GPR.WData                              Premise(F463)
	S464= IR_WB.Out20_16=>GPR.WReg                              Premise(F464)
	S465= IMMU.Addr=>IAddrReg.In                                Premise(F465)
	S466= PC.Out=>ICache.IEA                                    Premise(F466)
	S467= ICache.IEA=addr+4                                     Path(S424,S466)
	S468= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S467)
	S469= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S468,S441)
	S470= FU.ICacheHit=ICacheHit(addr+4)                        Path(S468,S449)
	S471= ICache.Out=>ICacheReg.In                              Premise(F467)
	S472= PC.Out=>IMMU.IEA                                      Premise(F468)
	S473= IMMU.IEA=addr+4                                       Path(S424,S472)
	S474= CP0.ASID=>IMMU.PID                                    Premise(F469)
	S475= IMMU.PID=pid                                          Path(S425,S474)
	S476= IMMU.Addr={pid,addr+4}                                IMMU-Search(S475,S473)
	S477= IAddrReg.In={pid,addr+4}                              Path(S476,S465)
	S478= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S475,S473)
	S479= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S478,S442)
	S480= IR_MEM.Out=>IR_DMMU1.In                               Premise(F470)
	S481= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F471)
	S482= ICache.Out=>IR_ID.In                                  Premise(F472)
	S483= ICache.Out=>IR_IMMU.In                                Premise(F473)
	S484= IR_DMMU2.Out=>IR_WB.In                                Premise(F474)
	S485= IR_MEM.Out=>IR_WB.In                                  Premise(F475)
	S486= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F476)
	S487= LIMMEXT.In=UIMM                                       Path(S421,S486)
	S488= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S487)
	S489= B_EX.In={16{0},UIMM}                                  Path(S488,S431)
	S490= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F477)
	S491= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F478)
	S492= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F479)
	S493= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F480)
	S494= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F481)
	S495= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F482)
	S496= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F483)
	S497= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F484)
	S498= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F485)
	S499= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F486)
	S500= IR_EX.Out31_26=>CU_EX.Op                              Premise(F487)
	S501= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F488)
	S502= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F489)
	S503= CU_ID.IRFunc1=rD                                      Path(S420,S502)
	S504= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F490)
	S505= CU_ID.IRFunc2=rS                                      Path(S419,S504)
	S506= IR_ID.Out31_26=>CU_ID.Op                              Premise(F491)
	S507= CU_ID.Op=12                                           Path(S418,S506)
	S508= CU_ID.Func=alu_add                                    CU_ID(S507)
	S509= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F492)
	S510= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F493)
	S511= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F494)
	S512= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F495)
	S513= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F496)
	S514= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F497)
	S515= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F498)
	S516= IR_WB.Out31_26=>CU_WB.Op                              Premise(F499)
	S517= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F500)
	S518= CtrlA_EX=0                                            Premise(F501)
	S519= CtrlB_EX=0                                            Premise(F502)
	S520= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S378,S519)
	S521= CtrlALUOut_MEM=0                                      Premise(F503)
	S522= CtrlALUOut_DMMU1=1                                    Premise(F504)
	S523= CtrlALUOut_DMMU2=0                                    Premise(F505)
	S524= CtrlALUOut_WB=1                                       Premise(F506)
	S525= CtrlA_MEM=0                                           Premise(F507)
	S526= CtrlA_WB=1                                            Premise(F508)
	S527= CtrlB_MEM=0                                           Premise(F509)
	S528= CtrlB_WB=1                                            Premise(F510)
	S529= CtrlICache=0                                          Premise(F511)
	S530= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S388,S529)
	S531= CtrlIMMU=0                                            Premise(F512)
	S532= CtrlIR_DMMU1=1                                        Premise(F513)
	S533= CtrlIR_DMMU2=0                                        Premise(F514)
	S534= CtrlIR_EX=0                                           Premise(F515)
	S535= CtrlIR_ID=0                                           Premise(F516)
	S536= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S394,S535)
	S537= CtrlIR_IMMU=0                                         Premise(F517)
	S538= CtrlIR_MEM=0                                          Premise(F518)
	S539= CtrlIR_WB=1                                           Premise(F519)
	S540= CtrlGPR=0                                             Premise(F520)
	S541= GPR[rS]=a                                             GPR-Hold(S399,S540)
	S542= CtrlIAddrReg=0                                        Premise(F521)
	S543= CtrlPC=0                                              Premise(F522)
	S544= CtrlPCInc=0                                           Premise(F523)
	S545= PC[CIA]=addr                                          PC-Hold(S403,S544)
	S546= PC[Out]=addr+4                                        PC-Hold(S404,S543,S544)
	S547= CtrlIMem=0                                            Premise(F524)
	S548= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S406,S547)
	S549= CtrlICacheReg=0                                       Premise(F525)
	S550= CtrlASIDIn=0                                          Premise(F526)
	S551= CtrlCP0=0                                             Premise(F527)
	S552= CP0[ASID]=pid                                         CP0-Hold(S410,S551)
	S553= CtrlEPCIn=0                                           Premise(F528)
	S554= CtrlExCodeIn=0                                        Premise(F529)
	S555= CtrlIRMux=0                                           Premise(F530)

WB	S556= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S520)
	S557= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S520)
	S558= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S520)
	S559= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S536)
	S560= IR_ID.Out31_26=12                                     IR-Out(S536)
	S561= IR_ID.Out25_21=rS                                     IR-Out(S536)
	S562= IR_ID.Out20_16=rD                                     IR-Out(S536)
	S563= IR_ID.Out15_0=UIMM                                    IR-Out(S536)
	S564= PC.CIA=addr                                           PC-Out(S545)
	S565= PC.CIA31_28=addr[31:28]                               PC-Out(S545)
	S566= PC.Out=addr+4                                         PC-Out(S546)
	S567= CP0.ASID=pid                                          CP0-Read-ASID(S552)
	S568= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F741)
	S569= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F742)
	S570= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F743)
	S571= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F744)
	S572= A_MEM.Out=>A_WB.In                                    Premise(F745)
	S573= LIMMEXT.Out=>B_EX.In                                  Premise(F746)
	S574= B_MEM.Out=>B_WB.In                                    Premise(F747)
	S575= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F748)
	S576= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F749)
	S577= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F750)
	S578= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F751)
	S579= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F752)
	S580= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F753)
	S581= FU.Bub_IF=>CU_IF.Bub                                  Premise(F754)
	S582= FU.Halt_IF=>CU_IF.Halt                                Premise(F755)
	S583= ICache.Hit=>CU_IF.ICacheHit                           Premise(F756)
	S584= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F757)
	S585= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F758)
	S586= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F759)
	S587= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F760)
	S588= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F761)
	S589= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F762)
	S590= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F763)
	S591= ICache.Hit=>FU.ICacheHit                              Premise(F764)
	S592= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F765)
	S593= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F766)
	S594= IR_MEM.Out=>FU.IR_MEM                                 Premise(F767)
	S595= IR_WB.Out=>FU.IR_WB                                   Premise(F768)
	S596= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F769)
	S597= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F770)
	S598= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F771)
	S599= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F772)
	S600= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F773)
	S601= ALUOut_MEM.Out=>FU.InMEM                              Premise(F774)
	S602= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F775)
	S603= ALUOut_WB.Out=>FU.InWB                                Premise(F776)
	S604= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F777)
	S605= ALUOut_WB.Out=>GPR.WData                              Premise(F778)
	S606= IR_WB.Out20_16=>GPR.WReg                              Premise(F779)
	S607= IMMU.Addr=>IAddrReg.In                                Premise(F780)
	S608= PC.Out=>ICache.IEA                                    Premise(F781)
	S609= ICache.IEA=addr+4                                     Path(S566,S608)
	S610= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S609)
	S611= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S610,S583)
	S612= FU.ICacheHit=ICacheHit(addr+4)                        Path(S610,S591)
	S613= ICache.Out=>ICacheReg.In                              Premise(F782)
	S614= PC.Out=>IMMU.IEA                                      Premise(F783)
	S615= IMMU.IEA=addr+4                                       Path(S566,S614)
	S616= CP0.ASID=>IMMU.PID                                    Premise(F784)
	S617= IMMU.PID=pid                                          Path(S567,S616)
	S618= IMMU.Addr={pid,addr+4}                                IMMU-Search(S617,S615)
	S619= IAddrReg.In={pid,addr+4}                              Path(S618,S607)
	S620= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S617,S615)
	S621= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S620,S584)
	S622= IR_MEM.Out=>IR_DMMU1.In                               Premise(F785)
	S623= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F786)
	S624= ICache.Out=>IR_ID.In                                  Premise(F787)
	S625= ICache.Out=>IR_IMMU.In                                Premise(F788)
	S626= IR_DMMU2.Out=>IR_WB.In                                Premise(F789)
	S627= IR_MEM.Out=>IR_WB.In                                  Premise(F790)
	S628= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F791)
	S629= LIMMEXT.In=UIMM                                       Path(S563,S628)
	S630= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S629)
	S631= B_EX.In={16{0},UIMM}                                  Path(S630,S573)
	S632= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F792)
	S633= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F793)
	S634= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F794)
	S635= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F795)
	S636= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F796)
	S637= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F797)
	S638= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F798)
	S639= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F799)
	S640= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F800)
	S641= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F801)
	S642= IR_EX.Out31_26=>CU_EX.Op                              Premise(F802)
	S643= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F803)
	S644= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F804)
	S645= CU_ID.IRFunc1=rD                                      Path(S562,S644)
	S646= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F805)
	S647= CU_ID.IRFunc2=rS                                      Path(S561,S646)
	S648= IR_ID.Out31_26=>CU_ID.Op                              Premise(F806)
	S649= CU_ID.Op=12                                           Path(S560,S648)
	S650= CU_ID.Func=alu_add                                    CU_ID(S649)
	S651= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F807)
	S652= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F808)
	S653= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F809)
	S654= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F810)
	S655= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F811)
	S656= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F812)
	S657= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F813)
	S658= IR_WB.Out31_26=>CU_WB.Op                              Premise(F814)
	S659= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F815)
	S660= CtrlA_EX=0                                            Premise(F816)
	S661= CtrlB_EX=0                                            Premise(F817)
	S662= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S520,S661)
	S663= CtrlALUOut_MEM=0                                      Premise(F818)
	S664= CtrlALUOut_DMMU1=0                                    Premise(F819)
	S665= CtrlALUOut_DMMU2=0                                    Premise(F820)
	S666= CtrlALUOut_WB=0                                       Premise(F821)
	S667= CtrlA_MEM=0                                           Premise(F822)
	S668= CtrlA_WB=0                                            Premise(F823)
	S669= CtrlB_MEM=0                                           Premise(F824)
	S670= CtrlB_WB=0                                            Premise(F825)
	S671= CtrlICache=0                                          Premise(F826)
	S672= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S530,S671)
	S673= CtrlIMMU=0                                            Premise(F827)
	S674= CtrlIR_DMMU1=0                                        Premise(F828)
	S675= CtrlIR_DMMU2=0                                        Premise(F829)
	S676= CtrlIR_EX=0                                           Premise(F830)
	S677= CtrlIR_ID=0                                           Premise(F831)
	S678= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S536,S677)
	S679= CtrlIR_IMMU=0                                         Premise(F832)
	S680= CtrlIR_MEM=0                                          Premise(F833)
	S681= CtrlIR_WB=0                                           Premise(F834)
	S682= CtrlGPR=1                                             Premise(F835)
	S683= CtrlIAddrReg=0                                        Premise(F836)
	S684= CtrlPC=0                                              Premise(F837)
	S685= CtrlPCInc=0                                           Premise(F838)
	S686= PC[CIA]=addr                                          PC-Hold(S545,S685)
	S687= PC[Out]=addr+4                                        PC-Hold(S546,S684,S685)
	S688= CtrlIMem=0                                            Premise(F839)
	S689= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S548,S688)
	S690= CtrlICacheReg=0                                       Premise(F840)
	S691= CtrlASIDIn=0                                          Premise(F841)
	S692= CtrlCP0=0                                             Premise(F842)
	S693= CP0[ASID]=pid                                         CP0-Hold(S552,S692)
	S694= CtrlEPCIn=0                                           Premise(F843)
	S695= CtrlExCodeIn=0                                        Premise(F844)
	S696= CtrlIRMux=0                                           Premise(F845)

POST	S662= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S520,S661)
	S672= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S530,S671)
	S678= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S536,S677)
	S686= PC[CIA]=addr                                          PC-Hold(S545,S685)
	S687= PC[Out]=addr+4                                        PC-Hold(S546,S684,S685)
	S689= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S548,S688)
	S693= CP0[ASID]=pid                                         CP0-Hold(S552,S692)

