// Seed: 3381579052
module module_0 ();
  reg id_1;
  always id_1 = id_1;
  logic id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3[-1  ==  1 : -1],
    input wire id_4,
    input tri id_5,
    input wire id_6,
    output tri1 id_7,
    output uwire id_8,
    input uwire id_9[1 : -1  -  -1 'd0 <<  -1 'h0],
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    output uwire id_13,
    output tri id_14
);
  parameter id_16 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
