digraph "CFG for 'acpi_gpe_ioport_writeb' function" {
	label="CFG for 'acpi_gpe_ioport_writeb' function";

	Node0x561dc786d280 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  call void @llvm.dbg.value(metadata %struct.ACPIREGS* %ar, metadata !453,\l... metadata !DIExpression()), !dbg !458\l  call void @llvm.dbg.value(metadata i32 %addr, metadata !454, metadata\l... !DIExpression()), !dbg !458\l  call void @llvm.dbg.value(metadata i32 %val, metadata !455, metadata\l... !DIExpression()), !dbg !458\l  call void @llvm.dbg.value(metadata %struct.ACPIREGS* %ar, metadata !459,\l... metadata !DIExpression()) #23, !dbg !466\l  call void @llvm.dbg.value(metadata i32 %addr, metadata !464, metadata\l... !DIExpression()) #23, !dbg !466\l  call void @llvm.dbg.value(metadata i8* null, metadata !465, metadata\l... !DIExpression()) #23, !dbg !466\l  %len.i = getelementptr inbounds %struct.ACPIREGS, %struct.ACPIREGS* %ar, i64\l... 0, i32 1, i32 0, !dbg !468\l  %0 = load i8, i8* %len.i, align 16, !dbg !468\l  %conv.i = zext i8 %0 to i32, !dbg !470\l  %div.i = lshr i32 %conv.i, 1, !dbg !471\l  %cmp.i = icmp ugt i32 %div.i, %addr, !dbg !472\l  br i1 %cmp.i, label %if.then, label %if.else.i, !dbg !473, !prof !474\l|{<s0>T|<s1>F}}"];
	Node0x561dc786d280:s0 -> Node0x561dc786bf60;
	Node0x561dc786d280:s1 -> Node0x561dc77d4ef0;
	Node0x561dc77d4ef0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{if.else.i:                                        \l  %cmp6.i = icmp ugt i32 %conv.i, %addr, !dbg !475\l  br i1 %cmp6.i, label %if.else, label %if.else18.i, !dbg !477, !prof !478\l|{<s0>T|<s1>F}}"];
	Node0x561dc77d4ef0:s0 -> Node0x561dc786fb90;
	Node0x561dc77d4ef0:s1 -> Node0x561dc78868b0;
	Node0x561dc78868b0 [shape=record,penwidth=3.0, color="red",label="{if.else18.i:                                      \l  tail call void @abort() #24, !dbg !479\l  unreachable, !dbg !479\l}"];
	Node0x561dc786bf60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c32e3170",label="{if.then:                                          \l  %sts.i = getelementptr inbounds %struct.ACPIREGS, %struct.ACPIREGS* %ar, i64\l... 0, i32 1, i32 1, !dbg !481\l  %1 = load i8*, i8** %sts.i, align 8, !dbg !481\l  %idx.ext.i = zext i32 %addr to i64, !dbg !483\l  %add.ptr.i = getelementptr i8, i8* %1, i64 %idx.ext.i, !dbg !483\l  call void @llvm.dbg.value(metadata i8* %add.ptr17.i, metadata !465, metadata\l... !DIExpression()) #23, !dbg !466\l  call void @llvm.dbg.value(metadata i8* %add.ptr17.i, metadata !456, metadata\l... !DIExpression()), !dbg !458\l  %2 = load i8, i8* %add.ptr.i, align 1, !dbg !484\l  %conv2 = zext i8 %2 to i32, !dbg !487\l  %neg = xor i32 %val, -1, !dbg !488\l  %and = and i32 %conv2, %neg, !dbg !489\l  br label %if.end12, !dbg !490\l}"];
	Node0x561dc786bf60 -> Node0x561dc786fb40;
	Node0x561dc786fb90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{if.else:                                          \l  %en.i = getelementptr inbounds %struct.ACPIREGS, %struct.ACPIREGS* %ar, i64\l... 0, i32 1, i32 2, !dbg !491\l  %3 = load i8*, i8** %en.i, align 16, !dbg !491\l  %idx.ext10.i = zext i32 %addr to i64, !dbg !493\l  %add.ptr11.i = getelementptr i8, i8* %3, i64 %idx.ext10.i, !dbg !493\l  %idx.ext16.i = zext i32 %div.i to i64, !dbg !494\l  %idx.neg.i = sub nsw i64 0, %idx.ext16.i, !dbg !494\l  %add.ptr17.i = getelementptr i8, i8* %add.ptr11.i, i64 %idx.neg.i, !dbg !494\l  call void @llvm.dbg.value(metadata i8* %add.ptr17.i, metadata !465, metadata\l... !DIExpression()) #23, !dbg !466\l  call void @llvm.dbg.value(metadata i8* %add.ptr17.i, metadata !456, metadata\l... !DIExpression()), !dbg !458\l  br label %if.end12, !dbg !495\l}"];
	Node0x561dc786fb90 -> Node0x561dc786fb40;
	Node0x561dc786fb40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{if.end12:                                         \l  %cur.0.i22 = phi i8* [ %add.ptr.i, %if.then ], [ %add.ptr17.i, %if.else ]\l  %storemerge.in = phi i32 [ %and, %if.then ], [ %val, %if.else ]\l  %storemerge = trunc i32 %storemerge.in to i8, !dbg !496\l  store i8 %storemerge, i8* %cur.0.i22, align 1, !dbg !496\l  ret void, !dbg !497\l}"];
}
