`timescale 1ns/1ps // Specify time unit and time precision

module Testbench;
	reg [7:0] a,b;
	wire out;
	
	AND_8 ANDD (.a(a),.b(b),.y(out));
	
	initial
	begin
		assign a = 7'b10110111;
		assign b = 7'b10010110;
		
		# 1;
		$stop;
	end
endmodule
		
		
		