#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 20 20:52:37 2020
# Process ID: 9344
# Current directory: C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.runs/synth_1/top.vds
# Journal file: C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLAHadder' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/CLAHadder.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6157] synthesizing module 'cla' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/cla.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cla' (2#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/cla.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLAHadder' (3#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/CLAHadder.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (4#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4_1' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/mux4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4_1' (6#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/mux4_1.v:23]
WARNING: [Synth 8-7071] port 'I2' of module 'mux4_1' is unconnected for instance 'nolabel_line38' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7071] port 'I3' of module 'mux4_1' is unconnected for instance 'nolabel_line38' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/top.v:38]
WARNING: [Synth 8-7023] instance 'nolabel_line38' of module 'mux4_1' has 6 connections declared, but only 4 given [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'seg_decoder' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/seg_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_decoder' (7#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/seg_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'encoder2_4' [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/encoder2_4.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/encoder2_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'encoder2_4' (8#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/encoder2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1028.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/constrs_1/new/p9r1.xdc]
WARNING: [Vivado 12-180] No cells matched '<cellname>'. [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/constrs_1/new/p9r1.xdc:1]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <cellname>]'. [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/constrs_1/new/p9r1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/constrs_1/new/p9r1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/constrs_1/new/p9r1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.srcs/constrs_1/new/p9r1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1028.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.121 ; gain = 12.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     9|
|4     |LUT2   |     3|
|5     |LUT4   |     4|
|6     |LUT5   |     5|
|7     |LUT6   |    20|
|8     |FDCE   |    17|
|9     |FDRE   |     2|
|10    |IBUF   |    11|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.910 ; gain = 17.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1046.910 ; gain = 17.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1046.910 ; gain = 17.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1058.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1058.969 ; gain = 30.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/boxiang/Desktop/ee_214_projects/project_9_1/project_9_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 20:53:27 2020...
