[{"commit":{"message":"change the t3 to x28 alia name for format consistency"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"ba774e28be71e567243ec7453085086eb6e2c87f"},{"commit":{"message":"add comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"799949985d693baf784b8c1568cba9f0ff3c8ff5"},{"commit":{"message":"change some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"4fd3d6b544fd4bd6c5cdabfaacdf105e92c4b34c"},{"commit":{"message":"change reg use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"58795e115bb2d4ba270f1808007a4c3f75e82e4a"},{"commit":{"message":"RISCV: Tighten up template interpreter method entry code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"e3ab262111a7c5266622ba474d054b906cf72884"}]