// Seed: 2299982774
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    input uwire module_0,
    output wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input wor id_19
    , id_23,
    input tri1 id_20,
    input tri id_21
);
  wand id_24;
  assign id_23 = id_17;
  assign id_24 = 1;
  generate
    assign id_0 = !id_17;
  endgenerate
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6
    , id_11,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9
);
  wire id_12;
  module_0(
      id_4,
      id_0,
      id_4,
      id_5,
      id_1,
      id_4,
      id_4,
      id_7,
      id_6,
      id_0,
      id_0,
      id_1,
      id_6,
      id_7,
      id_3,
      id_0,
      id_6,
      id_8,
      id_8,
      id_3,
      id_2,
      id_0
  );
endmodule
