timestamp 1698511765
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use TG_Layout TG_Layout_12 -1 0 -1379 0 1 -5866
use TG_Layout TG_Layout_13 1 0 -7093 0 1 -5866
use TG_Layout TG_Layout_8 -1 0 2875 0 -1 -198
use TG_Layout TG_Layout_9 -1 0 2875 0 1 -5866
use TG_Layout TG_Layout_3 -1 0 8473 0 -1 -198
use TG_Layout TG_Layout_6 1 0 2743 0 -1 -198
use TG_Layout TG_Layout_10 1 0 2743 0 1 -5866
use TG_Layout TG_Layout_11 -1 0 8473 0 1 -5866
use TG_Layout TG_Layout_1 1 0 8341 0 -1 -198
use TG_Layout TG_Layout_4 1 0 8341 0 1 -5866
use Non_Ovl_CLK_Gen_Layout Non_Ovl_CLK_Gen_Layout_0 1 0 -3813 0 1 -1503
use Non_Ovl_CLK_Gen_Layout Non_Ovl_CLK_Gen_Layout_2 1 0 -3813 0 -1 319
use TG_Layout TG_Layout_5 -1 0 2875 0 1 -6
use TG_Layout TG_Layout_2 -1 0 8473 0 1 -6
use TG_Layout TG_Layout_7 1 0 2743 0 1 -6
use TG_Layout TG_Layout_0 1 0 8341 0 1 -6
use Non_Ovl_CLK_Gen_Layout Non_Ovl_CLK_Gen_Layout_1 1 0 -3813 0 1 1917
node "m1_n1440_n6018#" 1 653.882 -1440 -6018 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 162400 3124 0 0 0 0 0 0 0 0
node "m1_5393_n4520#" 1 202.61 5393 -4520 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19826 954 0 0 0 0 0 0 0 0
node "m1_254_n4535#" 18 3396.6 254 -4535 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11552 608 11552 608 602688 21608 0 0 0 0
node "m1_n1440_n3088#" 1 779.571 -1440 -3088 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 176512 3376 0 0 0 0 0 0 0 0
node "m1_n6545_n5383#" 17 2888.79 -6545 -5383 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23062 1146 207336 7586 345032 12406 0 0 0 0
node "m1_5391_n1590#" 1 207.747 5391 -1590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20378 978 0 0 0 0 0 0 0 0
node "m1_254_n1605#" 18 2935.56 254 -1605 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11552 608 11552 608 602688 21608 0 0 0 0
node "m1_n1489_n5378#" 11 993.278 -1489 -5378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79034 3542 250840 9042 0 0 0 0 0 0
node "m1_n743_n201#" 14 2042.46 -743 -201 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30652 1476 303096 11006 148640 5392 0 0 0 0
node "m1_n843_681#" 27 3820.42 -843 681 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35252 1676 352488 12770 519024 18620 0 0 0 0
node "m1_10572_n4627#" 13 2748.16 10572 -4627 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66154 2982 341448 12278 0 0 0 0 0 0
node "m1_5391_1340#" 1 203.894 5391 1340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19964 960 0 0 0 0 0 0 0 0
node "m1_254_1325#" 18 2730.73 254 1325 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11552 608 11552 608 602688 21608 0 0 0 0
node "m1_n749_2391#" 12 1660.53 -749 2391 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44902 2186 189368 6930 134920 4902 0 0 0 0
node "m1_n1039_2772#" 1 464.073 -1039 2772 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117488 2322 0 0 0 0 0 0 0 0
node "a_7861_n735#" 30 2858.93 7861 -735 p 0 0 0 0 0 0 0 0 0 0 0 0 5408 296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48564 2314 207832 7588 455316 16344 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_n6545_n5383#" "m1_n1489_n5378#" 1388.43
cap "m1_254_n1605#" "m1_n843_681#" 49.3624
cap "m1_254_n1605#" "m1_n743_n201#" 7.84604
cap "m1_n1440_n3088#" "m1_n6545_n5383#" 71.6597
cap "a_7861_n735#" "m1_5391_n1590#" 0.749393
cap "m1_10572_n4627#" "m1_254_n1605#" 8.35134
cap "m1_n1440_n3088#" "m1_n1489_n5378#" 40.3811
cap "m1_254_n1605#" "m1_n749_2391#" 0.149571
cap "m1_n6545_n5383#" "m1_n1440_n6018#" 12.161
cap "m1_n1489_n5378#" "m1_n1440_n6018#" 88.6298
cap "m1_n1039_2772#" "m1_n749_2391#" 95.2134
cap "a_7861_n735#" "m1_254_n1605#" 601.343
cap "m1_5391_1340#" "m1_254_1325#" 17.3589
cap "m1_254_n1605#" "m1_n1489_n5378#" 0.466395
cap "a_7861_n735#" "m1_n1039_2772#" 4.06277
cap "m1_254_1325#" "m1_n843_681#" 875.36
cap "m1_5391_1340#" "m1_n843_681#" 1.06934
cap "m1_5393_n4520#" "m1_254_n4535#" 17.2856
cap "m1_n843_681#" "m1_254_n4535#" 48.6911
cap "m1_n743_n201#" "m1_254_n4535#" 171.356
cap "m1_10572_n4627#" "m1_254_1325#" 146.283
cap "m1_254_1325#" "m1_n749_2391#" 16.6207
cap "m1_254_n1605#" "m1_5391_n1590#" 17.5789
cap "m1_10572_n4627#" "m1_254_n4535#" 102.672
cap "m1_n743_n201#" "m1_n843_681#" 32.6003
cap "a_7861_n735#" "m1_254_1325#" 1.46206
cap "m1_n843_681#" "m1_n749_2391#" 719.888
cap "m1_n6545_n5383#" "m1_254_n4535#" 0.321559
cap "m1_254_n4535#" "m1_n1489_n5378#" 0.466395
cap "a_7861_n735#" "m1_n743_n201#" 252.514
cap "a_7861_n735#" "m1_n843_681#" 452.484
cap "m1_n743_n201#" "m1_n6545_n5383#" 19.8983
cap "m1_n743_n201#" "m1_n1489_n5378#" 1683.95
cap "a_7861_n735#" "m1_n749_2391#" 661.647
cap "m1_n1440_n3088#" "m1_n743_n201#" 51.7616
cap "m1_n743_n201#" "m1_n1440_n6018#" 5.55844
cap "TG_Layout_13/VOUT" "TG_Layout_13/CLK" 45.6525
cap "TG_Layout_13/VSS" "TG_Layout_13/CLK" 19.2423
cap "TG_Layout_13/CLK" "TG_Layout_13/VIN" 48.9905
cap "TG_Layout_13/Inverter_Layout_0/OUT" "TG_Layout_13/CLK" 12.3034
cap "TG_Layout_13/VDD" "TG_Layout_13/CLK" 22.7499
cap "TG_Layout_13/VOUT" "TG_Layout_13/CLK" 44.3966
cap "TG_Layout_13/CLK" "TG_Layout_13/VDD" 9.40834
cap "TG_Layout_13/CLK" "TG_Layout_13/Inverter_Layout_0/OUT" 11.042
cap "TG_Layout_13/VIN" "TG_Layout_13/CLK" 63.5953
cap "TG_Layout_13/VSS" "TG_Layout_13/CLK" 17.7879
cap "TG_Layout_13/VIN" "TG_Layout_12/VIN" 16.1047
cap "TG_Layout_13/CLK" "TG_Layout_12/VIN" 0.090577
cap "TG_Layout_12/VOUT" "m1_n6545_n5383#" 44.1586
cap "TG_Layout_12/VSS" "TG_Layout_12/VDD" -0.0459182
cap "TG_Layout_12/VIN" "m1_n6545_n5383#" 57.9293
cap "TG_Layout_12/CLK" "m1_n6545_n5383#" 31.231
cap "m1_n6545_n5383#" "TG_Layout_12/VDD" 10.0468
cap "TG_Layout_12/VIN" "TG_Layout_13/VIN" 16.1047
cap "TG_Layout_12/CLK" "TG_Layout_13/VIN" 0.090577
cap "m1_n6545_n5383#" "TG_Layout_12/VSS" 17.8582
cap "TG_Layout_12/Inverter_Layout_0/OUT" "m1_n6545_n5383#" 11.042
cap "m1_n6545_n5383#" "TG_Layout_12/VSS" 28.0033
cap "m1_n6545_n5383#" "TG_Layout_12/CLK" 50.017
cap "m1_n6545_n5383#" "TG_Layout_12/VOUT" 46.6376
cap "m1_n6545_n5383#" "TG_Layout_12/VIN" 56.72
cap "TG_Layout_12/CLK" "m1_n743_n201#" 0.154298
cap "TG_Layout_12/Inverter_Layout_0/OUT" "TG_Layout_12/CLK" 0.575509
cap "m1_n6545_n5383#" "TG_Layout_12/Inverter_Layout_0/OUT" 28.372
cap "m1_n6545_n5383#" "TG_Layout_12/VDD" 42.6089
cap "TG_Layout_12/Inverter_Layout_0/OUT" "m1_n743_n201#" 0.371408
cap "TG_Layout_12/CLK" "m1_n6545_n5383#" 1.66183
cap "m1_n6545_n5383#" "TG_Layout_12/VSS" 0.0926852
cap "TG_Layout_12/Inverter_Layout_0/OUT" "m1_n6545_n5383#" 1.48677
cap "TG_Layout_9/VOUT" "m1_n743_n201#" 3.12545
cap "TG_Layout_12/CLK" "TG_Layout_12/VSS" -1.42109e-14
cap "TG_Layout_12/CLK" "m1_n743_n201#" -0.434816
cap "m1_n743_n201#" "TG_Layout_12/VSS" 8.88178e-16
cap "TG_Layout_9/CLK" "m1_n743_n201#" 5.80414
cap "TG_Layout_12/CLK" "TG_Layout_12/Inverter_Layout_0/OUT" 0.121384
cap "TG_Layout_12/VDD" "m1_n6545_n5383#" 11.7419
cap "TG_Layout_12/CLK" "TG_Layout_9/VIN" 1.45782
cap "TG_Layout_9/VIN" "m1_n743_n201#" 4.09664
cap "TG_Layout_9/CLK" "m1_n6545_n5383#" 0.111605
cap "TG_Layout_12/CLK" "TG_Layout_9/VIN" 1.65552
cap "TG_Layout_9/VIN" "TG_Layout_9/CLK" 42.3917
cap "TG_Layout_9/VIN" "TG_Layout_9/VOUT" 0.0193206
cap "TG_Layout_9/VSS" "TG_Layout_9/CLK" 17.1968
cap "TG_Layout_12/CLK" "TG_Layout_9/CLK" 0.240133
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_9/CLK" 1.38025
cap "TG_Layout_9/VIN" "m1_n6545_n5383#" 0.15959
cap "TG_Layout_9/VDD" "TG_Layout_9/CLK" 3.67729
cap "TG_Layout_9/VSS" "TG_Layout_9/VOUT" 0.0281894
cap "TG_Layout_9/CLK" "TG_Layout_9/VOUT" 32.3635
cap "TG_Layout_9/VSS" "TG_Layout_10/Inverter_Layout_0/OUT" 0.0112335
cap "TG_Layout_9/VOUT" "TG_Layout_9/CLK" 38.0852
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_9/CLK" 1.17758
cap "TG_Layout_9/VDD" "TG_Layout_9/Inverter_Layout_0/OUT" 20.6219
cap "TG_Layout_9/VOUT" "TG_Layout_9/Inverter_Layout_0/OUT" 0.365966
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_9/CLK" 4.03004
cap "TG_Layout_9/VIN" "TG_Layout_9/CLK" 55.0644
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_10/Inverter_Layout_0/OUT" 72.2364
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_9/CLK" 0.313586
cap "TG_Layout_9/VOUT" "TG_Layout_9/VDD" 0.932803
cap "TG_Layout_9/VSS" "TG_Layout_9/CLK" 20.6535
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1172_n511#" "TG_Layout_9/CLK" 0.138809
cap "TG_Layout_9/VDD" "TG_Layout_9/CLK" 21.3796
cap "m1_254_n4535#" "TG_Layout_9/CLK" 0.552598
cap "TG_Layout_9/CLK" "TG_Layout_10/Inverter_Layout_0/OUT" 0.0381313
cap "TG_Layout_10/VOUT" "m1_254_n4535#" 0.0166937
cap "m1_254_n4535#" "TG_Layout_10/Inverter_Layout_0/OUT" 0.365966
cap "TG_Layout_9/VSS" "TG_Layout_9/Inverter_Layout_0/OUT" 0.0112335
cap "TG_Layout_9/CLK" "TG_Layout_9/Inverter_Layout_0/OUT" 0.805148
cap "TG_Layout_9/CLK" "TG_Layout_9/a_1440_1528#" 0.0266759
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_10/Inverter_Layout_0/OUT" 72.2364
cap "TG_Layout_9/VDD" "TG_Layout_9/CLK" 2.68196
cap "TG_Layout_9/VDD" "m1_254_n4535#" 0.932803
cap "TG_Layout_9/VDD" "TG_Layout_10/Inverter_Layout_0/OUT" 20.6219
cap "TG_Layout_9/CLK" "TG_Layout_9/VSS" -0.24454
cap "TG_Layout_9/CLK" "TG_Layout_11/VIN" 0.0865947
cap "TG_Layout_10/VSS" "TG_Layout_10/VOUT" 1.35433
cap "TG_Layout_10/VSS" "TG_Layout_9/Inverter_Layout_0/VDD" -0.231662
cap "m1_254_n4535#" "TG_Layout_10/VSS" 0.0333036
cap "m1_254_n4535#" "TG_Layout_10/VIN" 0.0193206
cap "TG_Layout_11/VIN" "TG_Layout_10/VIN" 15.9284
cap "m1_254_n4535#" "TG_Layout_10/VOUT" 0.00262692
cap "TG_Layout_10/VSS" "TG_Layout_10/VIN" -0.607778
cap "TG_Layout_9/CLK" "m1_254_n4535#" 0.0272064
cap "TG_Layout_11/VSS" "TG_Layout_10/VOUT" 3.00307
cap "TG_Layout_11/CLK" "m1_254_n4535#" 0.0195592
cap "TG_Layout_11/VIN" "m1_254_n4535#" 0.0193206
cap "TG_Layout_11/VIN" "TG_Layout_11/VSS" -0.607778
cap "TG_Layout_10/VIN" "TG_Layout_11/CLK" 0.0865947
cap "TG_Layout_10/VIN" "TG_Layout_11/VIN" 15.9284
cap "TG_Layout_11/VSS" "TG_Layout_11/VDD" -0.553089
cap "m1_254_n4535#" "TG_Layout_11/VSS" 0.0407044
cap "TG_Layout_11/VSS" "TG_Layout_4/Inverter_Layout_0/OUT" 0.0112335
cap "TG_Layout_11/VDD" "TG_Layout_11/CLK" 4.24689
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/Inverter_Layout_0/OUT" 72.2364
cap "m1_254_n4535#" "TG_Layout_11/CLK" 0.37011
cap "TG_Layout_11/VSS" "TG_Layout_11/CLK" 0.537545
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_11/CLK" 0.0381313
cap "TG_Layout_11/VDD" "m1_254_n4535#" 0.932803
cap "TG_Layout_10/VOUT" "m1_254_n4535#" 0.0193206
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/CLK" 0.805148
cap "TG_Layout_11/VDD" "TG_Layout_11/Inverter_Layout_0/OUT" 20.6219
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_11/CLK" 0.0266759
cap "m1_254_n4535#" "TG_Layout_11/Inverter_Layout_0/OUT" 0.365966
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/Inverter_Layout_0/OUT" 72.2364
cap "TG_Layout_11/CLK" "TG_Layout_11/nmos_3p3_RZHRT2_0/a_108_n511#" 1.26502
cap "TG_Layout_11/VSS" "TG_Layout_11/Inverter_Layout_0/OUT" 0.0112335
cap "TG_Layout_4/VOUT" "TG_Layout_4/Inverter_Layout_0/OUT" 0.365966
cap "TG_Layout_11/CLK" "TG_Layout_4/Inverter_Layout_0/OUT" 22.5758
cap "TG_Layout_11/CLK" "TG_Layout_11/Inverter_Layout_0/OUT" 4.52778
cap "TG_Layout_11/CLK" "TG_Layout_11/VSS" 5.66937
cap "TG_Layout_11/CLK" "TG_Layout_11/a_1440_1528#" 2.28556
cap "TG_Layout_11/VDD" "TG_Layout_4/Inverter_Layout_0/OUT" 20.6219
cap "TG_Layout_11/CLK" "TG_Layout_4/VOUT" 17.1179
cap "TG_Layout_11/CLK" "TG_Layout_4/VIN" 29.7462
cap "TG_Layout_11/VDD" "TG_Layout_4/VOUT" 0.932803
cap "TG_Layout_11/CLK" "TG_Layout_11/VDD" 128.514
cap "TG_Layout_4/VOUT" "TG_Layout_4/VIN" 0.0193206
cap "TG_Layout_4/VIN" "TG_Layout_4/VSS" 15.5459
cap "TG_Layout_11/CLK" "TG_Layout_4/VIN" 0.254131
cap "TG_Layout_4/VOUT" "TG_Layout_4/VSS" -6.06502
cap "TG_Layout_11/Inverter_Layout_0/VDD" "TG_Layout_4/VSS" -0.237401
cap "TG_Layout_4/VOUT" "TG_Layout_11/CLK" 0.0272064
cap "TG_Layout_4/VIN" "TG_Layout_4/CLK" 0.183308
cap "TG_Layout_4/VIN" "TG_Layout_4/VOUT" 0.0233235
cap "TG_Layout_4/w_1440_1438#" "TG_Layout_4/VSS" -0.154974
cap "TG_Layout_4/VIN" "TG_Layout_4/VSS" 1.72391
cap "TG_Layout_13/CLK" "TG_Layout_13/VIN" 0.727921
cap "TG_Layout_13/CLK" "TG_Layout_13/VOUT" 0.385692
cap "TG_Layout_13/Inverter_Layout_0/OUT" "TG_Layout_13/CLK" 0.017503
cap "TG_Layout_13/VIN" "TG_Layout_12/VIN" 0.685075
cap "TG_Layout_12/VOUT" "TG_Layout_13/VOUT" 9.1402
cap "TG_Layout_13/VDD" "TG_Layout_13/VIN" 11.4161
cap "TG_Layout_13/VDD" "TG_Layout_13/VOUT" 4.98899
cap "TG_Layout_13/VIN" "TG_Layout_13/CLK" 0.513084
cap "TG_Layout_13/VDD" "TG_Layout_13/Inverter_Layout_0/OUT" 13.4951
cap "TG_Layout_13/VIN" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 131.245
cap "TG_Layout_13/VOUT" "TG_Layout_13/CLK" 1.08265
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/pmos_3p3_MEVUAR_1/a_n196_n100#" "TG_Layout_13/Inverter_Layout_0/OUT" 0.110713
cap "TG_Layout_13/VOUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0324323
cap "TG_Layout_13/CLK" "TG_Layout_12/VIN" 0.00685297
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/VDD" "TG_Layout_13/Inverter_Layout_0/OUT" 2.42455
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_13/VOUT" 0.316515
cap "TG_Layout_13/Inverter_Layout_0/OUT" "TG_Layout_13/CLK" 0.11948
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_13/Inverter_Layout_0/OUT" 1.60834
cap "TG_Layout_13/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/A" 0.713491
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_13/Inverter_Layout_0/OUT" 6.7553
cap "TG_Layout_12/CLK" "TG_Layout_13/VIN" 0.00685297
cap "TG_Layout_13/a_1440_1528#" "TG_Layout_12/VOUT" 0.0324323
cap "TG_Layout_12/Inverter_Layout_0/OUT" "TG_Layout_13/a_1440_1528#" 1.60834
cap "TG_Layout_13/a_1440_1528#" "TG_Layout_12/VIN" 131.245
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" 1.05689
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/VDD" "TG_Layout_12/Inverter_Layout_0/OUT" 7.7996
cap "TG_Layout_13/VOUT" "TG_Layout_12/VOUT" 9.1402
cap "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n268_n555#" "TG_Layout_12/VOUT" 0.316515
cap "TG_Layout_12/Inverter_Layout_0/OUT" "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n268_n555#" 6.7553
cap "TG_Layout_12/VDD" "TG_Layout_12/VOUT" 4.98899
cap "TG_Layout_12/Inverter_Layout_0/OUT" "TG_Layout_12/VDD" 13.4951
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" "TG_Layout_12/Inverter_Layout_0/OUT" 2.45386
cap "TG_Layout_12/VIN" "TG_Layout_12/VDD" 11.4161
cap "TG_Layout_12/VIN" "TG_Layout_13/VIN" 0.685075
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/pmos_3p3_MEVUAR_1/a_n196_n100#" 0.157471
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" 0.241256
cap "m1_n6545_n5383#" "TG_Layout_12/VOUT" 1.08265
cap "TG_Layout_12/Inverter_Layout_0/OUT" "m1_n6545_n5383#" 0.11948
cap "TG_Layout_12/VIN" "m1_n6545_n5383#" 0.513084
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" 2.30818
cap "TG_Layout_12/Inverter_Layout_0/OUT" "TG_Layout_12/VDD" -4.54747e-13
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" 2.54943
cap "TG_Layout_12/VOUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.385692
cap "m1_n743_n201#" "TG_Layout_12/VIN" 0.295867
cap "TG_Layout_12/VIN" "Non_Ovl_CLK_Gen_Layout_0/PH2" 1.23574
cap "TG_Layout_12/VIN" "TG_Layout_12/CLK" 0.403879
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" 0.0911463
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/VDD" 6.60681
cap "m1_n743_n201#" "TG_Layout_12/Inverter_Layout_0/OUT" 0.26786
cap "TG_Layout_12/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.404076
cap "TG_Layout_12/VIN" "TG_Layout_12/VDD" 0.452878
cap "TG_Layout_12/Inverter_Layout_0/OUT" "TG_Layout_12/CLK" 0.319784
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_12/a_1440_1528#" 5.0893
cap "TG_Layout_9/VOUT" "m1_n743_n201#" 20.6947
cap "m1_n743_n201#" "TG_Layout_9/CLK" 0.0434629
cap "TG_Layout_9/VIN" "m1_n743_n201#" 0.469837
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_12/Inverter_Layout_0/OUT" 7.03587
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_12/VDD" 11.8208
cap "TG_Layout_12/VDD" "m1_n743_n201#" 30.8569
cap "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1172_n555#" "m1_n743_n201#" 32.2175
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_12/nmos_3p3_RZHRT2_0/a_108_n511#" 4.39098
cap "m1_n743_n201#" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" 29.5725
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_9/CLK" 0.845432
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_9/VOUT" 0.243571
cap "TG_Layout_9/VOUT" "TG_Layout_12/CLK" 0.353868
cap "TG_Layout_9/VOUT" "TG_Layout_9/VDD" 28.7697
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" 3.52919
cap "TG_Layout_9/VOUT" "TG_Layout_9/VIN" 53.7923
cap "TG_Layout_9/VOUT" "TG_Layout_9/VSS" 0.118216
cap "TG_Layout_9/VOUT" "TG_Layout_9/CLK" 16.0125
cap "TG_Layout_9/VOUT" "TG_Layout_9/Inverter_Layout_0/OUT" 34.2875
cap "TG_Layout_9/VOUT" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.925271
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_9/VIN" 1.14283
cap "TG_Layout_8/a_235_2570#" "TG_Layout_9/Inverter_Layout_0/OUT" 15.9636
cap "TG_Layout_9/VIN" "TG_Layout_12/CLK" 1.79455
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_9/CLK" 0.0024287
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_9/Inverter_Layout_0/OUT" 0.438186
cap "TG_Layout_12/CLK" "TG_Layout_9/CLK" 0.0029137
cap "TG_Layout_9/VDD" "TG_Layout_9/VIN" 0.361171
cap "TG_Layout_12/CLK" "TG_Layout_9/Inverter_Layout_0/OUT" 0.564186
cap "TG_Layout_9/VIN" "TG_Layout_9/CLK" 3.57439
cap "TG_Layout_9/VDD" "TG_Layout_9/Inverter_Layout_0/OUT" 20.9879
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_748_261#" "TG_Layout_9/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_9/CLK" "TG_Layout_9/VIN" 0.801913
cap "TG_Layout_9/CLK" "TG_Layout_9/VDD" 0.0449652
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_9/VIN" 0.372924
cap "TG_Layout_9/CLK" "TG_Layout_9/Inverter_Layout_0/OUT" 0.017503
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_9/Inverter_Layout_0/OUT" 1.97986
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_9/Inverter_Layout_0/OUT" 16.3161
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_n532_261#" "TG_Layout_9/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_9/VIN" "TG_Layout_9/VOUT" 91.6185
cap "TG_Layout_9/VOUT" "TG_Layout_9/VDD" 69.4662
cap "TG_Layout_9/CLK" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.00123119
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_9/CLK" 0.00292112
cap "TG_Layout_9/VOUT" "TG_Layout_9/Inverter_Layout_0/OUT" 53.288
cap "TG_Layout_8/a_235_2570#" "TG_Layout_9/Inverter_Layout_0/OUT" 17.6037
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" "TG_Layout_9/Inverter_Layout_0/OUT" 4.02959
cap "TG_Layout_9/CLK" "TG_Layout_9/VOUT" 19.6586
cap "TG_Layout_9/VSS" "TG_Layout_9/VOUT" 2.94336
cap "TG_Layout_9/VIN" "TG_Layout_9/VDD" 17.6326
cap "TG_Layout_9/VDD" "TG_Layout_9/Inverter_Layout_0/OUT" 48.0615
cap "TG_Layout_9/VOUT" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" 1.11769
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_9/VIN" 140.35
cap "m1_254_n4535#" "TG_Layout_10/Inverter_Layout_0/OUT" 52.3074
cap "TG_Layout_10/VOUT" "m1_254_n4535#" 76.0323
cap "m1_254_n4535#" "TG_Layout_9/CLK" 25.6197
cap "m1_254_n4535#" "TG_Layout_9/VSS" 6.29962
cap "TG_Layout_10/VIN" "TG_Layout_9/VDD" 17.6326
cap "m1_254_n4535#" "TG_Layout_9/VDD" 86.4151
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 3.55556
cap "m1_254_n4535#" "TG_Layout_10/VIN" 77.5447
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_10/Inverter_Layout_0/OUT" 16.3161
cap "TG_Layout_9/a_1440_1528#" "TG_Layout_10/Inverter_Layout_0/OUT" 1.97986
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_9/CLK" 0.00292112
cap "TG_Layout_9/a_1440_1528#" "TG_Layout_9/CLK" 0.00123119
cap "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1172_261#" "TG_Layout_10/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_6/a_235_2570#" "TG_Layout_10/Inverter_Layout_0/OUT" 16.0456
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_9/VDD" 46.013
cap "TG_Layout_9/CLK" "TG_Layout_9/VDD" 0.0449652
cap "m1_254_n4535#" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.02148
cap "TG_Layout_9/Inverter_Layout_0/OUT" "TG_Layout_10/VIN" 0.372924
cap "TG_Layout_9/a_1440_1528#" "TG_Layout_10/VIN" 140.35
cap "TG_Layout_10/VIN" "TG_Layout_10/VSS" -0.597292
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_108_261#" 0.520185
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_10/VOUT" 0.030906
cap "m1_254_n4535#" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.02148
cap "m1_254_n4535#" "TG_Layout_9/Inverter_Layout_0/VDD" 34.4998
cap "TG_Layout_10/VOUT" "TG_Layout_9/Inverter_Layout_0/VDD" 14.1154
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" 1.49034
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_10/VIN" 120.103
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 4.00321
cap "TG_Layout_10/VIN" "TG_Layout_11/VIN" 0.6752
cap "m1_254_n4535#" "TG_Layout_10/VOUT" 83.35
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_9/Inverter_Layout_0/VDD" 37.2711
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_10/VOUT" 0.298152
cap "TG_Layout_10/VIN" "TG_Layout_9/Inverter_Layout_0/VDD" 13.4014
cap "TG_Layout_9/CLK" "TG_Layout_11/VIN" 0.00670793
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_6/a_235_2570#" 17.5217
cap "m1_254_n4535#" "TG_Layout_10/Inverter_Layout_0/OUT" 40.0799
cap "m1_254_n4535#" "TG_Layout_10/VSS" 3.91438
cap "TG_Layout_10/Inverter_Layout_0/OUT" "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1172_n555#" 6.43553
cap "TG_Layout_10/VOUT" "TG_Layout_10/VSS" 1.35433
cap "m1_254_n4535#" "TG_Layout_10/VIN" 84.696
cap "TG_Layout_10/VIN" "TG_Layout_10/VOUT" 16.2486
cap "m1_254_n4535#" "TG_Layout_9/CLK" 20.1213
cap "TG_Layout_11/VSS" "TG_Layout_10/VOUT" 3.00307
cap "m1_254_n4535#" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.927245
cap "TG_Layout_11/VIN" "TG_Layout_11/VDD" 13.4014
cap "TG_Layout_11/CLK" "m1_254_n4535#" 19.3241
cap "TG_Layout_10/a_1440_1528#" "TG_Layout_11/VIN" 120.103
cap "TG_Layout_11/Inverter_Layout_0/OUT" "m1_254_n4535#" 39.2758
cap "TG_Layout_10/VIN" "TG_Layout_11/VIN" 0.6752
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n268_n555#" "TG_Layout_10/VOUT" 0.298152
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_748_261#" 0.520185
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" 3.53607
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_3/a_235_2570#" 15.991
cap "m1_254_n4535#" "TG_Layout_11/VDD" 42.4746
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n268_n555#" 6.43553
cap "m1_254_n4535#" "TG_Layout_11/VIN" 65.2274
cap "TG_Layout_10/VOUT" "TG_Layout_11/VDD" 34.2041
cap "TG_Layout_11/VSS" "TG_Layout_11/VIN" -0.597292
cap "TG_Layout_11/VIN" "TG_Layout_10/VOUT" 16.2486
cap "TG_Layout_10/a_1440_1528#" "TG_Layout_10/VOUT" 0.030906
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_11/VDD" 35.2585
cap "TG_Layout_10/VIN" "TG_Layout_11/CLK" 0.00670793
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_10/a_1440_1528#" 1.49034
cap "m1_254_n4535#" "TG_Layout_11/VSS" 3.91438
cap "m1_254_n4535#" "TG_Layout_10/VOUT" 80.4169
cap "TG_Layout_11/VSS" "m1_254_n4535#" 6.29962
cap "TG_Layout_11/VIN" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 140.35
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_3/a_235_2570#" 17.5764
cap "TG_Layout_11/VIN" "TG_Layout_4/Inverter_Layout_0/OUT" 0.372924
cap "m1_254_n4535#" "TG_Layout_11/VIN" 97.0133
cap "TG_Layout_11/VDD" "TG_Layout_11/VIN" 17.6326
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n532_261#" 0.520185
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_11/CLK" 0.00123119
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/CLK" 0.00292112
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 1.97986
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_4/Inverter_Layout_0/OUT" 16.3161
cap "TG_Layout_11/VDD" "m1_254_n4535#" 69.7891
cap "m1_254_n4535#" "TG_Layout_11/CLK" 26.0989
cap "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" "m1_254_n4535#" 1.11572
cap "TG_Layout_10/VOUT" "m1_254_n4535#" 78.941
cap "TG_Layout_11/VDD" "TG_Layout_11/CLK" 0.0449652
cap "TG_Layout_11/Inverter_Layout_0/OUT" "m1_254_n4535#" 53.1115
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" 4.0227
cap "TG_Layout_11/Inverter_Layout_0/OUT" "TG_Layout_11/VDD" 48.0256
cap "TG_Layout_11/CLK" "TG_Layout_11/VDD" 83.5968
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" 3.55708
cap "TG_Layout_4/VOUT" "TG_Layout_11/VSS" 6.29962
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/VDD" 46.049
cap "TG_Layout_11/nmos_3p3_RZHRT2_0/a_108_n511#" "TG_Layout_11/CLK" 11.2875
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/CLK" 110.87
cap "TG_Layout_4/VIN" "TG_Layout_11/a_1440_1528#" 140.35
cap "TG_Layout_4/VIN" "TG_Layout_11/Inverter_Layout_0/OUT" 0.372924
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1172_261#" 0.520185
cap "TG_Layout_11/a_1440_1528#" "TG_Layout_11/CLK" 15.7942
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_1/a_235_2570#" 16.073
cap "TG_Layout_11/CLK" "TG_Layout_11/Inverter_Layout_0/OUT" 19.084
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/a_1440_1528#" 1.97986
cap "TG_Layout_4/VIN" "TG_Layout_4/VOUT" 75.6524
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_11/Inverter_Layout_0/OUT" 16.3161
cap "TG_Layout_4/VIN" "TG_Layout_11/VDD" 17.6326
cap "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" "TG_Layout_4/VOUT" 0.96621
cap "TG_Layout_4/VOUT" "TG_Layout_11/VDD" 80.1218
cap "TG_Layout_4/VIN" "TG_Layout_11/CLK" 167.721
cap "TG_Layout_4/VOUT" "TG_Layout_11/CLK" 182.481
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_4/VOUT" 48.2699
cap "TG_Layout_4/VOUT" "TG_Layout_11/Inverter_Layout_0/VDD" 31.5701
cap "TG_Layout_4/VIN" "TG_Layout_11/Inverter_Layout_0/VDD" 7.4324
cap "TG_Layout_4/VIN" "TG_Layout_4/VOUT" 342.395
cap "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_108_261#" "TG_Layout_4/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_4/VOUT" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.02148
cap "TG_Layout_11/Inverter_Layout_0/VDD" "TG_Layout_4/Inverter_Layout_0/OUT" 23.0005
cap "TG_Layout_4/VOUT" "TG_Layout_4/Inverter_Layout_0/OUT" 35.0941
cap "TG_Layout_1/a_235_2570#" "TG_Layout_4/Inverter_Layout_0/OUT" 17.4944
cap "TG_Layout_4/VIN" "TG_Layout_4/Inverter_Layout_0/OUT" 1.81635
cap "TG_Layout_4/Inverter_Layout_0/OUT" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" 4.00169
cap "TG_Layout_4/VOUT" "TG_Layout_4/VSS" -2.57333
cap "TG_Layout_4/VIN" "TG_Layout_4/VSS" -0.597292
cap "TG_Layout_4/VOUT" "TG_Layout_11/CLK" 19.9473
cap "TG_Layout_4/VIN" "TG_Layout_11/CLK" 0.161567
cap "TG_Layout_4/a_1440_1528#" "TG_Layout_4/VIN" 32.4858
cap "TG_Layout_4/CLK" "TG_Layout_4/VIN" 0.0458269
cap "TG_Layout_4/w_1440_1438#" "TG_Layout_4/VIN" 39.5757
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n268_n555#" "TG_Layout_4/VIN" 33.8121
cap "TG_Layout_4/VOUT" "TG_Layout_4/VIN" 22.3586
cap "TG_Layout_13/VDD" "Non_Ovl_CLK_Gen_Layout_0/VDD" 31.0581
cap "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "Non_Ovl_CLK_Gen_Layout_0/VIN" 0.0907753
cap "TG_Layout_13/a_227_1274#" "Non_Ovl_CLK_Gen_Layout_0/VIN" 0.288796
cap "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_13/VDD" 3.05728
cap "TG_Layout_13/a_227_1274#" "Non_Ovl_CLK_Gen_Layout_0/VDD" 0.841816
cap "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "Non_Ovl_CLK_Gen_Layout_0/VDD" 0.747444
cap "TG_Layout_13/VDD" "Non_Ovl_CLK_Gen_Layout_0/VIN" 8.38027
cap "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 2.09545
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" 0.0882799
cap "TG_Layout_12/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" 0.0302237
cap "TG_Layout_12/VDD" "Non_Ovl_CLK_Gen_Layout_0/VDD" 95.3575
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.224084
cap "TG_Layout_12/VDD" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" 1.35103
cap "TG_Layout_13/a_1440_1528#" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 2.09545
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.0260516
cap "TG_Layout_12/VDD" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 3.05728
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" "TG_Layout_12/VDD" 2.70805
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.45719
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" 0.00545211
cap "TG_Layout_12/VOUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" 0.059112
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" 2.33423
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "m1_n743_n201#" 0.0386481
cap "TG_Layout_12/VDD" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0707095
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "TG_Layout_12/VDD" 2.70805
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "TG_Layout_12/VOUT" 0.0485563
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" "TG_Layout_12/VDD" 2.67782
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.224084
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/VDD" "TG_Layout_12/VDD" 95.3575
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.164952
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0568566
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" 2.33423
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0717792
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" 0.0457552
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.0549519
cap "m1_n743_n201#" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0461948
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_n555#" 2.30818
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VDD" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.770224
cap "m1_n743_n201#" "TG_Layout_12/VDD" 48.0727
cap "m1_n743_n201#" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" 26.9656
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.145768
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VDD" "Non_Ovl_CLK_Gen_Layout_0/PH2" 17.4351
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 2.92039
cap "m1_n743_n201#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VDD" 0.232268
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "Non_Ovl_CLK_Gen_Layout_0/PH2" 1.13968
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.335699
cap "TG_Layout_8/VOUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.0401631
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 2.57517
cap "m1_n743_n201#" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" 1.21807
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VDD" "TG_Layout_12/VDD" 28.2116
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VDD" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" 3.41526
cap "TG_Layout_8/VOUT" "m1_n743_n201#" 17.3451
cap "m1_n743_n201#" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.117334
cap "m1_n743_n201#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.116741
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_12/VDD" -7.10543e-15
cap "m1_n743_n201#" "TG_Layout_8/a_235_2570#" 28.4135
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_12/a_1440_1528#" 0.448244
cap "TG_Layout_12/VDD" "Non_Ovl_CLK_Gen_Layout_0/PH2" 12.105
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/PH2" 7.29208
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.0500824
cap "TG_Layout_12/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.602113
cap "TG_Layout_8/Inverter_Layout_0/OUT" "m1_n743_n201#" 0.644467
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" 3.52919
cap "TG_Layout_8/VIN" "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_0/VDD" 3.85978
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/VOUT" 0.0552255
cap "TG_Layout_8/VIN" "TG_Layout_8/VDD" -0.00752818
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/VIN" 1.83678
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1172_n555#" 15.9636
cap "TG_Layout_8/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_0/VDD" 0.435964
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_8/VIN" 8.38418
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.126503
cap "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.0935651
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_9/VOUT" 0.520185
cap "m1_n743_n201#" "TG_Layout_8/VIN" 3.18326
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/VDD" 20.9879
cap "m1_n743_n201#" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.179421
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/Inverter_Layout_0/OUT" 0.500859
cap "TG_Layout_8/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.426633
cap "TG_Layout_8/VOUT" "TG_Layout_8/VIN" 0.0148015
cap "TG_Layout_9/VOUT" "TG_Layout_8/VDD" 0.0265162
cap "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 9.55901
cap "TG_Layout_8/VOUT" "TG_Layout_8/VIN" 0.0193206
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_6/Inverter_Layout_0/OUT" 5.88735
cap "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_8/VDD" 2.33192
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1172_n555#" 17.6037
cap "TG_Layout_8/VOUT" "TG_Layout_8/VDD" 0.0265162
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/VDD" 35.3775
cap "TG_Layout_9/VOUT" "TG_Layout_8/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_8/VIN" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 126.816
cap "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_8/Inverter_Layout_0/OUT" 4.02925
cap "TG_Layout_8/VOUT" "TG_Layout_8/Inverter_Layout_0/OUT" 0.116968
cap "TG_Layout_8/VIN" "TG_Layout_8/VDD" 14.1657
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.49033
cap "m1_254_n1605#" "TG_Layout_6/VIN" 0.0166937
cap "TG_Layout_9/a_1440_1528#" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 9.55901
cap "TG_Layout_10/VOUT" "TG_Layout_6/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_10/a_227_1274#" "TG_Layout_6/Inverter_Layout_0/OUT" 16.0456
cap "TG_Layout_6/Inverter_Layout_0/OUT" "m1_254_n1605#" 0.109321
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_6/Inverter_Layout_0/OUT" 5.88735
cap "m1_254_n1605#" "TG_Layout_6/VOUT" 0.11406
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_n52_261#" "TG_Layout_6/VIN" 126.816
cap "m1_254_n1605#" "TG_Layout_8/VDD" 0.108215
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_6/Inverter_Layout_0/OUT" 3.55522
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_n52_261#" 1.49033
cap "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_8/VDD" 2.33192
cap "TG_Layout_6/VIN" "TG_Layout_8/VDD" 14.1657
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/VDD" 33.3291
cap "m1_254_n4535#" "TG_Layout_8/VDD" 0.108215
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_3/a_235_2570#" 5.71317
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/Inverter_Layout_0/VDD" 35.6733
cap "TG_Layout_8/Inverter_Layout_0/VDD" "TG_Layout_6/VIN" 16.2342
cap "m1_254_n1605#" "TG_Layout_6/VIN" 0.0218628
cap "TG_Layout_6/Inverter_Layout_0/OUT" "m1_254_n1605#" 0.0560558
cap "TG_Layout_8/Inverter_Layout_0/VDD" "m1_254_n4535#" 0.00284138
cap "TG_Layout_10/VOUT" "TG_Layout_8/Inverter_Layout_0/VDD" 0.633
cap "TG_Layout_8/Inverter_Layout_0/VDD" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 3.12876
cap "TG_Layout_3/VOUT" "TG_Layout_8/Inverter_Layout_0/VDD" 0.633
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" 1.49034
cap "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" "TG_Layout_6/VIN" 112.416
cap "TG_Layout_3/VOUT" "m1_254_n1605#" 0.0193206
cap "TG_Layout_10/VOUT" "TG_Layout_6/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 4.00321
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_10/a_227_1274#" 17.5217
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 2.05496
cap "TG_Layout_3/VOUT" "TG_Layout_6/VIN" 0.0509799
cap "m1_254_n1605#" "TG_Layout_8/Inverter_Layout_0/VDD" 0.00284138
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_6/a_235_2570#" 5.71317
cap "TG_Layout_3/VDD" "TG_Layout_3/VIN" 16.2342
cap "TG_Layout_10/VOUT" "TG_Layout_3/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_3/Inverter_Layout_0/OUT" 15.991
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_10/a_1440_1528#" 2.05496
cap "m1_254_n1605#" "TG_Layout_3/VIN" 0.0192358
cap "TG_Layout_3/VIN" "TG_Layout_3/VOUT" 0.0509799
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n52_261#" 1.49034
cap "TG_Layout_3/VDD" "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" 3.12876
cap "TG_Layout_3/VDD" "m1_254_n1605#" 0.0102422
cap "TG_Layout_3/VDD" "TG_Layout_3/VOUT" 2.28174
cap "TG_Layout_3/VDD" "TG_Layout_3/Inverter_Layout_0/OUT" 33.6608
cap "TG_Layout_3/VDD" "m1_254_n4535#" 0.0102422
cap "TG_Layout_3/VIN" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n52_261#" 112.416
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_3/Inverter_Layout_0/OUT" 3.53607
cap "TG_Layout_3/VDD" "TG_Layout_10/VOUT" 2.28174
cap "m1_254_n1605#" "TG_Layout_3/VOUT" 0.0193206
cap "m1_254_n1605#" "TG_Layout_3/Inverter_Layout_0/OUT" 0.0484087
cap "TG_Layout_3/VIN" "TG_Layout_3/VDD" 14.1657
cap "TG_Layout_3/Inverter_Layout_0/OUT" "m1_254_n1605#" 0.116968
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/VDD" 35.3416
cap "m1_254_n1605#" "TG_Layout_3/VDD" 0.0279495
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_10/VOUT" 0.520185
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1172_n555#" 17.5764
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" 4.02236
cap "m1_254_n4535#" "TG_Layout_3/VDD" 0.0279495
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/Inverter_Layout_0/OUT" 5.88735
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_3/VDD" 2.33192
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 9.55901
cap "TG_Layout_3/VOUT" "m1_254_n1605#" 0.11406
cap "TG_Layout_3/VIN" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" 126.816
cap "TG_Layout_3/VIN" "m1_254_n1605#" 0.0193206
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.49033
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_1/Inverter_Layout_0/OUT" 3.55674
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_1/VOUT" 0.105616
cap "TG_Layout_3/VDD" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 2.33192
cap "TG_Layout_3/VDD" "TG_Layout_1/VOUT" 0.106782
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "m1_n843_681#" 25.2678
cap "m1_n843_681#" "TG_Layout_1/VOUT" 127.602
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 1.49033
cap "TG_Layout_1/VIN" "TG_Layout_1/VOUT" 0.0168631
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_11/a_1440_1528#" 9.55901
cap "m1_n843_681#" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 13.7389
cap "TG_Layout_4/a_227_1274#" "TG_Layout_1/Inverter_Layout_0/OUT" 16.073
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_4/VOUT" 0.520185
cap "TG_Layout_1/VIN" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 126.816
cap "TG_Layout_3/VDD" "TG_Layout_1/Inverter_Layout_0/OUT" 33.365
cap "TG_Layout_3/VDD" "TG_Layout_4/VOUT" 0.106782
cap "TG_Layout_1/Inverter_Layout_0/OUT" "m1_n843_681#" 94.3998
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/Inverter_Layout_0/OUT" 5.88735
cap "TG_Layout_3/VDD" "m1_n843_681#" 156.912
cap "TG_Layout_3/VDD" "TG_Layout_1/VIN" 14.1657
cap "TG_Layout_3/Inverter_Layout_0/OUT" "m1_n843_681#" 16.1556
cap "TG_Layout_1/VIN" "m1_n843_681#" 128.216
cap "TG_Layout_11/a_1440_1528#" "m1_n843_681#" 1.38973
cap "m1_n843_681#" "TG_Layout_3/nmos_3p3_RZHRT2_0/a_108_261#" 9.68162
cap "TG_Layout_4/VIN" "TG_Layout_1/Inverter_Layout_0/OUT" 0.678753
cap "TG_Layout_3/Inverter_Layout_0/VDD" "TG_Layout_1/Inverter_Layout_0/OUT" 23.0005
cap "TG_Layout_4/VIN" "TG_Layout_3/Inverter_Layout_0/VDD" 0.614646
cap "TG_Layout_4/VIN" "TG_Layout_1/VIN" 3.64038
cap "TG_Layout_3/Inverter_Layout_0/VDD" "TG_Layout_1/VIN" -0.00752818
cap "TG_Layout_4/a_227_1274#" "TG_Layout_1/Inverter_Layout_0/OUT" 17.4944
cap "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_1/Inverter_Layout_0/OUT" 4.00169
cap "TG_Layout_4/VIN" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.194777
cap "TG_Layout_4/VOUT" "TG_Layout_1/Inverter_Layout_0/OUT" 0.520185
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_1/VOUT" 0.0628727
cap "TG_Layout_1/VOUT" "TG_Layout_1/VIN" 0.0172589
cap "TG_Layout_4/VIN" "TG_Layout_1/VOUT" 18.4504
cap "TG_Layout_1/a_235_2570#" "TG_Layout_4/VIN" 29.8198
cap "TG_Layout_4/VIN" "TG_Layout_4/a_1440_1528#" 1.32013
cap "TG_Layout_4/w_1440_1438#" "TG_Layout_4/VIN" 56.7617
cap "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n52_261#" "TG_Layout_4/VIN" 29.6432
cap "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/OUT" 4.98664
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/VIN" 2.15586
cap "TG_Layout_13/w_2080_2537#" "Non_Ovl_CLK_Gen_Layout_0/VIN" 7.92608
cap "Non_Ovl_CLK_Gen_Layout_0/VIN" "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n1228_217#" 0.27652
cap "Non_Ovl_CLK_Gen_Layout_0/VIN" "TG_Layout_13/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.0252071
cap "Non_Ovl_CLK_Gen_Layout_0/VIN" "Non_Ovl_CLK_Gen_Layout_2/VIN" 7.76134
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_2/OUT" 3.31147
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/VIN" 0.636036
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/OUT" 1.7771
cap "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/pmos_3p3_MEVUAR_1/a_n196_n100#" 0.0609589
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_748_261#" 0.501376
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/OUT" 6.88347
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 0.102315
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" "Non_Ovl_CLK_Gen_Layout_0/VDD" 0.0765367
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_217#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" 0.0141466
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_748_261#" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" 0.000247886
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" 0.00178626
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_0/VDD" 6.85769
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 0.00178626
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/pmos_3p3_MEVUAR_1/a_n196_n100#" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" 1.34262
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" 1.11786
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.760412
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" "TG_Layout_13/w_2080_2537#" 0.0101233
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" 7.51278
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/pmos_3p3_MEVUAR_1/a_n196_n100#" 0.510695
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" 1.7771
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" 0.000898118
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" 20.1995
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_217#" 1.41073
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_588_261#" 0.031257
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" 26.8009
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_217#" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" 0.0141466
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_13/w_2080_2537#" 5.51723
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1068_261#" 0.00980833
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/OUT" 18.8521
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/B" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_268_261#" 0.031257
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_1/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.00199215
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 0.229277
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_0/OUT" "TG_Layout_13/w_2080_2537#" 0.0101233
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" 6.85866
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/PH2" 16.9524
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_n532_261#" 0.000247886
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.0098082
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 7.97652
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.985032
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 0.00178626
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.0317404
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/w_61_2680#" 7.21555
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 18.6228
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" 6.88347
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 6.78115
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" 0.000898118
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_n212_261#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.031257
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_217#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 1.05209
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" 18.8521
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" 6.78115
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 6.85769
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" 0.0267724
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.951115
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_0/VSS" -7.10543e-15
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "TG_Layout_8/w_61_2680#" 0.0101233
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.0317404
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" "a_7861_n735#" 0.00254692
cap "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_1172_217#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" 0.0141466
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" "a_7861_n735#" 0.00844319
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_n692_261#" 0.031257
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_n532_261#" 0.501376
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_2/PH2" 27.4918
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_12/pmos_3p3_QKQ23Q_0/a_n1012_261#" 0.031257
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" 0.0654204
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/nmos_3p3_RZHRT2_0/a_532_217#" 5.12138
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" 1.10778
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 1.74477
cap "a_7861_n735#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.0294257
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH1" 0.121901
cap "a_7861_n735#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" 0.266995
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/PH2" 1.53426
cap "a_7861_n735#" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 0.0235107
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 1.49981
cap "a_7861_n735#" "Non_Ovl_CLK_Gen_Layout_2/PH1" 0.00963059
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "TG_Layout_8/VOUT" 0.0710867
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.0249029
cap "a_7861_n735#" "TG_Layout_8/VIN" 2.45029
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/PH2" 1.50804
cap "a_7861_n735#" "TG_Layout_8/VOUT" 1.70448
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "TG_Layout_9/w_2080_2537#" 0.442908
cap "TG_Layout_9/w_2080_2537#" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.253668
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VSS" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" -5.32907e-15
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_0/PH2" 7.10919
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" 2.32101
cap "TG_Layout_8/a_235_2570#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.0690956
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "a_7861_n735#" 2.32687
cap "a_7861_n735#" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" 0.0529656
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" 3.83254
cap "a_7861_n735#" "TG_Layout_8/nmos_3p3_RZHRT2_0/a_532_217#" 3.46128
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/PH1" 10.4344
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" 1.21592
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/a_235_2570#" 3.80393
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/VIN" 7.29613
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.208525
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 0.218627
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/VOUT" 3.83964
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.352363
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/VIN" 4.31276
cap "TG_Layout_9/w_2080_2537#" "Non_Ovl_CLK_Gen_Layout_0/PH1" 2.52114
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/VOUT" 6.30354
cap "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_1228_261#" "Non_Ovl_CLK_Gen_Layout_2/PH1" 3.82498
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_0/PH1" 1.91386
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" 1.91058
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VSS" "Non_Ovl_CLK_Gen_Layout_0/PH1" 2.95722
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" 2.15586
cap "TG_Layout_9/w_2080_2537#" "Non_Ovl_CLK_Gen_Layout_2/PH1" 8.76081
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 1.39982
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 0.636036
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_0/PH1" 9.25466
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_2/PH1" 11.9575
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" "TG_Layout_8/a_235_2570#" 0.176032
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "Non_Ovl_CLK_Gen_Layout_0/PH2" 10.4135
cap "TG_Layout_8/VOUT" "Non_Ovl_CLK_Gen_Layout_2/PH1" 0.557485
cap "a_7861_n735#" "TG_Layout_5/nmos_3p3_RZHRT2_0/a_588_n511#" 5.03861
cap "a_7861_n735#" "TG_Layout_8/VOUT" 32.972
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/VIN" 7.77332
cap "TG_Layout_8/VDD" "TG_Layout_8/VOUT" 28.7683
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_8/VOUT" 0.14832
cap "TG_Layout_8/VOUT" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.925271
cap "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_8/CLK" 0.104738
cap "TG_Layout_8/VOUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.0912697
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/VOUT" 34.2323
cap "a_7861_n735#" "TG_Layout_8/VDD" 3.67729
cap "TG_Layout_8/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH1" 0.0814843
cap "TG_Layout_8/VOUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 4.32901
cap "TG_Layout_8/VSS" "TG_Layout_8/VOUT" 0.202623
cap "TG_Layout_8/VOUT" "TG_Layout_8/VIN" 53.7775
cap "a_7861_n735#" "TG_Layout_8/Inverter_Layout_0/OUT" 1.49973
cap "TG_Layout_5/nmos_3p3_RZHRT2_0/a_428_n511#" "a_7861_n735#" 1.35864
cap "TG_Layout_8/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH2" 0.02896
cap "TG_Layout_8/VOUT" "TG_Layout_8/CLK" 14.501
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/VIN" 0.508856
cap "TG_Layout_8/VSS" "a_7861_n735#" 15.0319
cap "a_7861_n735#" "TG_Layout_8/VIN" 41.1016
cap "TG_Layout_8/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_0/OUT" 0.176032
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_8/VIN" 1.47067
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/CLK" 0.18648
cap "a_7861_n735#" "TG_Layout_8/CLK" 33.9232
cap "TG_Layout_8/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/PH1" 0.18248
cap "TG_Layout_5/nmos_3p3_RZHRT2_0/a_108_n511#" "a_7861_n735#" 1.85427
cap "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_261#" "TG_Layout_8/Inverter_Layout_0/OUT" 0.000344129
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/VDD" 33.3058
cap "TG_Layout_8/CLK" "TG_Layout_8/VOUT" 25.0572
cap "TG_Layout_8/CLK" "TG_Layout_8/Inverter_Layout_0/OUT" 7.51444
cap "TG_Layout_8/VIN" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 23.0934
cap "TG_Layout_8/CLK" "TG_Layout_5/Inverter_Layout_0/OUT" 0.0582424
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/VSS" 0.0112335
cap "TG_Layout_8/VDD" "a_7861_n735#" 28.4395
cap "TG_Layout_8/CLK" "TG_Layout_6/Inverter_Layout_0/OUT" 1.40028
cap "TG_Layout_8/VSS" "a_7861_n735#" 28.1641
cap "TG_Layout_8/VIN" "TG_Layout_8/VDD" 5.79883
cap "TG_Layout_5/nmos_3p3_RZHRT2_0/a_n52_n511#" "a_7861_n735#" 1.35864
cap "TG_Layout_8/VOUT" "TG_Layout_8/Inverter_Layout_0/OUT" 52.8682
cap "TG_Layout_8/CLK" "a_7861_n735#" 58.5808
cap "TG_Layout_8/VIN" "TG_Layout_8/CLK" 12.7043
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/Inverter_Layout_0/OUT" 82.6651
cap "TG_Layout_8/CLK" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.998988
cap "TG_Layout_8/VOUT" "a_7861_n735#" 35.3499
cap "TG_Layout_8/VIN" "TG_Layout_8/VOUT" 91.5992
cap "TG_Layout_8/Inverter_Layout_0/OUT" "a_7861_n735#" 16.4137
cap "a_7861_n735#" "TG_Layout_5/VDD" 0.856747
cap "TG_Layout_5/Inverter_Layout_0/OUT" "a_7861_n735#" 1.00217
cap "TG_Layout_8/CLK" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1172_261#" 0.554156
cap "TG_Layout_8/CLK" "TG_Layout_8/VSS" 27.5889
cap "TG_Layout_8/CLK" "TG_Layout_8/VDD" 12.556
cap "TG_Layout_8/VIN" "TG_Layout_6/Inverter_Layout_0/OUT" 0.372924
cap "TG_Layout_5/nmos_3p3_RZHRT2_0/a_n372_n511#" "a_7861_n735#" 1.35864
cap "TG_Layout_5/nmos_3p3_RZHRT2_0/a_108_n511#" "a_7861_n735#" 4.6689
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.489531
cap "TG_Layout_5/nmos_3p3_RZHRT2_0/a_588_n511#" "a_7861_n735#" 4.16949
cap "TG_Layout_8/VIN" "a_7861_n735#" 53.0109
cap "TG_Layout_8/VOUT" "TG_Layout_9/pmos_3p3_QKQ23Q_0/a_1228_261#" 1.11769
cap "TG_Layout_8/VOUT" "TG_Layout_8/VDD" 70.399
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_6/Inverter_Layout_0/OUT" 82.6651
cap "TG_Layout_8/CLK" "m1_254_n1605#" 17.3475
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_n52_261#" 0.489531
cap "TG_Layout_8/CLK" "TG_Layout_6/Inverter_Layout_0/OUT" 0.0381313
cap "m1_254_n1605#" "TG_Layout_8/VDD" 87.3479
cap "TG_Layout_6/Inverter_Layout_0/OUT" "a_7861_n735#" 16.4381
cap "a_7861_n735#" "TG_Layout_6/VOUT" 34.4894
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_8/VDD" 33.3058
cap "m1_254_n1605#" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.02148
cap "a_7861_n735#" "TG_Layout_7/nmos_3p3_RZHRT2_0/a_n676_n511#" 4.21711
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/VSS" 0.0112335
cap "a_7861_n735#" "TG_Layout_5/VDD" 1.79156
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_6/VIN" 0.372924
cap "TG_Layout_6/Inverter_Layout_0/OUT" "m1_254_n1605#" 51.8953
cap "a_7861_n735#" "TG_Layout_7/nmos_3p3_RZHRT2_0/a_n372_n511#" 1.87835
cap "TG_Layout_6/Inverter_Layout_0/OUT" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.000344129
cap "m1_254_n1605#" "TG_Layout_6/VOUT" 72.1181
cap "TG_Layout_6/VIN" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_n52_261#" 23.0934
cap "TG_Layout_8/CLK" "TG_Layout_8/VSS" 1.01365
cap "a_7861_n735#" "TG_Layout_8/VSS" 31.2922
cap "TG_Layout_8/CLK" "TG_Layout_7/Inverter_Layout_0/OUT" 0.0582424
cap "TG_Layout_7/Inverter_Layout_0/OUT" "a_7861_n735#" 1.00217
cap "a_7861_n735#" "TG_Layout_6/VIN" 36.9087
cap "TG_Layout_6/VIN" "TG_Layout_8/VDD" 5.79883
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/CLK" 0.808069
cap "TG_Layout_8/CLK" "TG_Layout_8/pmos_3p3_QKQ23Q_0/a_n52_261#" 0.0279071
cap "m1_254_n1605#" "TG_Layout_6/VIN" 73.722
cap "TG_Layout_8/CLK" "a_7861_n735#" 64.0705
cap "a_7861_n735#" "TG_Layout_7/nmos_3p3_RZHRT2_0/a_n532_n511#" 5.36296
cap "TG_Layout_8/CLK" "TG_Layout_8/VDD" 2.72692
cap "a_7861_n735#" "TG_Layout_8/VDD" 35.4943
cap "m1_254_n1605#" "TG_Layout_10/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.02148
cap "TG_Layout_5/CLK" "a_7861_n735#" 6.32475
cap "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" "TG_Layout_6/VIN" 9.74195
cap "TG_Layout_7/nmos_3p3_RZHRT2_0/a_n52_n511#" "a_7861_n735#" 1.87835
cap "TG_Layout_3/VOUT" "m1_254_n1605#" 79.8772
cap "TG_Layout_3/VOUT" "TG_Layout_6/VIN" 16.1976
cap "TG_Layout_3/VOUT" "TG_Layout_6/VSS" 1.35433
cap "TG_Layout_3/VOUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.030906
cap "TG_Layout_8/CLK" "a_7861_n735#" 31.4852
cap "TG_Layout_8/CLK" "m1_254_n1605#" 15.1723
cap "TG_Layout_8/Inverter_Layout_0/VDD" "m1_254_n1605#" 34.4998
cap "TG_Layout_7/nmos_3p3_RZHRT2_0/a_n676_n511#" "a_7861_n735#" 6.42569
cap "TG_Layout_8/Inverter_Layout_0/VDD" "TG_Layout_6/VIN" 0.296025
cap "TG_Layout_6/VSS" "a_7861_n735#" 15.6816
cap "TG_Layout_6/VIN" "a_7861_n735#" 56.0688
cap "TG_Layout_8/CLK" "TG_Layout_3/VIN" 0.077765
cap "TG_Layout_8/Inverter_Layout_0/VDD" "TG_Layout_6/Inverter_Layout_0/OUT" 1.59777
cap "TG_Layout_3/a_235_2570#" "TG_Layout_6/Inverter_Layout_0/OUT" 0.722355
cap "TG_Layout_6/VIN" "m1_254_n1605#" 79.1078
cap "TG_Layout_6/Inverter_Layout_0/OUT" "a_7861_n735#" 0.11948
cap "TG_Layout_6/VSS" "TG_Layout_6/VIN" -0.597292
cap "TG_Layout_7/nmos_3p3_RZHRT2_0/a_428_n511#" "a_7861_n735#" 1.87835
cap "m1_254_n1605#" "TG_Layout_6/Inverter_Layout_0/OUT" 40.0238
cap "TG_Layout_6/VIN" "TG_Layout_3/VIN" 14.9168
cap "TG_Layout_3/VOUT" "TG_Layout_8/Inverter_Layout_0/VDD" 14.1154
cap "TG_Layout_3/VOUT" "TG_Layout_3/a_235_2570#" 0.298152
cap "TG_Layout_7/nmos_3p3_RZHRT2_0/a_n532_n511#" "a_7861_n735#" 2.71935
cap "TG_Layout_3/VOUT" "a_7861_n735#" 33.3257
cap "TG_Layout_3/CLK" "TG_Layout_3/VIN" 39.9851
cap "m1_254_n1605#" "TG_Layout_3/VDD" 42.4746
cap "TG_Layout_3/CLK" "TG_Layout_6/VIN" 0.077765
cap "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n52_261#" "TG_Layout_3/VOUT" 0.030906
cap "TG_Layout_6/VIN" "TG_Layout_3/VIN" 14.9168
cap "TG_Layout_3/VOUT" "TG_Layout_3/VDD" 34.2041
cap "TG_Layout_3/Inverter_Layout_0/OUT" "m1_254_n1605#" 39.2274
cap "TG_Layout_3/CLK" "m1_254_n1605#" 14.6352
cap "TG_Layout_3/VIN" "m1_254_n1605#" 61.2783
cap "TG_Layout_3/CLK" "TG_Layout_3/VSS" 15.6816
cap "TG_Layout_3/VIN" "TG_Layout_3/VSS" -0.597292
cap "TG_Layout_3/CLK" "TG_Layout_3/VOUT" 32.4642
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/VDD" 1.59777
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_261#" "m1_254_n1605#" 0.927245
cap "TG_Layout_3/CLK" "TG_Layout_2/nmos_3p3_RZHRT2_0/a_428_n511#" 1.87835
cap "TG_Layout_3/CLK" "TG_Layout_2/nmos_3p3_RZHRT2_0/a_588_n511#" 6.023
cap "TG_Layout_3/VIN" "TG_Layout_3/VOUT" 16.1976
cap "TG_Layout_2/nmos_3p3_RZHRT2_0/a_108_n511#" "TG_Layout_3/CLK" 2.38004
cap "TG_Layout_6/a_235_2570#" "TG_Layout_3/VOUT" 0.298152
cap "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n52_261#" "TG_Layout_3/VIN" 9.74195
cap "TG_Layout_3/VIN" "TG_Layout_3/VDD" 0.296025
cap "TG_Layout_3/CLK" "TG_Layout_3/Inverter_Layout_0/OUT" 0.11948
cap "TG_Layout_3/VOUT" "m1_254_n1605#" 76.9197
cap "TG_Layout_3/VOUT" "TG_Layout_3/VSS" 3.00307
cap "TG_Layout_6/a_235_2570#" "TG_Layout_3/Inverter_Layout_0/OUT" 0.722355
cap "m1_254_n1605#" "TG_Layout_3/VIN" 91.5516
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_3/CLK" 1.63702
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/VDD" 33.3058
cap "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_261#" "m1_254_n1605#" 1.11572
cap "m1_254_n1605#" "TG_Layout_3/VSS" 3.21099
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_3/VIN" 0.372924
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_3/VSS" 0.0112335
cap "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" "TG_Layout_3/CLK" 0.221836
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/CLK" 8.67734
cap "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" "TG_Layout_3/VIN" 23.0934
cap "TG_Layout_3/VOUT" "TG_Layout_3/CLK" 42.8996
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_11/pmos_3p3_QKQ23Q_0/a_1228_261#" 0.000344129
cap "TG_Layout_3/CLK" "TG_Layout_2/VDD" 0.497611
cap "TG_Layout_3/CLK" "TG_Layout_3/VDD" 22.466
cap "TG_Layout_3/Inverter_Layout_0/OUT" "m1_254_n1605#" 53.3605
cap "TG_Layout_2/nmos_3p3_RZHRT2_0/a_n372_n511#" "TG_Layout_3/CLK" 1.87835
cap "TG_Layout_3/VIN" "TG_Layout_3/VDD" 5.79883
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/Inverter_Layout_0/OUT" 82.6651
cap "TG_Layout_3/VSS" "TG_Layout_3/VDD" -0.726606
cap "m1_254_n1605#" "TG_Layout_3/VOUT" 74.8556
cap "TG_Layout_3/CLK" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1172_261#" 0.0940918
cap "TG_Layout_3/CLK" "TG_Layout_2/nmos_3p3_RZHRT2_0/a_n52_n511#" 1.87835
cap "m1_254_n1605#" "TG_Layout_3/VDD" 70.7219
cap "TG_Layout_2/Inverter_Layout_0/OUT" "TG_Layout_3/CLK" 0.0582424
cap "TG_Layout_3/VIN" "TG_Layout_3/CLK" 65.8181
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.489531
cap "m1_n843_681#" "TG_Layout_3/CLK" -0.0547558
cap "TG_Layout_3/VSS" "TG_Layout_3/CLK" 41.6094
cap "TG_Layout_3/CLK" "TG_Layout_2/nmos_3p3_RZHRT2_0/a_108_n511#" 5.70226
cap "TG_Layout_3/CLK" "TG_Layout_2/nmos_3p3_RZHRT2_0/a_588_n511#" 4.6198
cap "m1_254_n1605#" "TG_Layout_3/CLK" 19.2981
cap "TG_Layout_1/VOUT" "TG_Layout_3/VDD" 81.0546
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/VSS" 0.0112335
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/CLK" 0.808069
cap "TG_Layout_1/VOUT" "TG_Layout_3/VSS" 5.96981
cap "TG_Layout_1/VIN" "m1_n843_681#" 104.506
cap "TG_Layout_3/CLK" "TG_Layout_0/Inverter_Layout_0/OUT" 0.0582424
cap "TG_Layout_1/VOUT" "TG_Layout_3/CLK" 26.0241
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.000344129
cap "TG_Layout_1/Inverter_Layout_0/OUT" "m1_n843_681#" 42.794
cap "TG_Layout_3/CLK" "TG_Layout_3/VDD" 2.72692
cap "TG_Layout_3/CLK" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 0.0279071
cap "TG_Layout_3/Inverter_Layout_0/OUT" "m1_n843_681#" 7.09818
cap "TG_Layout_3/CLK" "TG_Layout_3/VSS" 1.01365
cap "TG_Layout_1/VOUT" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_261#" 0.96621
cap "TG_Layout_1/VOUT" "m1_n843_681#" 52.381
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/VIN" 0.372924
cap "m1_n843_681#" "TG_Layout_3/VDD" 159.952
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_1/Inverter_Layout_0/OUT" 82.6651
cap "TG_Layout_1/VOUT" "TG_Layout_1/VIN" 75.6355
cap "m1_n843_681#" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 5.6072
cap "TG_Layout_1/VIN" "TG_Layout_3/VDD" 5.79883
cap "TG_Layout_1/VOUT" "TG_Layout_1/Inverter_Layout_0/OUT" 48.5303
cap "m1_n843_681#" "TG_Layout_3/VSS" 24.0406
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_3/VDD" 33.3058
cap "TG_Layout_3/CLK" "m1_n843_681#" 78.8368
cap "TG_Layout_1/VIN" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 23.0934
cap "TG_Layout_1/Inverter_Layout_0/OUT" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_n52_261#" 0.489531
cap "TG_Layout_0/nmos_3p3_RZHRT2_0/a_n676_n511#" "TG_Layout_1/VOUT" 0.617334
cap "TG_Layout_3/CLK" "TG_Layout_1/Inverter_Layout_0/OUT" 0.0381313
cap "m1_n843_681#" "TG_Layout_3/nmos_3p3_RZHRT2_0/a_108_261#" 2.82494
cap "TG_Layout_1/VOUT" "TG_Layout_4/pmos_3p3_QKQ23Q_0/a_n1316_261#" 1.02148
cap "TG_Layout_1/VOUT" "TG_Layout_1/VIN" 77.2153
cap "TG_Layout_3/CLK" "m1_10572_n4627#" 0.194731
cap "TG_Layout_1/VOUT" "m1_10572_n4627#" 0.622534
cap "TG_Layout_1/VOUT" "TG_Layout_3/CLK" 19.9473
cap "TG_Layout_1/Inverter_Layout_0/OUT" "m1_10572_n4627#" 0.0858193
cap "TG_Layout_1/VOUT" "TG_Layout_1/Inverter_Layout_0/OUT" 35.0312
cap "TG_Layout_1/VOUT" "TG_Layout_1/VSS" 3.50403
cap "TG_Layout_1/VOUT" "TG_Layout_3/Inverter_Layout_0/VDD" 31.5701
cap "TG_Layout_1/VIN" "m1_10572_n4627#" 0.546274
cap "TG_Layout_0/nmos_3p3_RZHRT2_0/a_n676_n511#" "TG_Layout_1/VOUT" 0.404147
cap "TG_Layout_1/VOUT" "m1_10572_n4627#" 8.07618
cap "TG_Layout_1/nmos_3p3_RZHRT2_0/a_n268_217#" "m1_10572_n4627#" 7.78732
cap "TG_Layout_1/pmos_3p3_QKQ23Q_0/a_n52_261#" "m1_10572_n4627#" 4.1627
cap "TG_Layout_1/a_235_2570#" "m1_10572_n4627#" 3.99227
cap "TG_Layout_4/w_2080_2537#" "m1_10572_n4627#" 9.08372
cap "TG_Layout_1/VIN" "m1_10572_n4627#" 6.5861
cap "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/OUT" 0.640572
cap "Non_Ovl_CLK_Gen_Layout_1/VIN" "Non_Ovl_CLK_Gen_Layout_2/VIN" 11.2062
cap "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_0/VDD" 1.53438
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/pmos_3p3_MEVUAR_1/a_n196_n100#" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/OUT" 0.0609589
cap "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/pmos_3p3_MEVUAR_1/a_n196_n100#" "Non_Ovl_CLK_Gen_Layout_2/VIN" 0.0609589
cap "Non_Ovl_CLK_Gen_Layout_2/VIN" "Non_Ovl_CLK_Gen_Layout_0/VIN" 4.59048
cap "Non_Ovl_CLK_Gen_Layout_2/VIN" "Non_Ovl_CLK_Gen_Layout_0/VDD" 4.8313
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/OUT" 0.00178626
cap "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/pmos_3p3_MEVUAR_1/a_n196_n100#" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" 1.34357
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" 0.0257787
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 1.11786
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" 22.4548
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" 0.00178872
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/OUT" 9.43557
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/OUT" 0.0257787
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" 24.6643
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/VDD" 18.4224
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" 0.124183
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_0/VDD" 6.88347
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" 1.11914
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/pmos_3p3_MEVUAR_1/a_n196_n100#" 0.831926
cap "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" 7.52108
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/OUT" 0.019088
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/OUT" 7.51278
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_0/VDD" 0.102315
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" 0.019088
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" 0.00178872
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" 20.2242
cap "Non_Ovl_CLK_Gen_Layout_0/NOR_Layout_1/B" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_5/OUT" 0.00178626
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" "Non_Ovl_CLK_Gen_Layout_0/VDD" 0.0257787
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH1" 7.98539
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_5/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 6.85866
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_1/PH1" 27.538
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" 6.88347
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 0.951115
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" 6.86625
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 7.97652
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.0358677
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" 0.0443108
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.019088
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" 16.978
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" 9.31139
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" 9.43557
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_2/PH2" 27.4918
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" 0.952076
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" 0.00178872
cap "Non_Ovl_CLK_Gen_Layout_0/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.00178626
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "Non_Ovl_CLK_Gen_Layout_0/VDD" 16.9524
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" 6.78115
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.0288399
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "Non_Ovl_CLK_Gen_Layout_0/PH2" 10.4135
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_5/VIN" 6.10992
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 1.49753
cap "TG_Layout_5/CLK" "Non_Ovl_CLK_Gen_Layout_2/PH2" 0.168034
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 1.51983
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" 0.74295
cap "TG_Layout_5/VIN" "Non_Ovl_CLK_Gen_Layout_2/PH2" 1.89907
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 7.12028
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 1.51983
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/PH1" 9.46245
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VSS" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 0.234997
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" 1.8851
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 0.00710662
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 2.2284
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" 0.31797
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 1.74477
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_5/VOUT" 1.90446
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/PH2" 11.4215
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 0.31119
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" 1.7441
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" 0.661685
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VSS" 18.8663
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 0.351589
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_8/VIN" 1.16495
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_5/CLK" 3.62104
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_5/VIN" 3.27272
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" 4.67847
cap "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_3/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 0.661685
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/PH1" 13.4535
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/PH2" 2.64848
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_3/OUT" 1.14247
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 1.49938
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" 0.21876
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" 7.10919
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/OUT" 1.05682
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/PH2" 0.147284
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 0.145628
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_8/nmos_3p3_RZHRT2_0/a_532_217#" 1.14411
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/PH1" 7.86705
cap "TG_Layout_8/VOUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.409211
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_2/VSS" 4.27323
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 3.87634
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/VIN" 0.195395
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "Non_Ovl_CLK_Gen_Layout_0/PH1" 1.39821
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "TG_Layout_8/CLK" 0.0887747
cap "TG_Layout_8/VSS" "Non_Ovl_CLK_Gen_Layout_2/PH2" 1.38489
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_8/CLK" 0.490455
cap "TG_Layout_8/VOUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.325995
cap "TG_Layout_8/VSS" "TG_Layout_5/VOUT" 0.0281894
cap "TG_Layout_8/VSS" "TG_Layout_8/CLK" 18.4609
cap "TG_Layout_5/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 2.05749
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/VIN" 0.343488
cap "TG_Layout_8/VOUT" "TG_Layout_8/VSS" 0.0281894
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_5/VIN" 6.05266
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_5/VIN" 25.4679
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/CLK" 0.911694
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_8/VSS" 4.82438
cap "TG_Layout_5/VOUT" "TG_Layout_5/VIN" 0.0193206
cap "TG_Layout_8/VIN" "TG_Layout_8/CLK" 6.36369
cap "TG_Layout_8/CLK" "TG_Layout_5/VIN" 33.1797
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_2/PH2" 22.5086
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_8/CLK" 19.6741
cap "TG_Layout_8/VOUT" "TG_Layout_8/VIN" 0.0193206
cap "TG_Layout_5/VOUT" "TG_Layout_8/CLK" 23.9021
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_5/VDD" 3.57787
cap "TG_Layout_8/VOUT" "TG_Layout_8/CLK" 3.32574
cap "TG_Layout_8/VIN" "Non_Ovl_CLK_Gen_Layout_1/PH2" 1.56441
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_5/VIN" 0.615749
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_8/VSS" 4.27323
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_2/PH2" 2.38795
cap "TG_Layout_8/CLK" "TG_Layout_5/VDD" 0.285744
cap "a_7861_n735#" "TG_Layout_8/CLK" 0.342476
cap "TG_Layout_5/Inverter_Layout_0/OUT" "TG_Layout_7/Inverter_Layout_0/OUT" 46.2902
cap "TG_Layout_5/VDD" "TG_Layout_8/CLK" 13.5436
cap "TG_Layout_5/VIN" "TG_Layout_8/CLK" 58.4789
cap "m1_n843_681#" "TG_Layout_8/Inverter_Layout_0/OUT" 0.323485
cap "TG_Layout_5/Inverter_Layout_0/OUT" "TG_Layout_8/CLK" 8.26407
cap "m1_n843_681#" "TG_Layout_8/CLK" 30.8687
cap "a_7861_n735#" "TG_Layout_8/VIN" 0.402151
cap "a_7861_n735#" "TG_Layout_8/VSS" 0.665602
cap "a_7861_n735#" "TG_Layout_8/VOUT" 1.60457
cap "TG_Layout_8/Inverter_Layout_0/OUT" "TG_Layout_8/CLK" 0.0582424
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_8/CLK" 1.60306
cap "m1_n843_681#" "TG_Layout_5/VOUT" 22.6349
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n852_n511#" "TG_Layout_8/CLK" 0.864681
cap "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_8/CLK" 0.457667
cap "m1_n843_681#" "TG_Layout_8/VSS" 11.643
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_8/CLK" 1.63904
cap "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_n852_n511#" "TG_Layout_8/CLK" 0.217656
cap "TG_Layout_5/VDD" "TG_Layout_5/Inverter_Layout_0/OUT" 12.6932
cap "TG_Layout_8/VIN" "TG_Layout_8/CLK" 18.8668
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_8/VSS" 0.0112335
cap "TG_Layout_5/VOUT" "TG_Layout_8/CLK" 36.7064
cap "m1_n843_681#" "TG_Layout_5/VDD" 37.2243
cap "m1_n843_681#" "TG_Layout_5/VIN" 35.3757
cap "TG_Layout_8/VSS" "TG_Layout_8/CLK" 197.805
cap "m1_n843_681#" "TG_Layout_5/Inverter_Layout_0/OUT" 21.4143
cap "TG_Layout_8/VOUT" "TG_Layout_8/CLK" 8.427
cap "TG_Layout_8/VSS" "TG_Layout_5/Inverter_Layout_0/OUT" 0.0112335
cap "TG_Layout_5/VDD" "m1_n843_681#" 45.9853
cap "TG_Layout_8/CLK" "TG_Layout_6/VOUT" 0.340471
cap "TG_Layout_8/CLK" "m1_n843_681#" 50.4981
cap "TG_Layout_7/VOUT" "TG_Layout_8/CLK" 0.340471
cap "TG_Layout_7/VIN" "TG_Layout_8/CLK" 2.26202
cap "TG_Layout_7/VOUT" "m1_254_1325#" 0.0166937
cap "TG_Layout_8/CLK" "TG_Layout_6/Inverter_Layout_0/OUT" 0.0582424
cap "TG_Layout_8/CLK" "a_7861_n735#" 0.280403
cap "TG_Layout_8/VSS" "m1_n843_681#" 21.6144
cap "TG_Layout_8/VSS" "a_7861_n735#" 0.709436
cap "TG_Layout_8/CLK" "TG_Layout_5/VDD" 2.39718
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/Inverter_Layout_0/OUT" 46.2902
cap "TG_Layout_8/CLK" "m1_254_1325#" 0.552598
cap "m1_254_n1605#" "TG_Layout_6/VOUT" 0.0166937
cap "TG_Layout_8/VSS" "TG_Layout_8/CLK" 0.810345
cap "TG_Layout_7/Inverter_Layout_0/OUT" "m1_n843_681#" 21.4143
cap "TG_Layout_6/VIN" "m1_n843_681#" 3.75412
cap "TG_Layout_6/VIN" "a_7861_n735#" 0.402151
cap "TG_Layout_8/CLK" "TG_Layout_5/nmos_3p3_RZHRT2_0/a_n372_n511#" 0.0188783
cap "TG_Layout_8/CLK" "m1_254_n1605#" 0.0294123
cap "TG_Layout_6/VOUT" "m1_n843_681#" 3.24031
cap "TG_Layout_7/VOUT" "m1_n843_681#" 33.1313
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/VDD" 12.6932
cap "TG_Layout_6/Inverter_Layout_0/OUT" "m1_n843_681#" 0.323485
cap "TG_Layout_7/VIN" "m1_n843_681#" 35.043
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_8/CLK" 0.0381313
cap "a_7861_n735#" "TG_Layout_6/VOUT" 1.31668
cap "TG_Layout_8/CLK" "TG_Layout_6/VIN" 2.26202
cap "TG_Layout_8/CLK" "TG_Layout_5/Inverter_Layout_0/OUT" 0.777223
cap "m1_254_1325#" "TG_Layout_2/VOUT" 0.00262692
cap "TG_Layout_6/VIN" "m1_254_n1605#" 0.0193206
cap "TG_Layout_6/VIN" "TG_Layout_3/VIN" 1.68677
cap "TG_Layout_5/CLK" "m1_n843_681#" 30.5747
cap "TG_Layout_6/VSS" "TG_Layout_2/VOUT" 1.35433
cap "m1_n843_681#" "TG_Layout_6/VSS" 12.0059
cap "TG_Layout_8/CLK" "m1_n843_681#" 3.66225
cap "TG_Layout_8/CLK" "TG_Layout_2/VOUT" 0.179714
cap "a_7861_n735#" "TG_Layout_6/VIN" 1.36743
cap "m1_n843_681#" "TG_Layout_7/VIN" 50.6412
cap "TG_Layout_6/VSS" "TG_Layout_5/Inverter_Layout_0/VDD" -0.231662
cap "m1_n843_681#" "TG_Layout_3/VOUT" 2.69769
cap "TG_Layout_6/VSS" "m1_254_n1605#" 0.0333036
cap "TG_Layout_8/CLK" "m1_254_n1605#" 0.0272064
cap "TG_Layout_5/CLK" "TG_Layout_6/VIN" 1.71769
cap "TG_Layout_8/CLK" "TG_Layout_3/VIN" 0.0155377
cap "TG_Layout_5/CLK" "m1_254_1325#" 0.0272064
cap "TG_Layout_5/CLK" "TG_Layout_2/VIN" 0.0706562
cap "TG_Layout_3/VOUT" "m1_254_n1605#" 0.00262692
cap "TG_Layout_6/VSS" "a_7861_n735#" 2.00082
cap "m1_254_1325#" "TG_Layout_6/VSS" 0.0333036
cap "TG_Layout_8/CLK" "a_7861_n735#" 0.248295
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_6/VSS" -0.607778
cap "TG_Layout_7/VIN" "m1_254_1325#" 0.0193206
cap "TG_Layout_7/VIN" "TG_Layout_2/VIN" 12.2974
cap "m1_n843_681#" "TG_Layout_2/VOUT" 31.4248
cap "TG_Layout_6/VSS" "TG_Layout_6/pmos_3p3_QKQ23Q_0/a_1228_n511#" -0.607778
cap "TG_Layout_6/VSS" "TG_Layout_8/Inverter_Layout_0/VDD" -0.231662
cap "a_7861_n735#" "TG_Layout_3/VOUT" 0.613886
cap "TG_Layout_5/CLK" "TG_Layout_8/CLK" 17.5491
cap "TG_Layout_8/CLK" "TG_Layout_7/VIN" 1.71769
cap "m1_n843_681#" "TG_Layout_6/VIN" 5.04917
cap "TG_Layout_5/CLK" "TG_Layout_3/VOUT" 0.179714
cap "TG_Layout_6/VSS" "TG_Layout_3/VOUT" 1.35433
cap "m1_254_n1605#" "TG_Layout_3/VSS" 0.0407044
cap "m1_n843_681#" "TG_Layout_3/VIN" 3.7184
cap "TG_Layout_3/CLK" "m1_254_n1605#" 0.0195592
cap "TG_Layout_3/CLK" "TG_Layout_3/VIN" 2.6994
cap "TG_Layout_3/VSS" "TG_Layout_3/pmos_3p3_QKQ23Q_0/a_1228_n511#" -0.607778
cap "TG_Layout_3/CLK" "TG_Layout_6/VIN" 0.0155377
cap "m1_254_n1605#" "TG_Layout_3/VIN" 0.0193206
cap "TG_Layout_3/VDD" "TG_Layout_3/VSS" -0.553089
cap "TG_Layout_3/VOUT" "TG_Layout_3/VSS" 3.00307
cap "m1_n843_681#" "TG_Layout_3/VOUT" 2.45726
cap "TG_Layout_3/CLK" "TG_Layout_3/VOUT" 0.429248
cap "TG_Layout_2/VDD" "TG_Layout_3/VSS" -0.553089
cap "TG_Layout_6/VIN" "TG_Layout_3/VIN" 1.68677
cap "m1_254_1325#" "TG_Layout_3/VSS" 0.0407044
cap "m1_n843_681#" "TG_Layout_3/VSS" 12.2278
cap "TG_Layout_3/CLK" "TG_Layout_3/VSS" 2.32892
cap "TG_Layout_3/CLK" "m1_n843_681#" 32.6984
cap "TG_Layout_3/CLK" "m1_254_1325#" 0.0195592
cap "TG_Layout_2/VOUT" "TG_Layout_3/VSS" 3.00307
cap "TG_Layout_2/VIN" "m1_n843_681#" 35.0536
cap "TG_Layout_2/VIN" "m1_254_1325#" 0.0193206
cap "TG_Layout_3/CLK" "TG_Layout_2/VIN" 1.33197
cap "m1_n843_681#" "TG_Layout_2/VOUT" 30.707
cap "TG_Layout_3/CLK" "TG_Layout_2/VOUT" 0.0947858
cap "TG_Layout_2/VIN" "TG_Layout_7/VIN" 12.2974
cap "TG_Layout_3/CLK" "TG_Layout_7/VIN" 0.0706562
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_3/VSS" -0.607778
cap "m1_254_1325#" "TG_Layout_3/CLK" 0.24029
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_2/Inverter_Layout_0/OUT" 46.2902
cap "TG_Layout_3/VIN" "TG_Layout_3/CLK" 12.3753
cap "TG_Layout_2/VOUT" "TG_Layout_3/CLK" 10.9999
cap "TG_Layout_3/Inverter_Layout_0/OUT" "m1_n843_681#" 0.884621
cap "m1_n843_681#" "TG_Layout_2/Inverter_Layout_0/OUT" 21.4143
cap "TG_Layout_2/VIN" "m1_n843_681#" 50.6305
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_3/CLK" 0.0188783
cap "TG_Layout_3/VIN" "m1_n843_681#" 5.08489
cap "TG_Layout_2/VDD" "TG_Layout_3/VSS" -0.726606
cap "TG_Layout_2/VOUT" "m1_n843_681#" 33.8491
cap "TG_Layout_3/VSS" "TG_Layout_3/CLK" 187.504
cap "TG_Layout_2/VDD" "TG_Layout_3/CLK" 13.2848
cap "m1_254_n1605#" "TG_Layout_3/CLK" 0.0370595
cap "TG_Layout_3/VOUT" "TG_Layout_3/CLK" 5.31562
cap "m1_254_n1605#" "TG_Layout_3/VOUT" 0.0193206
cap "TG_Layout_3/VSS" "TG_Layout_0/Inverter_Layout_0/OUT" 0.0112335
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_3/CLK" 1.37126
cap "TG_Layout_3/VSS" "m1_n843_681#" 19.406
cap "TG_Layout_2/VDD" "m1_n843_681#" 37.378
cap "m1_n843_681#" "TG_Layout_3/CLK" 49.7368
cap "m1_n843_681#" "TG_Layout_3/VOUT" 3.48074
cap "TG_Layout_2/VOUT" "m1_254_1325#" 0.0193206
cap "TG_Layout_3/VDD" "m1_n843_681#" 1.00593
cap "TG_Layout_3/Inverter_Layout_0/OUT" "TG_Layout_3/CLK" 0.0582424
cap "TG_Layout_2/VDD" "TG_Layout_2/Inverter_Layout_0/OUT" 12.6932
cap "TG_Layout_3/CLK" "TG_Layout_2/Inverter_Layout_0/OUT" 7.93999
cap "TG_Layout_2/VIN" "TG_Layout_3/CLK" 24.7349
cap "TG_Layout_1/VOUT" "m1_n843_681#" 3.29412
cap "m1_n843_681#" "TG_Layout_2/Inverter_Layout_0/OUT" 1.99552
cap "TG_Layout_3/CLK" "TG_Layout_0/Inverter_Layout_0/OUT" 0.0381313
cap "TG_Layout_0/VOUT" "m1_n843_681#" 17.8667
cap "TG_Layout_1/Inverter_Layout_0/OUT" "m1_n843_681#" 0.884621
cap "TG_Layout_2/Inverter_Layout_0/OUT" "TG_Layout_3/VSS" 0.0112335
cap "m1_n843_681#" "TG_Layout_3/VSS" 194.21
cap "m1_n843_681#" "TG_Layout_0/VIN" 34.133
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_2/VDD" 12.6932
cap "TG_Layout_2/nmos_3p3_RZHRT2_0/a_n372_n511#" "TG_Layout_3/CLK" 0.0188783
cap "TG_Layout_3/CLK" "TG_Layout_1/VIN" 2.2689
cap "TG_Layout_3/CLK" "TG_Layout_2/VDD" 2.39718
cap "m1_n843_681#" "TG_Layout_0/Inverter_Layout_0/OUT" 39.6845
cap "m1_n843_681#" "TG_Layout_3/VDD" 1.66051
cap "TG_Layout_2/Inverter_Layout_0/OUT" "TG_Layout_0/Inverter_Layout_0/OUT" 46.2902
cap "TG_Layout_3/CLK" "TG_Layout_1/VOUT" 0.3714
cap "TG_Layout_3/CLK" "m1_n843_681#" 82.8148
cap "TG_Layout_3/CLK" "TG_Layout_2/Inverter_Layout_0/OUT" 0.777223
cap "TG_Layout_3/CLK" "TG_Layout_0/VOUT" 0.89119
cap "TG_Layout_2/nmos_3p3_RZHRT2_0/a_n372_n511#" "m1_n843_681#" 0.832808
cap "m1_n843_681#" "TG_Layout_1/VIN" 9.32543
cap "TG_Layout_3/CLK" "TG_Layout_1/Inverter_Layout_0/OUT" 0.0582424
cap "TG_Layout_3/CLK" "TG_Layout_3/VSS" 0.810345
cap "TG_Layout_2/nmos_3p3_RZHRT2_0/a_108_n511#" "m1_n843_681#" 0.470318
cap "m1_n843_681#" "TG_Layout_2/VDD" 73.1531
cap "TG_Layout_3/CLK" "TG_Layout_0/VIN" 2.2689
cap "TG_Layout_1/VSS" "TG_Layout_1/VOUT" 0.0281894
cap "TG_Layout_0/VIN" "TG_Layout_0/VOUT" 0.523711
cap "TG_Layout_2/CLK" "TG_Layout_0/VOUT" 0.241657
cap "TG_Layout_1/VOUT" "TG_Layout_1/VIN" 0.0193206
cap "TG_Layout_0/VOUT" "TG_Layout_3/CLK" 0.225031
cap "TG_Layout_1/VSS" "TG_Layout_2/Inverter_Layout_0/VDD" -0.237401
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_1/VSS" -0.607778
cap "TG_Layout_1/VSS" "TG_Layout_0/VOUT" 1.41196
cap "TG_Layout_2/CLK" "TG_Layout_3/CLK" 17.4944
cap "TG_Layout_0/VIN" "TG_Layout_3/CLK" 1.7108
cap "TG_Layout_0/VOUT" "TG_Layout_1/VIN" 0.163226
cap "TG_Layout_2/CLK" "TG_Layout_1/VOUT" 0.178197
cap "TG_Layout_2/CLK" "TG_Layout_1/VIN" 1.7108
cap "TG_Layout_1/VOUT" "TG_Layout_3/CLK" 0.0272064
cap "TG_Layout_0/CLK" "TG_Layout_0/VOUT" 6.68339
cap "TG_Layout_1/VOUT" "TG_Layout_0/VOUT" 0.312137
cap "TG_Layout_0/VSS" "TG_Layout_0/VOUT" 13.4932
cap "TG_Layout_1/nmos_3p3_RZHRT2_0/a_n268_217#" "TG_Layout_0/VOUT" 0.899385
cap "TG_Layout_0/VSS" "TG_Layout_0/w_1440_1438#" -0.154974
cap "TG_Layout_1/VIN" "TG_Layout_0/VOUT" 0.930605
cap "TG_Layout_0/VOUT" "TG_Layout_0/VIN" 5.23054
cap "Non_Ovl_CLK_Gen_Layout_1/VIN" "Non_Ovl_CLK_Gen_Layout_0/VDD" 3.31147
cap "Non_Ovl_CLK_Gen_Layout_2/VSS" "Non_Ovl_CLK_Gen_Layout_0/VDD" -6.07847e-15
cap "Non_Ovl_CLK_Gen_Layout_1/VIN" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/pmos_3p3_MEVUAR_1/a_n196_n100#" 0.0609589
cap "Non_Ovl_CLK_Gen_Layout_2/VIN" "Non_Ovl_CLK_Gen_Layout_1/VIN" 11.2062
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" 0.102315
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/OUT" 6.88347
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/pmos_3p3_MEVUAR_1/a_n196_n100#" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" 1.34357
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" 20.2242
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" 0.124183
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/OUT" 9.43557
cap "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/OUT" 7.52108
cap "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/VSS" -3.55271e-15
cap "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" 1.11914
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" 0.00178872
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/OUT" 0.00178872
cap "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/B" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/B" 24.6643
cap "Non_Ovl_CLK_Gen_Layout_2/VSS" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" -7.10543e-15
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH1" 6.86625
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH1" 0.952076
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" 9.31139
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" 6.88347
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" 9.43557
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_2/PH1" 0.00178872
cap "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_1/PH1" 16.978
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.0243914
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH1" 7.98539
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_1/OUT" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" 6.78115
cap "Non_Ovl_CLK_Gen_Layout_2/PH1" "Non_Ovl_CLK_Gen_Layout_1/PH1" 27.538
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VSS" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" -1.77636e-15
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" 0.352063
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.445718
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/PH1" 3.33014
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_1/PH1" 15.5858
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 2.15586
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/PH1" 12.6144
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.0292902
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_2/PH2" 5.14272
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" "Non_Ovl_CLK_Gen_Layout_1/PH2" 9.78701
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 1.81724
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.102478
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "TG_Layout_5/VOUT" 0.0528111
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 0.636036
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 4.41847
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/PH2" 1.66441
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" 7.30881
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" 3.83254
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.43176
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH1" 0.166141
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.509865
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.0628106
cap "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.0908895
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_1/PH2" 3.16859
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" 0.796159
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" 0.0738785
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.380068
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/PH2" 2.63519
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_1/PH2" 8.194
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_0/OUT" 1.75892
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" "TG_Layout_5/CLK" 0.820853
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_5/VOUT" 1.38965
cap "TG_Layout_5/CLK" "Non_Ovl_CLK_Gen_Layout_1/PH2" 2.84318
cap "TG_Layout_5/VOUT" "TG_Layout_5/CLK" 50.6828
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_5/Inverter_Layout_0/OUT" 0.151508
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "TG_Layout_5/VOUT" 0.123866
cap "TG_Layout_8/VSS" "TG_Layout_5/VOUT" 0.118216
cap "TG_Layout_5/CLK" "TG_Layout_5/Inverter_Layout_0/OUT" 41.1586
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "TG_Layout_5/Inverter_Layout_0/OUT" 0.352063
cap "TG_Layout_8/VSS" "TG_Layout_5/Inverter_Layout_0/OUT" 0.0290683
cap "TG_Layout_5/VIN" "Non_Ovl_CLK_Gen_Layout_1/PH2" 8.03322
cap "TG_Layout_5/VIN" "TG_Layout_5/VOUT" 51.1726
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_0/VDD" 0.709314
cap "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_0/VDD" "TG_Layout_5/Inverter_Layout_0/OUT" 0.0650553
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_0/OUT" "TG_Layout_5/CLK" 0.796366
cap "TG_Layout_8/VSS" "TG_Layout_5/CLK" 1.25535
cap "TG_Layout_5/VOUT" "TG_Layout_5/VDD" 26.4704
cap "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_5/VIN" 1.19133
cap "TG_Layout_5/VIN" "TG_Layout_5/CLK" 88.6975
cap "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_0/VDD" "TG_Layout_5/CLK" 0.271517
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" "TG_Layout_5/Inverter_Layout_0/OUT" 0.380068
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 5.4082
cap "TG_Layout_5/VDD" "TG_Layout_5/CLK" 51.7071
cap "TG_Layout_5/VOUT" "TG_Layout_5/Inverter_Layout_0/OUT" 34.2323
cap "TG_Layout_5/Inverter_Layout_0/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH2" 0.745985
cap "TG_Layout_5/VIN" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 110.708
cap "TG_Layout_5/CLK" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.00902876
cap "m1_n843_681#" "TG_Layout_5/Inverter_Layout_0/OUT" 0.312977
cap "TG_Layout_5/VIN" "TG_Layout_5/CLK" 0.801913
cap "TG_Layout_5/VIN" "TG_Layout_5/VOUT" 87.5996
cap "TG_Layout_5/CLK" "TG_Layout_5/VOUT" 13.6868
cap "m1_n843_681#" "TG_Layout_5/VDD" 1.53425
cap "TG_Layout_5/Inverter_Layout_0/OUT" "TG_Layout_5/VDD" 30.1719
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/CLK" 0.0308452
cap "TG_Layout_5/VIN" "TG_Layout_7/Inverter_Layout_0/OUT" 0.372924
cap "TG_Layout_5/Inverter_Layout_0/OUT" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 1.65439
cap "TG_Layout_5/VIN" "m1_n843_681#" 1.20311
cap "TG_Layout_5/CLK" "TG_Layout_5/Inverter_Layout_0/OUT" 0.017503
cap "m1_n843_681#" "TG_Layout_5/VOUT" 0.561772
cap "TG_Layout_5/Inverter_Layout_0/OUT" "TG_Layout_5/VOUT" 51.0302
cap "TG_Layout_5/VIN" "TG_Layout_5/VDD" 14.5996
cap "TG_Layout_5/CLK" "TG_Layout_5/VDD" 0.369389
cap "TG_Layout_5/VDD" "TG_Layout_5/VOUT" 63.9407
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/Inverter_Layout_0/OUT" 40.9765
cap "m1_n843_681#" "TG_Layout_5/VDD" 1.53425
cap "TG_Layout_7/VIN" "TG_Layout_5/Inverter_Layout_0/OUT" 0.372924
cap "m1_n843_681#" "TG_Layout_7/Inverter_Layout_0/OUT" 0.312977
cap "TG_Layout_5/a_1440_1528#" "TG_Layout_7/Inverter_Layout_0/OUT" 1.65439
cap "m1_254_1325#" "TG_Layout_5/VDD" 79.5379
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/VDD" 30.1719
cap "TG_Layout_5/CLK" "TG_Layout_5/a_1440_1528#" 0.00902876
cap "m1_254_1325#" "TG_Layout_7/Inverter_Layout_0/OUT" 50.0572
cap "m1_n843_681#" "TG_Layout_7/VOUT" 0.485391
cap "TG_Layout_5/CLK" "TG_Layout_5/VDD" 0.329745
cap "m1_254_1325#" "TG_Layout_5/CLK" 12.7728
cap "m1_n843_681#" "TG_Layout_7/VIN" 1.09362
cap "TG_Layout_5/a_1440_1528#" "TG_Layout_7/VIN" 110.708
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/Inverter_Layout_0/OUT" 40.9765
cap "m1_254_1325#" "TG_Layout_7/VOUT" 69.3287
cap "TG_Layout_7/VIN" "TG_Layout_5/VDD" 14.5996
cap "TG_Layout_5/CLK" "TG_Layout_5/Inverter_Layout_0/OUT" 0.0308452
cap "m1_254_1325#" "TG_Layout_7/VIN" 71.1171
cap "TG_Layout_5/CLK" "m1_254_1325#" 11.9392
cap "TG_Layout_2/VOUT" "TG_Layout_6/VSS" 1.35433
cap "TG_Layout_7/VIN" "m1_254_1325#" 75.1082
cap "TG_Layout_2/VOUT" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.298152
cap "m1_n843_681#" "TG_Layout_2/VOUT" 1.48328
cap "TG_Layout_2/VOUT" "TG_Layout_5/Inverter_Layout_0/VDD" 14.1154
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_7/Inverter_Layout_0/OUT" 1.11076
cap "TG_Layout_2/VOUT" "m1_254_1325#" 77.0877
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_7/VIN" 92.7023
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 5.18782
cap "TG_Layout_2/VOUT" "TG_Layout_7/VIN" 16.1976
cap "TG_Layout_6/VSS" "TG_Layout_7/VIN" -0.597292
cap "TG_Layout_7/Inverter_Layout_0/OUT" "TG_Layout_5/Inverter_Layout_0/VDD" 11.4749
cap "m1_n843_681#" "TG_Layout_7/Inverter_Layout_0/OUT" 0.151508
cap "TG_Layout_5/Inverter_Layout_0/VDD" "m1_254_1325#" 31.776
cap "TG_Layout_2/VIN" "TG_Layout_5/CLK" 0.0226464
cap "TG_Layout_2/VIN" "TG_Layout_7/VIN" 4.3062
cap "m1_n843_681#" "TG_Layout_7/VIN" 1.22061
cap "TG_Layout_5/Inverter_Layout_0/VDD" "TG_Layout_7/VIN" 10.0043
cap "TG_Layout_2/VOUT" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.030906
cap "TG_Layout_7/Inverter_Layout_0/OUT" "m1_254_1325#" 40.0238
cap "TG_Layout_7/VIN" "TG_Layout_2/CLK" 0.0226464
cap "TG_Layout_7/a_1440_1528#" "TG_Layout_2/Inverter_Layout_0/OUT" 1.11076
cap "TG_Layout_2/VOUT" "m1_254_1325#" 74.3502
cap "TG_Layout_2/VIN" "TG_Layout_2/VOUT" 16.1976
cap "TG_Layout_2/VDD" "m1_254_1325#" 39.6292
cap "TG_Layout_2/VDD" "TG_Layout_2/VIN" 10.0043
cap "TG_Layout_2/VOUT" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n268_n555#" 0.298152
cap "TG_Layout_2/Inverter_Layout_0/OUT" "m1_254_1325#" 39.2274
cap "TG_Layout_2/VIN" "m1_n843_681#" 1.11705
cap "TG_Layout_7/VIN" "TG_Layout_2/VIN" 4.3062
cap "TG_Layout_2/CLK" "m1_254_1325#" 11.5166
cap "TG_Layout_2/Inverter_Layout_0/OUT" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n268_n555#" 5.18782
cap "TG_Layout_2/VIN" "TG_Layout_7/a_1440_1528#" 92.7023
cap "TG_Layout_3/VSS" "TG_Layout_2/VIN" -0.597292
cap "TG_Layout_2/VDD" "TG_Layout_2/VOUT" 34.2041
cap "TG_Layout_2/VOUT" "m1_n843_681#" 1.40689
cap "TG_Layout_2/VDD" "TG_Layout_2/Inverter_Layout_0/OUT" 11.4749
cap "TG_Layout_7/a_1440_1528#" "TG_Layout_2/VOUT" 0.030906
cap "TG_Layout_2/VIN" "m1_254_1325#" 58.6734
cap "TG_Layout_2/Inverter_Layout_0/OUT" "m1_n843_681#" 0.151508
cap "TG_Layout_3/VSS" "TG_Layout_2/VOUT" 3.00307
cap "TG_Layout_2/VOUT" "m1_n843_681#" 0.561772
cap "TG_Layout_2/VIN" "TG_Layout_0/Inverter_Layout_0/OUT" 0.372924
cap "TG_Layout_2/CLK" "TG_Layout_2/Inverter_Layout_0/OUT" 0.00220381
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_2/CLK" 0.00902876
cap "TG_Layout_2/VIN" "m1_n843_681#" 1.19719
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_2/Inverter_Layout_0/OUT" 1.65439
cap "TG_Layout_2/CLK" "TG_Layout_2/VDD" 0.349217
cap "TG_Layout_2/VDD" "TG_Layout_2/Inverter_Layout_0/OUT" 30.1719
cap "TG_Layout_2/CLK" "m1_254_1325#" 13.1954
cap "m1_254_1325#" "TG_Layout_2/Inverter_Layout_0/OUT" 50.8536
cap "TG_Layout_2/CLK" "TG_Layout_0/Inverter_Layout_0/OUT" 0.0308452
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_2/Inverter_Layout_0/OUT" 40.9765
cap "m1_254_1325#" "TG_Layout_2/VDD" 64.2395
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_2/VIN" 110.708
cap "m1_n843_681#" "TG_Layout_2/Inverter_Layout_0/OUT" 0.312977
cap "TG_Layout_2/VOUT" "m1_254_1325#" 72.0662
cap "m1_n843_681#" "TG_Layout_2/VDD" 1.53425
cap "TG_Layout_2/VIN" "TG_Layout_2/VDD" 14.5996
cap "TG_Layout_2/VIN" "m1_254_1325#" 87.5519
cap "TG_Layout_0/VIN" "TG_Layout_2/Inverter_Layout_0/OUT" 0.372924
cap "TG_Layout_2/VDD" "TG_Layout_2/CLK" 0.329745
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_0/VOUT" 50.2312
cap "TG_Layout_0/Inverter_Layout_0/OUT" "m1_n843_681#" 0.38758
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_2/a_1440_1528#" 1.65439
cap "TG_Layout_0/VOUT" "TG_Layout_3/VSS" 2.23399
cap "TG_Layout_2/CLK" "TG_Layout_2/Inverter_Layout_0/OUT" 0.0308452
cap "TG_Layout_0/VIN" "TG_Layout_0/VOUT" 77.5338
cap "TG_Layout_0/VIN" "m1_n843_681#" 0.0165158
cap "TG_Layout_0/VIN" "TG_Layout_2/a_1440_1528#" 110.708
cap "TG_Layout_2/VDD" "TG_Layout_0/VOUT" 79.7482
cap "TG_Layout_2/VDD" "m1_n843_681#" 2.08856
cap "TG_Layout_0/VOUT" "TG_Layout_2/CLK" 22.4846
cap "TG_Layout_2/CLK" "TG_Layout_2/a_1440_1528#" 0.00902876
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_2/VDD" 30.1719
cap "TG_Layout_2/VDD" "TG_Layout_0/VIN" 14.5996
cap "TG_Layout_0/Inverter_Layout_0/OUT" "TG_Layout_2/Inverter_Layout_0/OUT" 40.9765
cap "TG_Layout_1/nmos_3p3_RZHRT2_0/a_n676_n511#" "TG_Layout_0/VOUT" 0.617334
cap "TG_Layout_0/VOUT" "TG_Layout_0/VIN" 93.5297
cap "TG_Layout_0/VOUT" "TG_Layout_2/CLK" 19.9744
cap "TG_Layout_0/VOUT" "TG_Layout_1/VSS" 4.88779
cap "TG_Layout_0/VIN" "TG_Layout_1/VSS" -0.597292
cap "TG_Layout_0/VOUT" "TG_Layout_0/Inverter_Layout_0/OUT" 35.0312
cap "TG_Layout_0/VOUT" "TG_Layout_2/Inverter_Layout_0/VDD" 38.3853
cap "TG_Layout_0/VOUT" "TG_Layout_1/nmos_3p3_RZHRT2_0/a_n676_n511#" 0.404147
cap "TG_Layout_0/CLK" "TG_Layout_0/VOUT" 2.00331
cap "TG_Layout_0/VSS" "TG_Layout_0/VOUT" 0.79493
cap "TG_Layout_0/w_1440_1438#" "TG_Layout_0/VOUT" 10.4563
cap "TG_Layout_0/VIN" "TG_Layout_0/VOUT" 2.28616
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/PH1" 36.3529
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.400189
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "Non_Ovl_CLK_Gen_Layout_1/PH1" 3.58072
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0273932
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" "Non_Ovl_CLK_Gen_Layout_1/PH1" 0.489896
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" -1.96351
cap "Non_Ovl_CLK_Gen_Layout_1/PH2" "Non_Ovl_CLK_Gen_Layout_1/PH1" 1.1771
cap "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" "TG_Layout_5/VOUT" 0.0219676
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_3/OUT" 0.176951
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" "Non_Ovl_CLK_Gen_Layout_1/PH1" 3.18229
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_5/VDD" 0.229552
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "TG_Layout_5/VDD" 19.0974
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_5/VOUT" 0.0552255
cap "TG_Layout_5/VOUT" "Non_Ovl_CLK_Gen_Layout_1/PH1" 3.02982
cap "Non_Ovl_CLK_Gen_Layout_1/PH1" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" 81.5841
cap "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_5/VDD" 0.415293
cap "TG_Layout_5/VOUT" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0148015
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.325474
cap "TG_Layout_5/VDD" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" 2.67165
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" 39.2009
cap "TG_Layout_5/VDD" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" 5.36493
cap "TG_Layout_5/VOUT" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.116968
cap "TG_Layout_5/VOUT" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0193206
cap "TG_Layout_5/VDD" "TG_Layout_5/VOUT" 0.0265162
cap "TG_Layout_7/a_227_1274#" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_1172_n555#" 1.28574
cap "TG_Layout_7/a_227_1274#" "TG_Layout_5/VDD" 2.67165
cap "m1_254_1325#" "TG_Layout_5/VDD" 0.108215
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_5/a_1440_1528#" 39.2009
cap "m1_254_1325#" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.0166937
cap "TG_Layout_5/a_1440_1528#" "TG_Layout_7/a_227_1274#" 0.325474
cap "m1_254_1325#" "TG_Layout_7/a_227_1274#" 0.109321
cap "m1_254_1325#" "TG_Layout_7/VOUT" 0.11406
cap "TG_Layout_7/a_227_1274#" "TG_Layout_5/pmos_3p3_QKQ23Q_0/a_212_n555#" 1.28574
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_5/VDD" 5.36493
cap "m1_254_1325#" "TG_Layout_5/Inverter_Layout_0/VDD" 0.00284138
cap "TG_Layout_2/VOUT" "TG_Layout_5/Inverter_Layout_0/VDD" 0.633
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_7/a_227_1274#" 0.379583
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_5/Inverter_Layout_0/VDD" 6.52586
cap "TG_Layout_7/a_227_1274#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 1.2477
cap "TG_Layout_7/a_227_1274#" "TG_Layout_5/Inverter_Layout_0/VDD" 2.75978
cap "m1_254_1325#" "TG_Layout_2/VOUT" 0.0193206
cap "TG_Layout_2/VOUT" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.0509799
cap "m1_254_1325#" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.0218628
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 29.4554
cap "m1_254_1325#" "TG_Layout_7/a_227_1274#" 0.0560558
cap "TG_Layout_7/a_1440_1528#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.379583
cap "TG_Layout_2/VDD" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 2.75978
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_7/a_1440_1528#" 29.4554
cap "TG_Layout_2/VDD" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" 6.52586
cap "m1_254_1325#" "TG_Layout_2/VOUT" 0.0193206
cap "m1_254_1325#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.0484087
cap "TG_Layout_2/VDD" "TG_Layout_2/VOUT" 2.28174
cap "TG_Layout_7/pmos_3p3_QKQ23Q_0/a_n268_n555#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 1.2477
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_2/VOUT" 0.0509799
cap "m1_254_1325#" "TG_Layout_2/VDD" 0.0102422
cap "m1_254_1325#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0192358
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.325474
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_0/a_227_1274#" 1.28574
cap "m1_254_1325#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" 0.0193206
cap "m1_254_1325#" "TG_Layout_2/VDD" 0.0279495
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_2/VDD" 5.36493
cap "TG_Layout_2/VOUT" "m1_254_1325#" 0.11406
cap "m1_254_1325#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" 0.116968
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1172_n555#" "TG_Layout_2/VDD" 2.67165
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_1228_n511#" "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 39.2009
cap "TG_Layout_2/a_1440_1528#" "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 39.2009
cap "TG_Layout_2/pmos_3p3_QKQ23Q_0/a_212_n555#" "TG_Layout_0/a_227_1274#" 1.28574
cap "TG_Layout_2/VDD" "TG_Layout_0/VOUT" 0.106782
cap "TG_Layout_0/a_227_1274#" "TG_Layout_2/VDD" 2.67165
cap "TG_Layout_0/a_227_1274#" "TG_Layout_0/VOUT" 0.109321
cap "TG_Layout_2/VDD" "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 5.36493
cap "TG_Layout_0/a_227_1274#" "TG_Layout_2/a_1440_1528#" 0.325474
cap "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" "TG_Layout_0/VOUT" 0.0168631
cap "TG_Layout_0/VOUT" "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" 0.0682388
cap "TG_Layout_2/Inverter_Layout_0/VDD" "TG_Layout_0/pmos_3p3_QKQ23Q_0/a_n1316_n511#" -0.00752818
cap "TG_Layout_0/VOUT" "TG_Layout_0/a_227_1274#" 0.0628727
cap "TG_Layout_0/VOUT" "TG_Layout_2/Inverter_Layout_0/VDD" 0.662442
cap "TG_Layout_0/w_1440_1438#" "TG_Layout_0/VOUT" 0.79493
merge "TG_Layout_6/pmos_3p3_QKQ23Q_0/w_n1402_n641#" "TG_Layout_4/w_2080_2537#" -9549.66 -1460296 -50288 0 0 -778752 -22208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1274336 -24996 0 0 0 0 0 0 0 0
merge "TG_Layout_4/w_2080_2537#" "TG_Layout_3/pmos_3p3_QKQ23Q_0/w_n1402_n641#"
merge "TG_Layout_3/pmos_3p3_QKQ23Q_0/w_n1402_n641#" "TG_Layout_11/w_1440_2594#"
merge "TG_Layout_11/w_1440_2594#" "TG_Layout_4/w_1440_2594#"
merge "TG_Layout_4/w_1440_2594#" "TG_Layout_4/w_61_2680#"
merge "TG_Layout_4/w_61_2680#" "TG_Layout_11/w_2080_2537#"
merge "TG_Layout_11/w_2080_2537#" "TG_Layout_10/w_2080_2537#"
merge "TG_Layout_10/w_2080_2537#" "TG_Layout_9/w_1440_2594#"
merge "TG_Layout_9/w_1440_2594#" "TG_Layout_10/w_1440_2594#"
merge "TG_Layout_10/w_1440_2594#" "TG_Layout_9/w_2080_2537#"
merge "TG_Layout_9/w_2080_2537#" "TG_Layout_13/w_2080_2537#"
merge "TG_Layout_13/w_2080_2537#" "TG_Layout_12/w_2080_2537#"
merge "TG_Layout_12/w_2080_2537#" "TG_Layout_1/VDD"
merge "TG_Layout_1/VDD" "TG_Layout_3/Inverter_Layout_0/VDD"
merge "TG_Layout_3/Inverter_Layout_0/VDD" "TG_Layout_1/w_61_573#"
merge "TG_Layout_1/w_61_573#" "TG_Layout_6/VDD"
merge "TG_Layout_6/VDD" "TG_Layout_3/VDD"
merge "TG_Layout_3/VDD" "TG_Layout_8/Inverter_Layout_0/VDD"
merge "TG_Layout_8/Inverter_Layout_0/VDD" "TG_Layout_6/w_61_573#"
merge "TG_Layout_6/w_61_573#" "TG_Layout_8/VDD"
merge "TG_Layout_8/VDD" "TG_Layout_1/w_1440_1438#"
merge "TG_Layout_1/w_1440_1438#" "TG_Layout_6/w_1440_1438#"
merge "TG_Layout_6/w_1440_1438#" "TG_Layout_3/w_1440_1438#"
merge "TG_Layout_3/w_1440_1438#" "TG_Layout_8/w_1440_1438#"
merge "TG_Layout_8/w_1440_1438#" "TG_Layout_4/w_1440_1438#"
merge "TG_Layout_4/w_1440_1438#" "TG_Layout_11/Inverter_Layout_0/VDD"
merge "TG_Layout_11/Inverter_Layout_0/VDD" "TG_Layout_4/VDD"
merge "TG_Layout_4/VDD" "TG_Layout_10/w_61_2680#"
merge "TG_Layout_10/w_61_2680#" "TG_Layout_4/w_61_573#"
merge "TG_Layout_4/w_61_573#" "TG_Layout_1/w_61_2680#"
merge "TG_Layout_1/w_61_2680#" "TG_Layout_11/VDD"
merge "TG_Layout_11/VDD" "TG_Layout_10/w_1440_1438#"
merge "TG_Layout_10/w_1440_1438#" "TG_Layout_11/w_1440_1438#"
merge "TG_Layout_11/w_1440_1438#" "TG_Layout_9/Inverter_Layout_0/VDD"
merge "TG_Layout_9/Inverter_Layout_0/VDD" "TG_Layout_11/w_61_2680#"
merge "TG_Layout_11/w_61_2680#" "TG_Layout_10/VDD"
merge "TG_Layout_10/VDD" "TG_Layout_3/w_61_2680#"
merge "TG_Layout_3/w_61_2680#" "TG_Layout_10/w_61_573#"
merge "TG_Layout_10/w_61_573#" "TG_Layout_6/w_61_2680#"
merge "TG_Layout_6/w_61_2680#" "TG_Layout_9/VDD"
merge "TG_Layout_9/VDD" "TG_Layout_13/VDD"
merge "TG_Layout_13/VDD" "TG_Layout_12/w_1440_1438#"
merge "TG_Layout_12/w_1440_1438#" "TG_Layout_12/w_61_2680#"
merge "TG_Layout_12/w_61_2680#" "TG_Layout_9/w_1440_1438#"
merge "TG_Layout_9/w_1440_1438#" "TG_Layout_9/w_61_2680#"
merge "TG_Layout_9/w_61_2680#" "TG_Layout_8/w_61_2680#"
merge "TG_Layout_8/w_61_2680#" "TG_Layout_13/w_61_2680#"
merge "TG_Layout_13/w_61_2680#" "TG_Layout_13/w_1440_1438#"
merge "TG_Layout_13/w_1440_1438#" "TG_Layout_12/VDD"
merge "TG_Layout_12/VDD" "m1_n1440_n3088#"
merge "TG_Layout_0/VSS" "TG_Layout_2/VSS" -6199.04 0 0 0 0 0 0 -778464 -22128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1256416 -25236 0 0 0 0 0 0 0 0
merge "TG_Layout_2/VSS" "TG_Layout_7/VSS"
merge "TG_Layout_7/VSS" "TG_Layout_5/VSS"
merge "TG_Layout_5/VSS" "Non_Ovl_CLK_Gen_Layout_1/VSUBS"
merge "Non_Ovl_CLK_Gen_Layout_1/VSUBS" "Non_Ovl_CLK_Gen_Layout_2/VSUBS"
merge "Non_Ovl_CLK_Gen_Layout_2/VSUBS" "Non_Ovl_CLK_Gen_Layout_0/VSUBS"
merge "Non_Ovl_CLK_Gen_Layout_0/VSUBS" "TG_Layout_4/VSS"
merge "TG_Layout_4/VSS" "TG_Layout_1/VSS"
merge "TG_Layout_1/VSS" "TG_Layout_11/VSS"
merge "TG_Layout_11/VSS" "TG_Layout_3/VSS"
merge "TG_Layout_3/VSS" "TG_Layout_10/VSS"
merge "TG_Layout_10/VSS" "TG_Layout_6/VSS"
merge "TG_Layout_6/VSS" "TG_Layout_9/VSS"
merge "TG_Layout_9/VSS" "TG_Layout_8/VSS"
merge "TG_Layout_8/VSS" "TG_Layout_13/VSS"
merge "TG_Layout_13/VSS" "m1_n1440_n6018#"
merge "m1_n1440_n6018#" "TG_Layout_12/VSS"
merge "TG_Layout_12/VSS" "VSUBS"
merge "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_2/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_2/VDD" -348.771 -56442 -956 0 0 -25488 -852 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45808 -930 0 0 0 0 0 0 0 0
merge "Non_Ovl_CLK_Gen_Layout_0/PH1" "TG_Layout_12/CLK" -229.013 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8188 -540 0 0 0 0 0 0 0 0
merge "TG_Layout_12/CLK" "m1_n1489_n5378#"
merge "TG_Layout_7/w_61_2680#" "TG_Layout_7/pmos_3p3_QKQ23Q_0/w_n1402_n641#" -166.29 -23210 -7654 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1120 -468 0 0 0 0 0 0 0 0
merge "TG_Layout_7/pmos_3p3_QKQ23Q_0/w_n1402_n641#" "TG_Layout_7/w_1440_1438#"
merge "TG_Layout_7/w_1440_1438#" "TG_Layout_0/VDD"
merge "TG_Layout_0/VDD" "TG_Layout_2/Inverter_Layout_0/VDD"
merge "TG_Layout_2/Inverter_Layout_0/VDD" "TG_Layout_0/w_61_573#"
merge "TG_Layout_0/w_61_573#" "TG_Layout_2/VDD"
merge "Non_Ovl_CLK_Gen_Layout_1/PH2" "TG_Layout_0/CLK" -2209.38 0 0 0 0 0 0 0 0 0 0 0 0 -5408 -296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15858 -1120 -19832 -750 -320160 -11476 0 0 0 0
merge "TG_Layout_0/CLK" "TG_Layout_2/CLK"
merge "TG_Layout_2/CLK" "TG_Layout_1/CLK"
merge "TG_Layout_1/CLK" "TG_Layout_3/CLK"
merge "TG_Layout_3/CLK" "a_7861_n735#"
merge "TG_Layout_3/VOUT" "TG_Layout_6/VOUT" -197.284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6762 -478 0 0 0 0 0 0 0 0
merge "TG_Layout_6/VOUT" "m1_5391_n1590#"
merge "Non_Ovl_CLK_Gen_Layout_1/Inverter_Layout_1/VDD" "TG_Layout_2/w_61_2680#" -5791.51 -968776 -17862 0 0 -459504 -14060 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -771904 -14680 -11552 -608 0 0 0 0 0 0
merge "TG_Layout_2/w_61_2680#" "TG_Layout_7/VDD"
merge "TG_Layout_7/VDD" "TG_Layout_2/w_1440_1438#"
merge "TG_Layout_2/w_1440_1438#" "TG_Layout_2/pmos_3p3_QKQ23Q_0/w_n1402_n641#"
merge "TG_Layout_2/pmos_3p3_QKQ23Q_0/w_n1402_n641#" "TG_Layout_5/Inverter_Layout_0/VDD"
merge "TG_Layout_5/Inverter_Layout_0/VDD" "TG_Layout_7/w_61_573#"
merge "TG_Layout_7/w_61_573#" "TG_Layout_5/VDD"
merge "TG_Layout_5/VDD" "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD"
merge "Non_Ovl_CLK_Gen_Layout_1/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_1/VDD"
merge "Non_Ovl_CLK_Gen_Layout_1/VDD" "TG_Layout_5/w_61_2680#"
merge "TG_Layout_5/w_61_2680#" "m1_n1039_2772#"
merge "m1_n1039_2772#" "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/VDD"
merge "Non_Ovl_CLK_Gen_Layout_1/NOR_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD"
merge "Non_Ovl_CLK_Gen_Layout_2/NOR_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/VDD"
merge "Non_Ovl_CLK_Gen_Layout_2/VDD" "Non_Ovl_CLK_Gen_Layout_0/VDD"
merge "Non_Ovl_CLK_Gen_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/VDD"
merge "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_2/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_2/VDD"
merge "TG_Layout_1/VOUT" "TG_Layout_8/VOUT" -2353.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8372 -548 0 0 -313600 -11200 0 0 0 0
merge "TG_Layout_8/VOUT" "m1_254_n1605#"
merge "Non_Ovl_CLK_Gen_Layout_2/PH2" "TG_Layout_4/CLK" -3459.24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6752 -568 -223280 -8016 -427176 -15298 0 0 0 0
merge "TG_Layout_4/CLK" "m1_n843_681#"
merge "m1_n843_681#" "TG_Layout_11/CLK"
merge "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_1/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inverter_Layout_1/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "TG_Layout_4/VOUT" "TG_Layout_9/VOUT" -2837.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8372 -548 0 0 -313600 -11200 0 0 0 0
merge "TG_Layout_9/VOUT" "m1_254_n4535#"
merge "Non_Ovl_CLK_Gen_Layout_1/PH1" "TG_Layout_7/CLK" -1359.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13780 -1056 0 0 0 0 0 0 0 0
merge "TG_Layout_7/CLK" "TG_Layout_5/CLK"
merge "TG_Layout_5/CLK" "TG_Layout_6/CLK"
merge "TG_Layout_6/CLK" "TG_Layout_8/CLK"
merge "TG_Layout_8/CLK" "m1_n749_2391#"
merge "Non_Ovl_CLK_Gen_Layout_0/PH2" "TG_Layout_13/CLK" -1952.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4820 -392 -45032 -1650 -214208 -7692 0 0 0 0
merge "TG_Layout_13/CLK" "m1_n6545_n5383#"
merge "TG_Layout_2/VOUT" "TG_Layout_7/VOUT" -193.432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6348 -460 0 0 0 0 0 0 0 0
merge "TG_Layout_7/VOUT" "m1_5391_1340#"
merge "TG_Layout_0/VOUT" "TG_Layout_4/VIN" -2313.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11638 -782 0 0 -313600 -11200 0 0 0 0
merge "TG_Layout_4/VIN" "m1_10572_n4627#"
merge "m1_10572_n4627#" "TG_Layout_5/VOUT"
merge "TG_Layout_5/VOUT" "m1_254_1325#"
merge "Non_Ovl_CLK_Gen_Layout_1/Inverter_Layout_0/VDD" "Non_Ovl_CLK_Gen_Layout_2/Inverter_Layout_0/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "TG_Layout_11/VOUT" "TG_Layout_10/VOUT" -192.148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6210 -454 0 0 0 0 0 0 0 0
merge "TG_Layout_10/VOUT" "m1_5393_n4520#"
merge "Non_Ovl_CLK_Gen_Layout_2/PH1" "TG_Layout_10/CLK" -1207.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8868 -660 -156800 -5600 0 0 0 0 0 0
merge "TG_Layout_10/CLK" "TG_Layout_9/CLK"
merge "TG_Layout_9/CLK" "m1_n743_n201#"
merge "Non_Ovl_CLK_Gen_Layout_2/Inv_16x_Layout_4/VDD" "Non_Ovl_CLK_Gen_Layout_0/Inv_16x_Layout_4/VDD" -348.771 -56442 -956 0 0 -25488 -852 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45808 -930 0 0 0 0 0 0 0 0
