-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_top_cnn is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    data_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    data_sink_0_empty_n : IN STD_LOGIC;
    data_sink_0_read : OUT STD_LOGIC;
    data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    data_sink_1_empty_n : IN STD_LOGIC;
    data_sink_1_read : OUT STD_LOGIC;
    data_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_sink_2_empty_n : IN STD_LOGIC;
    data_sink_2_read : OUT STD_LOGIC;
    data_source_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_source_0_full_n : IN STD_LOGIC;
    data_source_0_write : OUT STD_LOGIC;
    data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_source_1_full_n : IN STD_LOGIC;
    data_source_1_write : OUT STD_LOGIC;
    data_source_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_source_2_full_n : IN STD_LOGIC;
    data_source_2_write : OUT STD_LOGIC;
    weight_ctrls_in_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    weight_ctrls_in_empty_n : IN STD_LOGIC;
    weight_ctrls_in_read : OUT STD_LOGIC;
    ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl_image_size_empty_n : IN STD_LOGIC;
    ctrl_image_size_read : OUT STD_LOGIC;
    ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
    ctrl_row_size_pkg_read : OUT STD_LOGIC;
    ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_window_size_empty_n : IN STD_LOGIC;
    ctrl_window_size_read : OUT STD_LOGIC;
    ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_depth_empty_n : IN STD_LOGIC;
    ctrl_depth_read : OUT STD_LOGIC;
    ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stride_empty_n : IN STD_LOGIC;
    ctrl_stride_read : OUT STD_LOGIC;
    ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_replay_empty_n : IN STD_LOGIC;
    ctrl_replay_read : OUT STD_LOGIC;
    ctrl_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_channel_empty_n : IN STD_LOGIC;
    ctrl_channel_read : OUT STD_LOGIC;
    ctrl_row_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_N_empty_n : IN STD_LOGIC;
    ctrl_row_N_read : OUT STD_LOGIC );
end;


architecture behav of p_top_cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "p_top_cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.090750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=324,HLS_SYN_DSP=402,HLS_SYN_FF=19903,HLS_SYN_LUT=46917,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_ctrl_channel_read : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_dout_a_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_router_fu_1438_dout_a_0_write : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_dout_a_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_router_fu_1438_dout_a_1_write : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_dout_a_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_router_fu_1438_dout_a_2_write : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_dout_b_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_router_fu_1438_dout_b_0_write : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_dout_b_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_router_fu_1438_dout_b_1_write : STD_LOGIC;
    signal grp_p_sc_stream_router_fu_1438_dout_b_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_router_fu_1438_dout_b_2_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_ctrl_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_realign_v2_fu_1490_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_realign_v2_fu_1490_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_realign_v2_fu_1490_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_realign_v2_fu_1490_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_1_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_2_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_3_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_4_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_5_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_6_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_7_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_7_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_8_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_8_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_9_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_9_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_10_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_10_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_11_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_11_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_12_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_12_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_13_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_13_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_14_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_14_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_15_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_15_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_16_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_16_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_17_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_17_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_18_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_18_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_19_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_19_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_20_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_20_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_21_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_21_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_22_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_22_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fu_1514_dout_23_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fu_1514_dout_23_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_din_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_3_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_4_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_5_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_6_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_7_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_7_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_2_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_din_0_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_din_1_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_din_2_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_1798_dout_0_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_1798_dout_1_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_1798_dout_2_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_ctrl_image_size_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_ctrl_row_size_pkg_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_ctrl_window_size_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_ctrl_depth_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_ctrl_stride_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_1798_ctrl_replay_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_1_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_2_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_3_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_4_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_5_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_6_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_7_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_7_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_8_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_8_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_9_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_9_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_10_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_10_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_11_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_11_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_12_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_12_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_13_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_13_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_14_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_14_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_15_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_15_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_16_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_16_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_17_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_17_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_18_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_18_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_19_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_19_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_20_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_20_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_21_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_21_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_22_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_22_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_23_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_23_write : STD_LOGIC;
    signal grp_p_PE_fu_2044_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2044_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2044_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2044_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2044_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2044_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2044_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2044_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2044_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2044_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2044_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2044_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2100_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2100_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2100_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2100_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2100_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2100_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2100_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2100_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2100_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2100_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2100_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2100_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2156_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2156_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2156_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2156_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2156_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2156_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2156_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2156_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2156_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2156_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2156_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2156_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2212_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2212_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2212_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2212_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2212_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2212_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2212_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2212_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2212_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2212_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2212_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2212_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2268_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2268_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2268_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2268_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2268_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2268_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2268_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2268_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2268_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2268_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2268_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2268_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2324_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2324_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2324_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2324_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2324_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2324_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2324_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2324_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2324_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2324_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2324_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2324_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2380_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2380_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2380_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2380_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2380_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2380_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2380_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2380_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2380_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2380_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2380_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2380_dout_2_write : STD_LOGIC;
    signal grp_p_PE_fu_2436_Win_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2436_Win_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2436_Win_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2436_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_fu_2436_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_fu_2436_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_fu_2436_dout_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_fu_2436_dout_0_write : STD_LOGIC;
    signal grp_p_PE_fu_2436_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_fu_2436_dout_1_write : STD_LOGIC;
    signal grp_p_PE_fu_2436_dout_2_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_fu_2436_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_3_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_4_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_5_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_6_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_7_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_8_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_9_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_10_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_11_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_12_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_13_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_14_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_15_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_16_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_17_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_18_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_19_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_20_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_21_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_22_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_din_23_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_dout_0_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_p_sc_stream_merge_raw_fu_2492_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_merge_raw_fu_2492_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_2492_dout_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_merge_raw_fu_2492_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_last_fix_fu_2578_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_last_fix_fu_2578_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_last_fix_fu_2578_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_last_fix_fu_2578_dout_0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_p_sc_stream_last_fix_fu_2578_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_last_fix_fu_2578_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_last_fix_fu_2578_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_last_fix_fu_2578_dout_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_p_sc_stream_last_fix_fu_2578_dout_2_write : STD_LOGIC;
    signal sc_fifo_chn_3_full_n : STD_LOGIC;
    signal sc_fifo_chn_4_full_n : STD_LOGIC;
    signal sc_fifo_chn_5_full_n : STD_LOGIC;
    signal sc_fifo_chn_3_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5_empty_n : STD_LOGIC;
    signal sc_fifo_chn_312_full_n : STD_LOGIC;
    signal sc_fifo_chn_413_full_n : STD_LOGIC;
    signal sc_fifo_chn_514_full_n : STD_LOGIC;
    signal sc_fifo_chn_315_full_n : STD_LOGIC;
    signal sc_fifo_chn_416_full_n : STD_LOGIC;
    signal sc_fifo_chn_517_full_n : STD_LOGIC;
    signal sc_fifo_chn_312_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_312_empty_n : STD_LOGIC;
    signal sc_fifo_chn_413_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_413_empty_n : STD_LOGIC;
    signal sc_fifo_chn_514_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_514_empty_n : STD_LOGIC;
    signal sc_fifo_chn_318_full_n : STD_LOGIC;
    signal sc_fifo_chn_419_full_n : STD_LOGIC;
    signal sc_fifo_chn_520_full_n : STD_LOGIC;
    signal sc_fifo_chn_318_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_318_empty_n : STD_LOGIC;
    signal sc_fifo_chn_419_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_419_empty_n : STD_LOGIC;
    signal sc_fifo_chn_520_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_520_empty_n : STD_LOGIC;
    signal sc_fifo_chn_321_full_n : STD_LOGIC;
    signal sc_fifo_chn_422_full_n : STD_LOGIC;
    signal sc_fifo_chn_523_full_n : STD_LOGIC;
    signal sc_fifo_chn_321_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_321_empty_n : STD_LOGIC;
    signal sc_fifo_chn_422_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_422_empty_n : STD_LOGIC;
    signal sc_fifo_chn_523_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_523_empty_n : STD_LOGIC;
    signal sc_fifo_chn_345_full_n : STD_LOGIC;
    signal sc_fifo_chn_446_full_n : STD_LOGIC;
    signal sc_fifo_chn_547_full_n : STD_LOGIC;
    signal sc_fifo_chn_154_full_n : STD_LOGIC;
    signal sc_fifo_chn_345_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_345_empty_n : STD_LOGIC;
    signal sc_fifo_chn_446_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_446_empty_n : STD_LOGIC;
    signal sc_fifo_chn_547_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_547_empty_n : STD_LOGIC;
    signal sc_fifo_chn_154_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_154_empty_n : STD_LOGIC;
    signal sc_fifo_chn_384_full_n : STD_LOGIC;
    signal sc_fifo_chn_485_full_n : STD_LOGIC;
    signal sc_fifo_chn_586_full_n : STD_LOGIC;
    signal sc_fifo_chn_3120_full_n : STD_LOGIC;
    signal sc_fifo_chn_4121_full_n : STD_LOGIC;
    signal sc_fifo_chn_5122_full_n : STD_LOGIC;
    signal sc_fifo_chn_384_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_384_empty_n : STD_LOGIC;
    signal sc_fifo_chn_485_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_485_empty_n : STD_LOGIC;
    signal sc_fifo_chn_586_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_586_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3120_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3120_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4121_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4121_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5122_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5122_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3152_full_n : STD_LOGIC;
    signal sc_fifo_chn_4153_full_n : STD_LOGIC;
    signal sc_fifo_chn_5154_full_n : STD_LOGIC;
    signal sc_fifo_chn_3152_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3152_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4153_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4153_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5154_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5154_empty_n : STD_LOGIC;
    signal sc_fifo_chn_342_full_n : STD_LOGIC;
    signal sc_fifo_chn_443_full_n : STD_LOGIC;
    signal sc_fifo_chn_544_full_n : STD_LOGIC;
    signal sc_fifo_chn_153_full_n : STD_LOGIC;
    signal sc_fifo_chn_342_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_342_empty_n : STD_LOGIC;
    signal sc_fifo_chn_443_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_443_empty_n : STD_LOGIC;
    signal sc_fifo_chn_544_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_544_empty_n : STD_LOGIC;
    signal sc_fifo_chn_153_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_153_empty_n : STD_LOGIC;
    signal sc_fifo_chn_380_full_n : STD_LOGIC;
    signal sc_fifo_chn_481_full_n : STD_LOGIC;
    signal sc_fifo_chn_582_full_n : STD_LOGIC;
    signal sc_fifo_chn_3116_full_n : STD_LOGIC;
    signal sc_fifo_chn_4117_full_n : STD_LOGIC;
    signal sc_fifo_chn_5118_full_n : STD_LOGIC;
    signal sc_fifo_chn_380_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_380_empty_n : STD_LOGIC;
    signal sc_fifo_chn_481_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_481_empty_n : STD_LOGIC;
    signal sc_fifo_chn_582_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_582_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3116_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3116_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4117_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4117_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5118_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5118_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3148_full_n : STD_LOGIC;
    signal sc_fifo_chn_4149_full_n : STD_LOGIC;
    signal sc_fifo_chn_5150_full_n : STD_LOGIC;
    signal sc_fifo_chn_3148_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3148_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4149_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4149_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5150_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5150_empty_n : STD_LOGIC;
    signal sc_fifo_chn_339_full_n : STD_LOGIC;
    signal sc_fifo_chn_440_full_n : STD_LOGIC;
    signal sc_fifo_chn_541_full_n : STD_LOGIC;
    signal sc_fifo_chn_152_full_n : STD_LOGIC;
    signal sc_fifo_chn_339_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_339_empty_n : STD_LOGIC;
    signal sc_fifo_chn_440_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_440_empty_n : STD_LOGIC;
    signal sc_fifo_chn_541_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_541_empty_n : STD_LOGIC;
    signal sc_fifo_chn_152_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_152_empty_n : STD_LOGIC;
    signal sc_fifo_chn_376_full_n : STD_LOGIC;
    signal sc_fifo_chn_477_full_n : STD_LOGIC;
    signal sc_fifo_chn_578_full_n : STD_LOGIC;
    signal sc_fifo_chn_3112_full_n : STD_LOGIC;
    signal sc_fifo_chn_4113_full_n : STD_LOGIC;
    signal sc_fifo_chn_5114_full_n : STD_LOGIC;
    signal sc_fifo_chn_376_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_376_empty_n : STD_LOGIC;
    signal sc_fifo_chn_477_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_477_empty_n : STD_LOGIC;
    signal sc_fifo_chn_578_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_578_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3112_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3112_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4113_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4113_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5114_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5114_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3144_full_n : STD_LOGIC;
    signal sc_fifo_chn_4145_full_n : STD_LOGIC;
    signal sc_fifo_chn_5146_full_n : STD_LOGIC;
    signal sc_fifo_chn_3144_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3144_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4145_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4145_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5146_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5146_empty_n : STD_LOGIC;
    signal sc_fifo_chn_336_full_n : STD_LOGIC;
    signal sc_fifo_chn_437_full_n : STD_LOGIC;
    signal sc_fifo_chn_538_full_n : STD_LOGIC;
    signal sc_fifo_chn_151_full_n : STD_LOGIC;
    signal sc_fifo_chn_336_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_336_empty_n : STD_LOGIC;
    signal sc_fifo_chn_437_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_437_empty_n : STD_LOGIC;
    signal sc_fifo_chn_538_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_538_empty_n : STD_LOGIC;
    signal sc_fifo_chn_151_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_151_empty_n : STD_LOGIC;
    signal sc_fifo_chn_372_full_n : STD_LOGIC;
    signal sc_fifo_chn_473_full_n : STD_LOGIC;
    signal sc_fifo_chn_574_full_n : STD_LOGIC;
    signal sc_fifo_chn_3108_full_n : STD_LOGIC;
    signal sc_fifo_chn_4109_full_n : STD_LOGIC;
    signal sc_fifo_chn_5110_full_n : STD_LOGIC;
    signal sc_fifo_chn_372_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_372_empty_n : STD_LOGIC;
    signal sc_fifo_chn_473_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_473_empty_n : STD_LOGIC;
    signal sc_fifo_chn_574_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_574_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3108_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3108_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4109_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4109_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5110_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5110_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3140_full_n : STD_LOGIC;
    signal sc_fifo_chn_4141_full_n : STD_LOGIC;
    signal sc_fifo_chn_5142_full_n : STD_LOGIC;
    signal sc_fifo_chn_3140_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3140_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4141_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4141_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5142_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5142_empty_n : STD_LOGIC;
    signal sc_fifo_chn_333_full_n : STD_LOGIC;
    signal sc_fifo_chn_434_full_n : STD_LOGIC;
    signal sc_fifo_chn_535_full_n : STD_LOGIC;
    signal sc_fifo_chn_150_full_n : STD_LOGIC;
    signal sc_fifo_chn_333_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_333_empty_n : STD_LOGIC;
    signal sc_fifo_chn_434_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_434_empty_n : STD_LOGIC;
    signal sc_fifo_chn_535_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_535_empty_n : STD_LOGIC;
    signal sc_fifo_chn_150_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_150_empty_n : STD_LOGIC;
    signal sc_fifo_chn_368_full_n : STD_LOGIC;
    signal sc_fifo_chn_469_full_n : STD_LOGIC;
    signal sc_fifo_chn_570_full_n : STD_LOGIC;
    signal sc_fifo_chn_3104_full_n : STD_LOGIC;
    signal sc_fifo_chn_4105_full_n : STD_LOGIC;
    signal sc_fifo_chn_5106_full_n : STD_LOGIC;
    signal sc_fifo_chn_368_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_368_empty_n : STD_LOGIC;
    signal sc_fifo_chn_469_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_469_empty_n : STD_LOGIC;
    signal sc_fifo_chn_570_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_570_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3104_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3104_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4105_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4105_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5106_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5106_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3136_full_n : STD_LOGIC;
    signal sc_fifo_chn_4137_full_n : STD_LOGIC;
    signal sc_fifo_chn_5138_full_n : STD_LOGIC;
    signal sc_fifo_chn_3136_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3136_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4137_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4137_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5138_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5138_empty_n : STD_LOGIC;
    signal sc_fifo_chn_330_full_n : STD_LOGIC;
    signal sc_fifo_chn_431_full_n : STD_LOGIC;
    signal sc_fifo_chn_532_full_n : STD_LOGIC;
    signal sc_fifo_chn_149_full_n : STD_LOGIC;
    signal sc_fifo_chn_330_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_330_empty_n : STD_LOGIC;
    signal sc_fifo_chn_431_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_431_empty_n : STD_LOGIC;
    signal sc_fifo_chn_532_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_532_empty_n : STD_LOGIC;
    signal sc_fifo_chn_149_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_149_empty_n : STD_LOGIC;
    signal sc_fifo_chn_364_full_n : STD_LOGIC;
    signal sc_fifo_chn_465_full_n : STD_LOGIC;
    signal sc_fifo_chn_566_full_n : STD_LOGIC;
    signal sc_fifo_chn_3100_full_n : STD_LOGIC;
    signal sc_fifo_chn_4101_full_n : STD_LOGIC;
    signal sc_fifo_chn_5102_full_n : STD_LOGIC;
    signal sc_fifo_chn_364_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_364_empty_n : STD_LOGIC;
    signal sc_fifo_chn_465_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_465_empty_n : STD_LOGIC;
    signal sc_fifo_chn_566_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_566_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3100_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3100_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4101_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4101_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5102_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5102_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3132_full_n : STD_LOGIC;
    signal sc_fifo_chn_4133_full_n : STD_LOGIC;
    signal sc_fifo_chn_5134_full_n : STD_LOGIC;
    signal sc_fifo_chn_3132_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3132_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4133_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4133_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5134_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5134_empty_n : STD_LOGIC;
    signal sc_fifo_chn_327_full_n : STD_LOGIC;
    signal sc_fifo_chn_428_full_n : STD_LOGIC;
    signal sc_fifo_chn_529_full_n : STD_LOGIC;
    signal sc_fifo_chn_148_full_n : STD_LOGIC;
    signal sc_fifo_chn_327_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_327_empty_n : STD_LOGIC;
    signal sc_fifo_chn_428_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_428_empty_n : STD_LOGIC;
    signal sc_fifo_chn_529_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_529_empty_n : STD_LOGIC;
    signal sc_fifo_chn_148_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_148_empty_n : STD_LOGIC;
    signal sc_fifo_chn_360_full_n : STD_LOGIC;
    signal sc_fifo_chn_461_full_n : STD_LOGIC;
    signal sc_fifo_chn_562_full_n : STD_LOGIC;
    signal sc_fifo_chn_396_full_n : STD_LOGIC;
    signal sc_fifo_chn_497_full_n : STD_LOGIC;
    signal sc_fifo_chn_598_full_n : STD_LOGIC;
    signal sc_fifo_chn_360_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_360_empty_n : STD_LOGIC;
    signal sc_fifo_chn_461_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_461_empty_n : STD_LOGIC;
    signal sc_fifo_chn_562_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_562_empty_n : STD_LOGIC;
    signal sc_fifo_chn_396_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_396_empty_n : STD_LOGIC;
    signal sc_fifo_chn_497_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_497_empty_n : STD_LOGIC;
    signal sc_fifo_chn_598_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_598_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3128_full_n : STD_LOGIC;
    signal sc_fifo_chn_4129_full_n : STD_LOGIC;
    signal sc_fifo_chn_5130_full_n : STD_LOGIC;
    signal sc_fifo_chn_3128_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3128_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4129_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4129_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5130_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5130_empty_n : STD_LOGIC;
    signal sc_fifo_chn_324_full_n : STD_LOGIC;
    signal sc_fifo_chn_425_full_n : STD_LOGIC;
    signal sc_fifo_chn_526_full_n : STD_LOGIC;
    signal sc_fifo_chn_1_full_n : STD_LOGIC;
    signal sc_fifo_chn_324_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_324_empty_n : STD_LOGIC;
    signal sc_fifo_chn_425_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_425_empty_n : STD_LOGIC;
    signal sc_fifo_chn_526_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_526_empty_n : STD_LOGIC;
    signal sc_fifo_chn_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_1_empty_n : STD_LOGIC;
    signal sc_fifo_chn_356_full_n : STD_LOGIC;
    signal sc_fifo_chn_457_full_n : STD_LOGIC;
    signal sc_fifo_chn_558_full_n : STD_LOGIC;
    signal sc_fifo_chn_392_full_n : STD_LOGIC;
    signal sc_fifo_chn_493_full_n : STD_LOGIC;
    signal sc_fifo_chn_594_full_n : STD_LOGIC;
    signal sc_fifo_chn_356_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_356_empty_n : STD_LOGIC;
    signal sc_fifo_chn_457_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_457_empty_n : STD_LOGIC;
    signal sc_fifo_chn_558_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_558_empty_n : STD_LOGIC;
    signal sc_fifo_chn_392_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_392_empty_n : STD_LOGIC;
    signal sc_fifo_chn_493_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_493_empty_n : STD_LOGIC;
    signal sc_fifo_chn_594_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_594_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3124_full_n : STD_LOGIC;
    signal sc_fifo_chn_4125_full_n : STD_LOGIC;
    signal sc_fifo_chn_5126_full_n : STD_LOGIC;
    signal sc_fifo_chn_3124_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3124_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4125_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4125_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5126_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5126_empty_n : STD_LOGIC;
    signal sc_fifo_chn_315_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_315_empty_n : STD_LOGIC;
    signal sc_fifo_chn_416_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_416_empty_n : STD_LOGIC;
    signal sc_fifo_chn_517_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_517_empty_n : STD_LOGIC;
    signal sc_fifo_chn_388_full_n : STD_LOGIC;
    signal sc_fifo_chn_489_full_n : STD_LOGIC;
    signal sc_fifo_chn_590_full_n : STD_LOGIC;
    signal sc_fifo_chn_388_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_388_empty_n : STD_LOGIC;
    signal sc_fifo_chn_489_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_489_empty_n : STD_LOGIC;
    signal sc_fifo_chn_590_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_590_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3156_full_n : STD_LOGIC;
    signal sc_fifo_chn_4157_full_n : STD_LOGIC;
    signal sc_fifo_chn_5158_full_n : STD_LOGIC;
    signal sc_fifo_chn_3156_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal sc_fifo_chn_3156_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4157_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4157_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5158_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_5158_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3160_full_n : STD_LOGIC;
    signal sc_fifo_chn_4161_full_n : STD_LOGIC;
    signal sc_fifo_chn_5162_full_n : STD_LOGIC;
    signal sc_fifo_chn_3160_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal sc_fifo_chn_3160_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4161_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4161_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5162_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal sc_fifo_chn_5162_empty_n : STD_LOGIC;

    component p_sc_stream_resize_up_inst_1 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_router IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        ctrl_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_channel_empty_n : IN STD_LOGIC;
        ctrl_channel_read : OUT STD_LOGIC;
        dout_a_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_a_0_full_n : IN STD_LOGIC;
        dout_a_0_write : OUT STD_LOGIC;
        dout_a_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_a_1_full_n : IN STD_LOGIC;
        dout_a_1_write : OUT STD_LOGIC;
        dout_a_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_a_2_full_n : IN STD_LOGIC;
        dout_a_2_write : OUT STD_LOGIC;
        dout_b_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_b_0_full_n : IN STD_LOGIC;
        dout_b_0_write : OUT STD_LOGIC;
        dout_b_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_b_1_full_n : IN STD_LOGIC;
        dout_b_1_write : OUT STD_LOGIC;
        dout_b_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_b_2_full_n : IN STD_LOGIC;
        dout_b_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_resize_up_inst_3 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_realign_v2 IS
    port (
        ctrl_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_empty_n : IN STD_LOGIC;
        ctrl_read : OUT STD_LOGIC;
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        dout_8_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_8_full_n : IN STD_LOGIC;
        dout_8_write : OUT STD_LOGIC;
        dout_9_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_9_full_n : IN STD_LOGIC;
        dout_9_write : OUT STD_LOGIC;
        dout_10_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_10_full_n : IN STD_LOGIC;
        dout_10_write : OUT STD_LOGIC;
        dout_11_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_11_full_n : IN STD_LOGIC;
        dout_11_write : OUT STD_LOGIC;
        dout_12_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_12_full_n : IN STD_LOGIC;
        dout_12_write : OUT STD_LOGIC;
        dout_13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_13_full_n : IN STD_LOGIC;
        dout_13_write : OUT STD_LOGIC;
        dout_14_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_14_full_n : IN STD_LOGIC;
        dout_14_write : OUT STD_LOGIC;
        dout_15_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_15_full_n : IN STD_LOGIC;
        dout_15_write : OUT STD_LOGIC;
        dout_16_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_16_full_n : IN STD_LOGIC;
        dout_16_write : OUT STD_LOGIC;
        dout_17_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_17_full_n : IN STD_LOGIC;
        dout_17_write : OUT STD_LOGIC;
        dout_18_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_18_full_n : IN STD_LOGIC;
        dout_18_write : OUT STD_LOGIC;
        dout_19_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_19_full_n : IN STD_LOGIC;
        dout_19_write : OUT STD_LOGIC;
        dout_20_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_20_full_n : IN STD_LOGIC;
        dout_20_write : OUT STD_LOGIC;
        dout_21_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_21_full_n : IN STD_LOGIC;
        dout_21_write : OUT STD_LOGIC;
        dout_22_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_22_full_n : IN STD_LOGIC;
        dout_22_write : OUT STD_LOGIC;
        dout_23_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_23_full_n : IN STD_LOGIC;
        dout_23_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter_cloneinst_1 IS
    port (
        din_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_empty_n : IN STD_LOGIC;
        din_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_buffer_not_stream_while_write IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        ctrls_in_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrls_in_empty_n : IN STD_LOGIC;
        ctrls_in_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_data_buffer_TWO_D IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl_image_size_empty_n : IN STD_LOGIC;
        ctrl_image_size_read : OUT STD_LOGIC;
        ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
        ctrl_row_size_pkg_read : OUT STD_LOGIC;
        ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_window_size_empty_n : IN STD_LOGIC;
        ctrl_window_size_read : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stride_empty_n : IN STD_LOGIC;
        ctrl_stride_read : OUT STD_LOGIC;
        ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_replay_empty_n : IN STD_LOGIC;
        ctrl_replay_read : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter_cloneinst_2 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        dout_8_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_8_full_n : IN STD_LOGIC;
        dout_8_write : OUT STD_LOGIC;
        dout_9_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_9_full_n : IN STD_LOGIC;
        dout_9_write : OUT STD_LOGIC;
        dout_10_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_10_full_n : IN STD_LOGIC;
        dout_10_write : OUT STD_LOGIC;
        dout_11_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_11_full_n : IN STD_LOGIC;
        dout_11_write : OUT STD_LOGIC;
        dout_12_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_12_full_n : IN STD_LOGIC;
        dout_12_write : OUT STD_LOGIC;
        dout_13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_13_full_n : IN STD_LOGIC;
        dout_13_write : OUT STD_LOGIC;
        dout_14_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_14_full_n : IN STD_LOGIC;
        dout_14_write : OUT STD_LOGIC;
        dout_15_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_15_full_n : IN STD_LOGIC;
        dout_15_write : OUT STD_LOGIC;
        dout_16_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_16_full_n : IN STD_LOGIC;
        dout_16_write : OUT STD_LOGIC;
        dout_17_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_17_full_n : IN STD_LOGIC;
        dout_17_write : OUT STD_LOGIC;
        dout_18_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_18_full_n : IN STD_LOGIC;
        dout_18_write : OUT STD_LOGIC;
        dout_19_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_19_full_n : IN STD_LOGIC;
        dout_19_write : OUT STD_LOGIC;
        dout_20_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_20_full_n : IN STD_LOGIC;
        dout_20_write : OUT STD_LOGIC;
        dout_21_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_21_full_n : IN STD_LOGIC;
        dout_21_write : OUT STD_LOGIC;
        dout_22_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_22_full_n : IN STD_LOGIC;
        dout_22_write : OUT STD_LOGIC;
        dout_23_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_23_full_n : IN STD_LOGIC;
        dout_23_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_PE IS
    port (
        Win_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        Win_0_empty_n : IN STD_LOGIC;
        Win_0_read : OUT STD_LOGIC;
        Win_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        Win_1_empty_n : IN STD_LOGIC;
        Win_1_read : OUT STD_LOGIC;
        Win_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        Win_2_empty_n : IN STD_LOGIC;
        Win_2_read : OUT STD_LOGIC;
        Xin_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        Xin_0_empty_n : IN STD_LOGIC;
        Xin_0_read : OUT STD_LOGIC;
        Xin_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        Xin_1_empty_n : IN STD_LOGIC;
        Xin_1_read : OUT STD_LOGIC;
        Xin_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        Xin_2_empty_n : IN STD_LOGIC;
        Xin_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_sc_stream_merge_raw IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        din_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_3_empty_n : IN STD_LOGIC;
        din_3_read : OUT STD_LOGIC;
        din_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_4_empty_n : IN STD_LOGIC;
        din_4_read : OUT STD_LOGIC;
        din_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_5_empty_n : IN STD_LOGIC;
        din_5_read : OUT STD_LOGIC;
        din_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_6_empty_n : IN STD_LOGIC;
        din_6_read : OUT STD_LOGIC;
        din_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_7_empty_n : IN STD_LOGIC;
        din_7_read : OUT STD_LOGIC;
        din_8_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_8_empty_n : IN STD_LOGIC;
        din_8_read : OUT STD_LOGIC;
        din_9_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_9_empty_n : IN STD_LOGIC;
        din_9_read : OUT STD_LOGIC;
        din_10_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_10_empty_n : IN STD_LOGIC;
        din_10_read : OUT STD_LOGIC;
        din_11_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_11_empty_n : IN STD_LOGIC;
        din_11_read : OUT STD_LOGIC;
        din_12_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_12_empty_n : IN STD_LOGIC;
        din_12_read : OUT STD_LOGIC;
        din_13_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_13_empty_n : IN STD_LOGIC;
        din_13_read : OUT STD_LOGIC;
        din_14_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_14_empty_n : IN STD_LOGIC;
        din_14_read : OUT STD_LOGIC;
        din_15_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_15_empty_n : IN STD_LOGIC;
        din_15_read : OUT STD_LOGIC;
        din_16_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_16_empty_n : IN STD_LOGIC;
        din_16_read : OUT STD_LOGIC;
        din_17_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_17_empty_n : IN STD_LOGIC;
        din_17_read : OUT STD_LOGIC;
        din_18_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_18_empty_n : IN STD_LOGIC;
        din_18_read : OUT STD_LOGIC;
        din_19_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_19_empty_n : IN STD_LOGIC;
        din_19_read : OUT STD_LOGIC;
        din_20_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_20_empty_n : IN STD_LOGIC;
        din_20_read : OUT STD_LOGIC;
        din_21_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_21_empty_n : IN STD_LOGIC;
        din_21_read : OUT STD_LOGIC;
        din_22_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_22_empty_n : IN STD_LOGIC;
        din_22_read : OUT STD_LOGIC;
        din_23_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_23_empty_n : IN STD_LOGIC;
        din_23_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_resize_down_inst_2 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_last_fix IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component fifo_w128_d1_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w384_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w48_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w4_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w256_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_p_sc_stream_resize_up_inst_1_fu_1416 : component p_sc_stream_resize_up_inst_1
    port map (
        din_0_dout => data_sink_0_dout,
        din_0_empty_n => data_sink_0_empty_n,
        din_0_read => grp_p_sc_stream_resize_up_inst_1_fu_1416_din_0_read,
        din_1_dout => data_sink_1_dout,
        din_1_empty_n => data_sink_1_empty_n,
        din_1_read => grp_p_sc_stream_resize_up_inst_1_fu_1416_din_1_read,
        din_2_dout => data_sink_2_dout,
        din_2_empty_n => data_sink_2_empty_n,
        din_2_read => grp_p_sc_stream_resize_up_inst_1_fu_1416_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3_full_n,
        dout_0_write => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4_full_n,
        dout_1_write => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5_full_n,
        dout_2_write => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_router_fu_1438 : component p_sc_stream_router
    port map (
        din_0_dout => sc_fifo_chn_3_dout,
        din_0_empty_n => sc_fifo_chn_3_empty_n,
        din_0_read => grp_p_sc_stream_router_fu_1438_din_0_read,
        din_1_dout => sc_fifo_chn_4_dout,
        din_1_empty_n => sc_fifo_chn_4_empty_n,
        din_1_read => grp_p_sc_stream_router_fu_1438_din_1_read,
        din_2_dout => sc_fifo_chn_5_dout,
        din_2_empty_n => sc_fifo_chn_5_empty_n,
        din_2_read => grp_p_sc_stream_router_fu_1438_din_2_read,
        ctrl_channel_dout => ctrl_channel_dout,
        ctrl_channel_empty_n => ctrl_channel_empty_n,
        ctrl_channel_read => grp_p_sc_stream_router_fu_1438_ctrl_channel_read,
        dout_a_0_din => grp_p_sc_stream_router_fu_1438_dout_a_0_din,
        dout_a_0_full_n => sc_fifo_chn_312_full_n,
        dout_a_0_write => grp_p_sc_stream_router_fu_1438_dout_a_0_write,
        dout_a_1_din => grp_p_sc_stream_router_fu_1438_dout_a_1_din,
        dout_a_1_full_n => sc_fifo_chn_413_full_n,
        dout_a_1_write => grp_p_sc_stream_router_fu_1438_dout_a_1_write,
        dout_a_2_din => grp_p_sc_stream_router_fu_1438_dout_a_2_din,
        dout_a_2_full_n => sc_fifo_chn_514_full_n,
        dout_a_2_write => grp_p_sc_stream_router_fu_1438_dout_a_2_write,
        dout_b_0_din => grp_p_sc_stream_router_fu_1438_dout_b_0_din,
        dout_b_0_full_n => sc_fifo_chn_315_full_n,
        dout_b_0_write => grp_p_sc_stream_router_fu_1438_dout_b_0_write,
        dout_b_1_din => grp_p_sc_stream_router_fu_1438_dout_b_1_din,
        dout_b_1_full_n => sc_fifo_chn_416_full_n,
        dout_b_1_write => grp_p_sc_stream_router_fu_1438_dout_b_1_write,
        dout_b_2_din => grp_p_sc_stream_router_fu_1438_dout_b_2_din,
        dout_b_2_full_n => sc_fifo_chn_517_full_n,
        dout_b_2_write => grp_p_sc_stream_router_fu_1438_dout_b_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_resize_up_inst_3_fu_1468 : component p_sc_stream_resize_up_inst_3
    port map (
        din_0_dout => sc_fifo_chn_312_dout,
        din_0_empty_n => sc_fifo_chn_312_empty_n,
        din_0_read => grp_p_sc_stream_resize_up_inst_3_fu_1468_din_0_read,
        din_1_dout => sc_fifo_chn_413_dout,
        din_1_empty_n => sc_fifo_chn_413_empty_n,
        din_1_read => grp_p_sc_stream_resize_up_inst_3_fu_1468_din_1_read,
        din_2_dout => sc_fifo_chn_514_dout,
        din_2_empty_n => sc_fifo_chn_514_empty_n,
        din_2_read => grp_p_sc_stream_resize_up_inst_3_fu_1468_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_0_din,
        dout_0_full_n => sc_fifo_chn_318_full_n,
        dout_0_write => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_1_din,
        dout_1_full_n => sc_fifo_chn_419_full_n,
        dout_1_write => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_2_din,
        dout_2_full_n => sc_fifo_chn_520_full_n,
        dout_2_write => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_realign_v2_fu_1490 : component p_sc_stream_realign_v2
    port map (
        ctrl_dout => ctrl_row_N_dout,
        ctrl_empty_n => ctrl_row_N_empty_n,
        ctrl_read => grp_p_sc_stream_realign_v2_fu_1490_ctrl_read,
        din_0_dout => sc_fifo_chn_318_dout,
        din_0_empty_n => sc_fifo_chn_318_empty_n,
        din_0_read => grp_p_sc_stream_realign_v2_fu_1490_din_0_read,
        din_1_dout => sc_fifo_chn_419_dout,
        din_1_empty_n => sc_fifo_chn_419_empty_n,
        din_1_read => grp_p_sc_stream_realign_v2_fu_1490_din_1_read,
        din_2_dout => sc_fifo_chn_520_dout,
        din_2_empty_n => sc_fifo_chn_520_empty_n,
        din_2_read => grp_p_sc_stream_realign_v2_fu_1490_din_2_read,
        dout_0_din => grp_p_sc_stream_realign_v2_fu_1490_dout_0_din,
        dout_0_full_n => sc_fifo_chn_321_full_n,
        dout_0_write => grp_p_sc_stream_realign_v2_fu_1490_dout_0_write,
        dout_1_din => grp_p_sc_stream_realign_v2_fu_1490_dout_1_din,
        dout_1_full_n => sc_fifo_chn_422_full_n,
        dout_1_write => grp_p_sc_stream_realign_v2_fu_1490_dout_1_write,
        dout_2_din => grp_p_sc_stream_realign_v2_fu_1490_dout_2_din,
        dout_2_full_n => sc_fifo_chn_523_full_n,
        dout_2_write => grp_p_sc_stream_realign_v2_fu_1490_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_fu_1514 : component p_sc_stream_splitter
    port map (
        din_0_dout => sc_fifo_chn_321_dout,
        din_0_empty_n => sc_fifo_chn_321_empty_n,
        din_0_read => grp_p_sc_stream_splitter_fu_1514_din_0_read,
        din_1_dout => sc_fifo_chn_422_dout,
        din_1_empty_n => sc_fifo_chn_422_empty_n,
        din_1_read => grp_p_sc_stream_splitter_fu_1514_din_1_read,
        din_2_dout => sc_fifo_chn_523_dout,
        din_2_empty_n => sc_fifo_chn_523_empty_n,
        din_2_read => grp_p_sc_stream_splitter_fu_1514_din_2_read,
        dout_0_din => grp_p_sc_stream_splitter_fu_1514_dout_0_din,
        dout_0_full_n => sc_fifo_chn_324_full_n,
        dout_0_write => grp_p_sc_stream_splitter_fu_1514_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_fu_1514_dout_1_din,
        dout_1_full_n => sc_fifo_chn_327_full_n,
        dout_1_write => grp_p_sc_stream_splitter_fu_1514_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_fu_1514_dout_2_din,
        dout_2_full_n => sc_fifo_chn_330_full_n,
        dout_2_write => grp_p_sc_stream_splitter_fu_1514_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_fu_1514_dout_3_din,
        dout_3_full_n => sc_fifo_chn_333_full_n,
        dout_3_write => grp_p_sc_stream_splitter_fu_1514_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_fu_1514_dout_4_din,
        dout_4_full_n => sc_fifo_chn_336_full_n,
        dout_4_write => grp_p_sc_stream_splitter_fu_1514_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_fu_1514_dout_5_din,
        dout_5_full_n => sc_fifo_chn_339_full_n,
        dout_5_write => grp_p_sc_stream_splitter_fu_1514_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_fu_1514_dout_6_din,
        dout_6_full_n => sc_fifo_chn_342_full_n,
        dout_6_write => grp_p_sc_stream_splitter_fu_1514_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_fu_1514_dout_7_din,
        dout_7_full_n => sc_fifo_chn_345_full_n,
        dout_7_write => grp_p_sc_stream_splitter_fu_1514_dout_7_write,
        dout_8_din => grp_p_sc_stream_splitter_fu_1514_dout_8_din,
        dout_8_full_n => sc_fifo_chn_425_full_n,
        dout_8_write => grp_p_sc_stream_splitter_fu_1514_dout_8_write,
        dout_9_din => grp_p_sc_stream_splitter_fu_1514_dout_9_din,
        dout_9_full_n => sc_fifo_chn_428_full_n,
        dout_9_write => grp_p_sc_stream_splitter_fu_1514_dout_9_write,
        dout_10_din => grp_p_sc_stream_splitter_fu_1514_dout_10_din,
        dout_10_full_n => sc_fifo_chn_431_full_n,
        dout_10_write => grp_p_sc_stream_splitter_fu_1514_dout_10_write,
        dout_11_din => grp_p_sc_stream_splitter_fu_1514_dout_11_din,
        dout_11_full_n => sc_fifo_chn_434_full_n,
        dout_11_write => grp_p_sc_stream_splitter_fu_1514_dout_11_write,
        dout_12_din => grp_p_sc_stream_splitter_fu_1514_dout_12_din,
        dout_12_full_n => sc_fifo_chn_437_full_n,
        dout_12_write => grp_p_sc_stream_splitter_fu_1514_dout_12_write,
        dout_13_din => grp_p_sc_stream_splitter_fu_1514_dout_13_din,
        dout_13_full_n => sc_fifo_chn_440_full_n,
        dout_13_write => grp_p_sc_stream_splitter_fu_1514_dout_13_write,
        dout_14_din => grp_p_sc_stream_splitter_fu_1514_dout_14_din,
        dout_14_full_n => sc_fifo_chn_443_full_n,
        dout_14_write => grp_p_sc_stream_splitter_fu_1514_dout_14_write,
        dout_15_din => grp_p_sc_stream_splitter_fu_1514_dout_15_din,
        dout_15_full_n => sc_fifo_chn_446_full_n,
        dout_15_write => grp_p_sc_stream_splitter_fu_1514_dout_15_write,
        dout_16_din => grp_p_sc_stream_splitter_fu_1514_dout_16_din,
        dout_16_full_n => sc_fifo_chn_526_full_n,
        dout_16_write => grp_p_sc_stream_splitter_fu_1514_dout_16_write,
        dout_17_din => grp_p_sc_stream_splitter_fu_1514_dout_17_din,
        dout_17_full_n => sc_fifo_chn_529_full_n,
        dout_17_write => grp_p_sc_stream_splitter_fu_1514_dout_17_write,
        dout_18_din => grp_p_sc_stream_splitter_fu_1514_dout_18_din,
        dout_18_full_n => sc_fifo_chn_532_full_n,
        dout_18_write => grp_p_sc_stream_splitter_fu_1514_dout_18_write,
        dout_19_din => grp_p_sc_stream_splitter_fu_1514_dout_19_din,
        dout_19_full_n => sc_fifo_chn_535_full_n,
        dout_19_write => grp_p_sc_stream_splitter_fu_1514_dout_19_write,
        dout_20_din => grp_p_sc_stream_splitter_fu_1514_dout_20_din,
        dout_20_full_n => sc_fifo_chn_538_full_n,
        dout_20_write => grp_p_sc_stream_splitter_fu_1514_dout_20_write,
        dout_21_din => grp_p_sc_stream_splitter_fu_1514_dout_21_din,
        dout_21_full_n => sc_fifo_chn_541_full_n,
        dout_21_write => grp_p_sc_stream_splitter_fu_1514_dout_21_write,
        dout_22_din => grp_p_sc_stream_splitter_fu_1514_dout_22_din,
        dout_22_full_n => sc_fifo_chn_544_full_n,
        dout_22_write => grp_p_sc_stream_splitter_fu_1514_dout_22_write,
        dout_23_din => grp_p_sc_stream_splitter_fu_1514_dout_23_din,
        dout_23_full_n => sc_fifo_chn_547_full_n,
        dout_23_write => grp_p_sc_stream_splitter_fu_1514_dout_23_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_cloneinst_1_fu_1578 : component p_sc_stream_splitter_cloneinst_1
    port map (
        din_dout => weight_ctrls_in_dout,
        din_empty_n => weight_ctrls_in_empty_n,
        din_read => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_din_read,
        dout_0_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_0_din,
        dout_0_full_n => sc_fifo_chn_1_full_n,
        dout_0_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_1_din,
        dout_1_full_n => sc_fifo_chn_148_full_n,
        dout_1_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_2_din,
        dout_2_full_n => sc_fifo_chn_149_full_n,
        dout_2_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_3_din,
        dout_3_full_n => sc_fifo_chn_150_full_n,
        dout_3_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_4_din,
        dout_4_full_n => sc_fifo_chn_151_full_n,
        dout_4_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_5_din,
        dout_5_full_n => sc_fifo_chn_152_full_n,
        dout_5_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_6_din,
        dout_6_full_n => sc_fifo_chn_153_full_n,
        dout_6_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_7_din,
        dout_7_full_n => sc_fifo_chn_154_full_n,
        dout_7_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_7_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1606 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_324_dout,
        din_0_empty_n => sc_fifo_chn_324_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_0_read,
        din_1_dout => sc_fifo_chn_425_dout,
        din_1_empty_n => sc_fifo_chn_425_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_1_read,
        din_2_dout => sc_fifo_chn_526_dout,
        din_2_empty_n => sc_fifo_chn_526_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_2_read,
        ctrls_in_dout => sc_fifo_chn_1_dout,
        ctrls_in_empty_n => sc_fifo_chn_1_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_0_din,
        dout_0_full_n => sc_fifo_chn_356_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_1_din,
        dout_1_full_n => sc_fifo_chn_457_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_2_din,
        dout_2_full_n => sc_fifo_chn_558_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1630 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_327_dout,
        din_0_empty_n => sc_fifo_chn_327_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_0_read,
        din_1_dout => sc_fifo_chn_428_dout,
        din_1_empty_n => sc_fifo_chn_428_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_1_read,
        din_2_dout => sc_fifo_chn_529_dout,
        din_2_empty_n => sc_fifo_chn_529_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_2_read,
        ctrls_in_dout => sc_fifo_chn_148_dout,
        ctrls_in_empty_n => sc_fifo_chn_148_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_0_din,
        dout_0_full_n => sc_fifo_chn_360_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_1_din,
        dout_1_full_n => sc_fifo_chn_461_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_2_din,
        dout_2_full_n => sc_fifo_chn_562_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1654 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_330_dout,
        din_0_empty_n => sc_fifo_chn_330_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_0_read,
        din_1_dout => sc_fifo_chn_431_dout,
        din_1_empty_n => sc_fifo_chn_431_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_1_read,
        din_2_dout => sc_fifo_chn_532_dout,
        din_2_empty_n => sc_fifo_chn_532_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_2_read,
        ctrls_in_dout => sc_fifo_chn_149_dout,
        ctrls_in_empty_n => sc_fifo_chn_149_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_0_din,
        dout_0_full_n => sc_fifo_chn_364_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_1_din,
        dout_1_full_n => sc_fifo_chn_465_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_2_din,
        dout_2_full_n => sc_fifo_chn_566_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1678 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_333_dout,
        din_0_empty_n => sc_fifo_chn_333_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_0_read,
        din_1_dout => sc_fifo_chn_434_dout,
        din_1_empty_n => sc_fifo_chn_434_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_1_read,
        din_2_dout => sc_fifo_chn_535_dout,
        din_2_empty_n => sc_fifo_chn_535_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_2_read,
        ctrls_in_dout => sc_fifo_chn_150_dout,
        ctrls_in_empty_n => sc_fifo_chn_150_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_0_din,
        dout_0_full_n => sc_fifo_chn_368_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_1_din,
        dout_1_full_n => sc_fifo_chn_469_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_2_din,
        dout_2_full_n => sc_fifo_chn_570_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1702 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_336_dout,
        din_0_empty_n => sc_fifo_chn_336_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_0_read,
        din_1_dout => sc_fifo_chn_437_dout,
        din_1_empty_n => sc_fifo_chn_437_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_1_read,
        din_2_dout => sc_fifo_chn_538_dout,
        din_2_empty_n => sc_fifo_chn_538_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_2_read,
        ctrls_in_dout => sc_fifo_chn_151_dout,
        ctrls_in_empty_n => sc_fifo_chn_151_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_0_din,
        dout_0_full_n => sc_fifo_chn_372_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_1_din,
        dout_1_full_n => sc_fifo_chn_473_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_2_din,
        dout_2_full_n => sc_fifo_chn_574_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1726 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_339_dout,
        din_0_empty_n => sc_fifo_chn_339_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_0_read,
        din_1_dout => sc_fifo_chn_440_dout,
        din_1_empty_n => sc_fifo_chn_440_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_1_read,
        din_2_dout => sc_fifo_chn_541_dout,
        din_2_empty_n => sc_fifo_chn_541_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_2_read,
        ctrls_in_dout => sc_fifo_chn_152_dout,
        ctrls_in_empty_n => sc_fifo_chn_152_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_0_din,
        dout_0_full_n => sc_fifo_chn_376_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_1_din,
        dout_1_full_n => sc_fifo_chn_477_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_2_din,
        dout_2_full_n => sc_fifo_chn_578_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1750 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_342_dout,
        din_0_empty_n => sc_fifo_chn_342_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_0_read,
        din_1_dout => sc_fifo_chn_443_dout,
        din_1_empty_n => sc_fifo_chn_443_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_1_read,
        din_2_dout => sc_fifo_chn_544_dout,
        din_2_empty_n => sc_fifo_chn_544_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_2_read,
        ctrls_in_dout => sc_fifo_chn_153_dout,
        ctrls_in_empty_n => sc_fifo_chn_153_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_0_din,
        dout_0_full_n => sc_fifo_chn_380_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_1_din,
        dout_1_full_n => sc_fifo_chn_481_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_2_din,
        dout_2_full_n => sc_fifo_chn_582_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_1774 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_345_dout,
        din_0_empty_n => sc_fifo_chn_345_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_0_read,
        din_1_dout => sc_fifo_chn_446_dout,
        din_1_empty_n => sc_fifo_chn_446_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_1_read,
        din_2_dout => sc_fifo_chn_547_dout,
        din_2_empty_n => sc_fifo_chn_547_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_2_read,
        ctrls_in_dout => sc_fifo_chn_154_dout,
        ctrls_in_empty_n => sc_fifo_chn_154_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_0_din,
        dout_0_full_n => sc_fifo_chn_384_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_1_din,
        dout_1_full_n => sc_fifo_chn_485_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_2_din,
        dout_2_full_n => sc_fifo_chn_586_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_data_buffer_TWO_D_fu_1798 : component p_data_buffer_TWO_D
    port map (
        din_0_dout => sc_fifo_chn_315_dout,
        din_0_empty_n => sc_fifo_chn_315_empty_n,
        din_0_read => grp_p_data_buffer_TWO_D_fu_1798_din_0_read,
        din_1_dout => sc_fifo_chn_416_dout,
        din_1_empty_n => sc_fifo_chn_416_empty_n,
        din_1_read => grp_p_data_buffer_TWO_D_fu_1798_din_1_read,
        din_2_dout => sc_fifo_chn_517_dout,
        din_2_empty_n => sc_fifo_chn_517_empty_n,
        din_2_read => grp_p_data_buffer_TWO_D_fu_1798_din_2_read,
        dout_0_din => grp_p_data_buffer_TWO_D_fu_1798_dout_0_din,
        dout_0_full_n => sc_fifo_chn_388_full_n,
        dout_0_write => grp_p_data_buffer_TWO_D_fu_1798_dout_0_write,
        dout_1_din => grp_p_data_buffer_TWO_D_fu_1798_dout_1_din,
        dout_1_full_n => sc_fifo_chn_489_full_n,
        dout_1_write => grp_p_data_buffer_TWO_D_fu_1798_dout_1_write,
        dout_2_din => grp_p_data_buffer_TWO_D_fu_1798_dout_2_din,
        dout_2_full_n => sc_fifo_chn_590_full_n,
        dout_2_write => grp_p_data_buffer_TWO_D_fu_1798_dout_2_write,
        ctrl_image_size_dout => ctrl_image_size_dout,
        ctrl_image_size_empty_n => ctrl_image_size_empty_n,
        ctrl_image_size_read => grp_p_data_buffer_TWO_D_fu_1798_ctrl_image_size_read,
        ctrl_row_size_pkg_dout => ctrl_row_size_pkg_dout,
        ctrl_row_size_pkg_empty_n => ctrl_row_size_pkg_empty_n,
        ctrl_row_size_pkg_read => grp_p_data_buffer_TWO_D_fu_1798_ctrl_row_size_pkg_read,
        ctrl_window_size_dout => ctrl_window_size_dout,
        ctrl_window_size_empty_n => ctrl_window_size_empty_n,
        ctrl_window_size_read => grp_p_data_buffer_TWO_D_fu_1798_ctrl_window_size_read,
        ctrl_depth_dout => ctrl_depth_dout,
        ctrl_depth_empty_n => ctrl_depth_empty_n,
        ctrl_depth_read => grp_p_data_buffer_TWO_D_fu_1798_ctrl_depth_read,
        ctrl_stride_dout => ctrl_stride_dout,
        ctrl_stride_empty_n => ctrl_stride_empty_n,
        ctrl_stride_read => grp_p_data_buffer_TWO_D_fu_1798_ctrl_stride_read,
        ctrl_replay_dout => ctrl_replay_dout,
        ctrl_replay_empty_n => ctrl_replay_empty_n,
        ctrl_replay_read => grp_p_data_buffer_TWO_D_fu_1798_ctrl_replay_read,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_cloneinst_2_fu_1980 : component p_sc_stream_splitter_cloneinst_2
    port map (
        din_0_dout => sc_fifo_chn_388_dout,
        din_0_empty_n => sc_fifo_chn_388_empty_n,
        din_0_read => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_0_read,
        din_1_dout => sc_fifo_chn_489_dout,
        din_1_empty_n => sc_fifo_chn_489_empty_n,
        din_1_read => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_1_read,
        din_2_dout => sc_fifo_chn_590_dout,
        din_2_empty_n => sc_fifo_chn_590_empty_n,
        din_2_read => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_2_read,
        dout_0_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_0_din,
        dout_0_full_n => sc_fifo_chn_392_full_n,
        dout_0_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_1_din,
        dout_1_full_n => sc_fifo_chn_396_full_n,
        dout_1_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_2_din,
        dout_2_full_n => sc_fifo_chn_3100_full_n,
        dout_2_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_3_din,
        dout_3_full_n => sc_fifo_chn_3104_full_n,
        dout_3_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_4_din,
        dout_4_full_n => sc_fifo_chn_3108_full_n,
        dout_4_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_5_din,
        dout_5_full_n => sc_fifo_chn_3112_full_n,
        dout_5_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_6_din,
        dout_6_full_n => sc_fifo_chn_3116_full_n,
        dout_6_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_7_din,
        dout_7_full_n => sc_fifo_chn_3120_full_n,
        dout_7_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_7_write,
        dout_8_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_8_din,
        dout_8_full_n => sc_fifo_chn_493_full_n,
        dout_8_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_8_write,
        dout_9_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_9_din,
        dout_9_full_n => sc_fifo_chn_497_full_n,
        dout_9_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_9_write,
        dout_10_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_10_din,
        dout_10_full_n => sc_fifo_chn_4101_full_n,
        dout_10_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_10_write,
        dout_11_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_11_din,
        dout_11_full_n => sc_fifo_chn_4105_full_n,
        dout_11_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_11_write,
        dout_12_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_12_din,
        dout_12_full_n => sc_fifo_chn_4109_full_n,
        dout_12_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_12_write,
        dout_13_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_13_din,
        dout_13_full_n => sc_fifo_chn_4113_full_n,
        dout_13_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_13_write,
        dout_14_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_14_din,
        dout_14_full_n => sc_fifo_chn_4117_full_n,
        dout_14_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_14_write,
        dout_15_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_15_din,
        dout_15_full_n => sc_fifo_chn_4121_full_n,
        dout_15_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_15_write,
        dout_16_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_16_din,
        dout_16_full_n => sc_fifo_chn_594_full_n,
        dout_16_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_16_write,
        dout_17_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_17_din,
        dout_17_full_n => sc_fifo_chn_598_full_n,
        dout_17_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_17_write,
        dout_18_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_18_din,
        dout_18_full_n => sc_fifo_chn_5102_full_n,
        dout_18_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_18_write,
        dout_19_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_19_din,
        dout_19_full_n => sc_fifo_chn_5106_full_n,
        dout_19_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_19_write,
        dout_20_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_20_din,
        dout_20_full_n => sc_fifo_chn_5110_full_n,
        dout_20_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_20_write,
        dout_21_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_21_din,
        dout_21_full_n => sc_fifo_chn_5114_full_n,
        dout_21_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_21_write,
        dout_22_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_22_din,
        dout_22_full_n => sc_fifo_chn_5118_full_n,
        dout_22_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_22_write,
        dout_23_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_23_din,
        dout_23_full_n => sc_fifo_chn_5122_full_n,
        dout_23_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_23_write,
        reset => reset,
        clk => clk);

    grp_p_PE_fu_2044 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_356_dout,
        Win_0_empty_n => sc_fifo_chn_356_empty_n,
        Win_0_read => grp_p_PE_fu_2044_Win_0_read,
        Win_1_dout => sc_fifo_chn_457_dout,
        Win_1_empty_n => sc_fifo_chn_457_empty_n,
        Win_1_read => grp_p_PE_fu_2044_Win_1_read,
        Win_2_dout => sc_fifo_chn_558_dout,
        Win_2_empty_n => sc_fifo_chn_558_empty_n,
        Win_2_read => grp_p_PE_fu_2044_Win_2_read,
        Xin_0_dout => sc_fifo_chn_392_dout,
        Xin_0_empty_n => sc_fifo_chn_392_empty_n,
        Xin_0_read => grp_p_PE_fu_2044_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_493_dout,
        Xin_1_empty_n => sc_fifo_chn_493_empty_n,
        Xin_1_read => grp_p_PE_fu_2044_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_594_dout,
        Xin_2_empty_n => sc_fifo_chn_594_empty_n,
        Xin_2_read => grp_p_PE_fu_2044_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2044_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3124_full_n,
        dout_0_write => grp_p_PE_fu_2044_dout_0_write,
        dout_1_din => grp_p_PE_fu_2044_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4125_full_n,
        dout_1_write => grp_p_PE_fu_2044_dout_1_write,
        dout_2_din => grp_p_PE_fu_2044_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5126_full_n,
        dout_2_write => grp_p_PE_fu_2044_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2100 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_360_dout,
        Win_0_empty_n => sc_fifo_chn_360_empty_n,
        Win_0_read => grp_p_PE_fu_2100_Win_0_read,
        Win_1_dout => sc_fifo_chn_461_dout,
        Win_1_empty_n => sc_fifo_chn_461_empty_n,
        Win_1_read => grp_p_PE_fu_2100_Win_1_read,
        Win_2_dout => sc_fifo_chn_562_dout,
        Win_2_empty_n => sc_fifo_chn_562_empty_n,
        Win_2_read => grp_p_PE_fu_2100_Win_2_read,
        Xin_0_dout => sc_fifo_chn_396_dout,
        Xin_0_empty_n => sc_fifo_chn_396_empty_n,
        Xin_0_read => grp_p_PE_fu_2100_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_497_dout,
        Xin_1_empty_n => sc_fifo_chn_497_empty_n,
        Xin_1_read => grp_p_PE_fu_2100_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_598_dout,
        Xin_2_empty_n => sc_fifo_chn_598_empty_n,
        Xin_2_read => grp_p_PE_fu_2100_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2100_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3128_full_n,
        dout_0_write => grp_p_PE_fu_2100_dout_0_write,
        dout_1_din => grp_p_PE_fu_2100_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4129_full_n,
        dout_1_write => grp_p_PE_fu_2100_dout_1_write,
        dout_2_din => grp_p_PE_fu_2100_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5130_full_n,
        dout_2_write => grp_p_PE_fu_2100_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2156 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_364_dout,
        Win_0_empty_n => sc_fifo_chn_364_empty_n,
        Win_0_read => grp_p_PE_fu_2156_Win_0_read,
        Win_1_dout => sc_fifo_chn_465_dout,
        Win_1_empty_n => sc_fifo_chn_465_empty_n,
        Win_1_read => grp_p_PE_fu_2156_Win_1_read,
        Win_2_dout => sc_fifo_chn_566_dout,
        Win_2_empty_n => sc_fifo_chn_566_empty_n,
        Win_2_read => grp_p_PE_fu_2156_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3100_dout,
        Xin_0_empty_n => sc_fifo_chn_3100_empty_n,
        Xin_0_read => grp_p_PE_fu_2156_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4101_dout,
        Xin_1_empty_n => sc_fifo_chn_4101_empty_n,
        Xin_1_read => grp_p_PE_fu_2156_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5102_dout,
        Xin_2_empty_n => sc_fifo_chn_5102_empty_n,
        Xin_2_read => grp_p_PE_fu_2156_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2156_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3132_full_n,
        dout_0_write => grp_p_PE_fu_2156_dout_0_write,
        dout_1_din => grp_p_PE_fu_2156_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4133_full_n,
        dout_1_write => grp_p_PE_fu_2156_dout_1_write,
        dout_2_din => grp_p_PE_fu_2156_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5134_full_n,
        dout_2_write => grp_p_PE_fu_2156_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2212 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_368_dout,
        Win_0_empty_n => sc_fifo_chn_368_empty_n,
        Win_0_read => grp_p_PE_fu_2212_Win_0_read,
        Win_1_dout => sc_fifo_chn_469_dout,
        Win_1_empty_n => sc_fifo_chn_469_empty_n,
        Win_1_read => grp_p_PE_fu_2212_Win_1_read,
        Win_2_dout => sc_fifo_chn_570_dout,
        Win_2_empty_n => sc_fifo_chn_570_empty_n,
        Win_2_read => grp_p_PE_fu_2212_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3104_dout,
        Xin_0_empty_n => sc_fifo_chn_3104_empty_n,
        Xin_0_read => grp_p_PE_fu_2212_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4105_dout,
        Xin_1_empty_n => sc_fifo_chn_4105_empty_n,
        Xin_1_read => grp_p_PE_fu_2212_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5106_dout,
        Xin_2_empty_n => sc_fifo_chn_5106_empty_n,
        Xin_2_read => grp_p_PE_fu_2212_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2212_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3136_full_n,
        dout_0_write => grp_p_PE_fu_2212_dout_0_write,
        dout_1_din => grp_p_PE_fu_2212_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4137_full_n,
        dout_1_write => grp_p_PE_fu_2212_dout_1_write,
        dout_2_din => grp_p_PE_fu_2212_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5138_full_n,
        dout_2_write => grp_p_PE_fu_2212_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2268 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_372_dout,
        Win_0_empty_n => sc_fifo_chn_372_empty_n,
        Win_0_read => grp_p_PE_fu_2268_Win_0_read,
        Win_1_dout => sc_fifo_chn_473_dout,
        Win_1_empty_n => sc_fifo_chn_473_empty_n,
        Win_1_read => grp_p_PE_fu_2268_Win_1_read,
        Win_2_dout => sc_fifo_chn_574_dout,
        Win_2_empty_n => sc_fifo_chn_574_empty_n,
        Win_2_read => grp_p_PE_fu_2268_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3108_dout,
        Xin_0_empty_n => sc_fifo_chn_3108_empty_n,
        Xin_0_read => grp_p_PE_fu_2268_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4109_dout,
        Xin_1_empty_n => sc_fifo_chn_4109_empty_n,
        Xin_1_read => grp_p_PE_fu_2268_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5110_dout,
        Xin_2_empty_n => sc_fifo_chn_5110_empty_n,
        Xin_2_read => grp_p_PE_fu_2268_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2268_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3140_full_n,
        dout_0_write => grp_p_PE_fu_2268_dout_0_write,
        dout_1_din => grp_p_PE_fu_2268_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4141_full_n,
        dout_1_write => grp_p_PE_fu_2268_dout_1_write,
        dout_2_din => grp_p_PE_fu_2268_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5142_full_n,
        dout_2_write => grp_p_PE_fu_2268_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2324 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_376_dout,
        Win_0_empty_n => sc_fifo_chn_376_empty_n,
        Win_0_read => grp_p_PE_fu_2324_Win_0_read,
        Win_1_dout => sc_fifo_chn_477_dout,
        Win_1_empty_n => sc_fifo_chn_477_empty_n,
        Win_1_read => grp_p_PE_fu_2324_Win_1_read,
        Win_2_dout => sc_fifo_chn_578_dout,
        Win_2_empty_n => sc_fifo_chn_578_empty_n,
        Win_2_read => grp_p_PE_fu_2324_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3112_dout,
        Xin_0_empty_n => sc_fifo_chn_3112_empty_n,
        Xin_0_read => grp_p_PE_fu_2324_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4113_dout,
        Xin_1_empty_n => sc_fifo_chn_4113_empty_n,
        Xin_1_read => grp_p_PE_fu_2324_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5114_dout,
        Xin_2_empty_n => sc_fifo_chn_5114_empty_n,
        Xin_2_read => grp_p_PE_fu_2324_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2324_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3144_full_n,
        dout_0_write => grp_p_PE_fu_2324_dout_0_write,
        dout_1_din => grp_p_PE_fu_2324_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4145_full_n,
        dout_1_write => grp_p_PE_fu_2324_dout_1_write,
        dout_2_din => grp_p_PE_fu_2324_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5146_full_n,
        dout_2_write => grp_p_PE_fu_2324_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2380 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_380_dout,
        Win_0_empty_n => sc_fifo_chn_380_empty_n,
        Win_0_read => grp_p_PE_fu_2380_Win_0_read,
        Win_1_dout => sc_fifo_chn_481_dout,
        Win_1_empty_n => sc_fifo_chn_481_empty_n,
        Win_1_read => grp_p_PE_fu_2380_Win_1_read,
        Win_2_dout => sc_fifo_chn_582_dout,
        Win_2_empty_n => sc_fifo_chn_582_empty_n,
        Win_2_read => grp_p_PE_fu_2380_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3116_dout,
        Xin_0_empty_n => sc_fifo_chn_3116_empty_n,
        Xin_0_read => grp_p_PE_fu_2380_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4117_dout,
        Xin_1_empty_n => sc_fifo_chn_4117_empty_n,
        Xin_1_read => grp_p_PE_fu_2380_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5118_dout,
        Xin_2_empty_n => sc_fifo_chn_5118_empty_n,
        Xin_2_read => grp_p_PE_fu_2380_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2380_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3148_full_n,
        dout_0_write => grp_p_PE_fu_2380_dout_0_write,
        dout_1_din => grp_p_PE_fu_2380_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4149_full_n,
        dout_1_write => grp_p_PE_fu_2380_dout_1_write,
        dout_2_din => grp_p_PE_fu_2380_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5150_full_n,
        dout_2_write => grp_p_PE_fu_2380_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_fu_2436 : component p_PE
    port map (
        Win_0_dout => sc_fifo_chn_384_dout,
        Win_0_empty_n => sc_fifo_chn_384_empty_n,
        Win_0_read => grp_p_PE_fu_2436_Win_0_read,
        Win_1_dout => sc_fifo_chn_485_dout,
        Win_1_empty_n => sc_fifo_chn_485_empty_n,
        Win_1_read => grp_p_PE_fu_2436_Win_1_read,
        Win_2_dout => sc_fifo_chn_586_dout,
        Win_2_empty_n => sc_fifo_chn_586_empty_n,
        Win_2_read => grp_p_PE_fu_2436_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3120_dout,
        Xin_0_empty_n => sc_fifo_chn_3120_empty_n,
        Xin_0_read => grp_p_PE_fu_2436_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4121_dout,
        Xin_1_empty_n => sc_fifo_chn_4121_empty_n,
        Xin_1_read => grp_p_PE_fu_2436_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5122_dout,
        Xin_2_empty_n => sc_fifo_chn_5122_empty_n,
        Xin_2_read => grp_p_PE_fu_2436_Xin_2_read,
        dout_0_din => grp_p_PE_fu_2436_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3152_full_n,
        dout_0_write => grp_p_PE_fu_2436_dout_0_write,
        dout_1_din => grp_p_PE_fu_2436_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4153_full_n,
        dout_1_write => grp_p_PE_fu_2436_dout_1_write,
        dout_2_din => grp_p_PE_fu_2436_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5154_full_n,
        dout_2_write => grp_p_PE_fu_2436_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_merge_raw_fu_2492 : component p_sc_stream_merge_raw
    port map (
        din_0_dout => sc_fifo_chn_3124_dout,
        din_0_empty_n => sc_fifo_chn_3124_empty_n,
        din_0_read => grp_p_sc_stream_merge_raw_fu_2492_din_0_read,
        din_1_dout => sc_fifo_chn_3128_dout,
        din_1_empty_n => sc_fifo_chn_3128_empty_n,
        din_1_read => grp_p_sc_stream_merge_raw_fu_2492_din_1_read,
        din_2_dout => sc_fifo_chn_3132_dout,
        din_2_empty_n => sc_fifo_chn_3132_empty_n,
        din_2_read => grp_p_sc_stream_merge_raw_fu_2492_din_2_read,
        din_3_dout => sc_fifo_chn_3136_dout,
        din_3_empty_n => sc_fifo_chn_3136_empty_n,
        din_3_read => grp_p_sc_stream_merge_raw_fu_2492_din_3_read,
        din_4_dout => sc_fifo_chn_3140_dout,
        din_4_empty_n => sc_fifo_chn_3140_empty_n,
        din_4_read => grp_p_sc_stream_merge_raw_fu_2492_din_4_read,
        din_5_dout => sc_fifo_chn_3144_dout,
        din_5_empty_n => sc_fifo_chn_3144_empty_n,
        din_5_read => grp_p_sc_stream_merge_raw_fu_2492_din_5_read,
        din_6_dout => sc_fifo_chn_3148_dout,
        din_6_empty_n => sc_fifo_chn_3148_empty_n,
        din_6_read => grp_p_sc_stream_merge_raw_fu_2492_din_6_read,
        din_7_dout => sc_fifo_chn_3152_dout,
        din_7_empty_n => sc_fifo_chn_3152_empty_n,
        din_7_read => grp_p_sc_stream_merge_raw_fu_2492_din_7_read,
        din_8_dout => sc_fifo_chn_4125_dout,
        din_8_empty_n => sc_fifo_chn_4125_empty_n,
        din_8_read => grp_p_sc_stream_merge_raw_fu_2492_din_8_read,
        din_9_dout => sc_fifo_chn_4129_dout,
        din_9_empty_n => sc_fifo_chn_4129_empty_n,
        din_9_read => grp_p_sc_stream_merge_raw_fu_2492_din_9_read,
        din_10_dout => sc_fifo_chn_4133_dout,
        din_10_empty_n => sc_fifo_chn_4133_empty_n,
        din_10_read => grp_p_sc_stream_merge_raw_fu_2492_din_10_read,
        din_11_dout => sc_fifo_chn_4137_dout,
        din_11_empty_n => sc_fifo_chn_4137_empty_n,
        din_11_read => grp_p_sc_stream_merge_raw_fu_2492_din_11_read,
        din_12_dout => sc_fifo_chn_4141_dout,
        din_12_empty_n => sc_fifo_chn_4141_empty_n,
        din_12_read => grp_p_sc_stream_merge_raw_fu_2492_din_12_read,
        din_13_dout => sc_fifo_chn_4145_dout,
        din_13_empty_n => sc_fifo_chn_4145_empty_n,
        din_13_read => grp_p_sc_stream_merge_raw_fu_2492_din_13_read,
        din_14_dout => sc_fifo_chn_4149_dout,
        din_14_empty_n => sc_fifo_chn_4149_empty_n,
        din_14_read => grp_p_sc_stream_merge_raw_fu_2492_din_14_read,
        din_15_dout => sc_fifo_chn_4153_dout,
        din_15_empty_n => sc_fifo_chn_4153_empty_n,
        din_15_read => grp_p_sc_stream_merge_raw_fu_2492_din_15_read,
        din_16_dout => sc_fifo_chn_5126_dout,
        din_16_empty_n => sc_fifo_chn_5126_empty_n,
        din_16_read => grp_p_sc_stream_merge_raw_fu_2492_din_16_read,
        din_17_dout => sc_fifo_chn_5130_dout,
        din_17_empty_n => sc_fifo_chn_5130_empty_n,
        din_17_read => grp_p_sc_stream_merge_raw_fu_2492_din_17_read,
        din_18_dout => sc_fifo_chn_5134_dout,
        din_18_empty_n => sc_fifo_chn_5134_empty_n,
        din_18_read => grp_p_sc_stream_merge_raw_fu_2492_din_18_read,
        din_19_dout => sc_fifo_chn_5138_dout,
        din_19_empty_n => sc_fifo_chn_5138_empty_n,
        din_19_read => grp_p_sc_stream_merge_raw_fu_2492_din_19_read,
        din_20_dout => sc_fifo_chn_5142_dout,
        din_20_empty_n => sc_fifo_chn_5142_empty_n,
        din_20_read => grp_p_sc_stream_merge_raw_fu_2492_din_20_read,
        din_21_dout => sc_fifo_chn_5146_dout,
        din_21_empty_n => sc_fifo_chn_5146_empty_n,
        din_21_read => grp_p_sc_stream_merge_raw_fu_2492_din_21_read,
        din_22_dout => sc_fifo_chn_5150_dout,
        din_22_empty_n => sc_fifo_chn_5150_empty_n,
        din_22_read => grp_p_sc_stream_merge_raw_fu_2492_din_22_read,
        din_23_dout => sc_fifo_chn_5154_dout,
        din_23_empty_n => sc_fifo_chn_5154_empty_n,
        din_23_read => grp_p_sc_stream_merge_raw_fu_2492_din_23_read,
        dout_0_din => grp_p_sc_stream_merge_raw_fu_2492_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3156_full_n,
        dout_0_write => grp_p_sc_stream_merge_raw_fu_2492_dout_0_write,
        dout_1_din => grp_p_sc_stream_merge_raw_fu_2492_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4157_full_n,
        dout_1_write => grp_p_sc_stream_merge_raw_fu_2492_dout_1_write,
        dout_2_din => grp_p_sc_stream_merge_raw_fu_2492_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5158_full_n,
        dout_2_write => grp_p_sc_stream_merge_raw_fu_2492_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_resize_down_inst_2_fu_2556 : component p_sc_stream_resize_down_inst_2
    port map (
        din_0_dout => sc_fifo_chn_3156_dout,
        din_0_empty_n => sc_fifo_chn_3156_empty_n,
        din_0_read => grp_p_sc_stream_resize_down_inst_2_fu_2556_din_0_read,
        din_1_dout => sc_fifo_chn_4157_dout,
        din_1_empty_n => sc_fifo_chn_4157_empty_n,
        din_1_read => grp_p_sc_stream_resize_down_inst_2_fu_2556_din_1_read,
        din_2_dout => sc_fifo_chn_5158_dout,
        din_2_empty_n => sc_fifo_chn_5158_empty_n,
        din_2_read => grp_p_sc_stream_resize_down_inst_2_fu_2556_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3160_full_n,
        dout_0_write => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4161_full_n,
        dout_1_write => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5162_full_n,
        dout_2_write => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_last_fix_fu_2578 : component p_sc_stream_last_fix
    port map (
        din_0_dout => sc_fifo_chn_3160_dout,
        din_0_empty_n => sc_fifo_chn_3160_empty_n,
        din_0_read => grp_p_sc_stream_last_fix_fu_2578_din_0_read,
        din_1_dout => sc_fifo_chn_4161_dout,
        din_1_empty_n => sc_fifo_chn_4161_empty_n,
        din_1_read => grp_p_sc_stream_last_fix_fu_2578_din_1_read,
        din_2_dout => sc_fifo_chn_5162_dout,
        din_2_empty_n => sc_fifo_chn_5162_empty_n,
        din_2_read => grp_p_sc_stream_last_fix_fu_2578_din_2_read,
        dout_0_din => grp_p_sc_stream_last_fix_fu_2578_dout_0_din,
        dout_0_full_n => data_source_0_full_n,
        dout_0_write => grp_p_sc_stream_last_fix_fu_2578_dout_0_write,
        dout_1_din => grp_p_sc_stream_last_fix_fu_2578_dout_1_din,
        dout_1_full_n => data_source_1_full_n,
        dout_1_write => grp_p_sc_stream_last_fix_fu_2578_dout_1_write,
        dout_2_din => grp_p_sc_stream_last_fix_fu_2578_dout_2_din,
        dout_2_full_n => data_source_2_full_n,
        dout_2_write => grp_p_sc_stream_last_fix_fu_2578_dout_2_write,
        reset => reset,
        clk => clk);

    sc_fifo_chn_3_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_0_din,
        if_full_n => sc_fifo_chn_3_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_0_write,
        if_dout => sc_fifo_chn_3_dout,
        if_empty_n => sc_fifo_chn_3_empty_n,
        if_read => grp_p_sc_stream_router_fu_1438_din_0_read);

    sc_fifo_chn_4_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_1_din,
        if_full_n => sc_fifo_chn_4_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_1_write,
        if_dout => sc_fifo_chn_4_dout,
        if_empty_n => sc_fifo_chn_4_empty_n,
        if_read => grp_p_sc_stream_router_fu_1438_din_1_read);

    sc_fifo_chn_5_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_2_din,
        if_full_n => sc_fifo_chn_5_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_1_fu_1416_dout_2_write,
        if_dout => sc_fifo_chn_5_dout,
        if_empty_n => sc_fifo_chn_5_empty_n,
        if_read => grp_p_sc_stream_router_fu_1438_din_2_read);

    sc_fifo_chn_312_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_fu_1438_dout_a_0_din,
        if_full_n => sc_fifo_chn_312_full_n,
        if_write => grp_p_sc_stream_router_fu_1438_dout_a_0_write,
        if_dout => sc_fifo_chn_312_dout,
        if_empty_n => sc_fifo_chn_312_empty_n,
        if_read => grp_p_sc_stream_resize_up_inst_3_fu_1468_din_0_read);

    sc_fifo_chn_413_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_fu_1438_dout_a_1_din,
        if_full_n => sc_fifo_chn_413_full_n,
        if_write => grp_p_sc_stream_router_fu_1438_dout_a_1_write,
        if_dout => sc_fifo_chn_413_dout,
        if_empty_n => sc_fifo_chn_413_empty_n,
        if_read => grp_p_sc_stream_resize_up_inst_3_fu_1468_din_1_read);

    sc_fifo_chn_514_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_fu_1438_dout_a_2_din,
        if_full_n => sc_fifo_chn_514_full_n,
        if_write => grp_p_sc_stream_router_fu_1438_dout_a_2_write,
        if_dout => sc_fifo_chn_514_dout,
        if_empty_n => sc_fifo_chn_514_empty_n,
        if_read => grp_p_sc_stream_resize_up_inst_3_fu_1468_din_2_read);

    sc_fifo_chn_315_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_fu_1438_dout_b_0_din,
        if_full_n => sc_fifo_chn_315_full_n,
        if_write => grp_p_sc_stream_router_fu_1438_dout_b_0_write,
        if_dout => sc_fifo_chn_315_dout,
        if_empty_n => sc_fifo_chn_315_empty_n,
        if_read => grp_p_data_buffer_TWO_D_fu_1798_din_0_read);

    sc_fifo_chn_416_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_fu_1438_dout_b_1_din,
        if_full_n => sc_fifo_chn_416_full_n,
        if_write => grp_p_sc_stream_router_fu_1438_dout_b_1_write,
        if_dout => sc_fifo_chn_416_dout,
        if_empty_n => sc_fifo_chn_416_empty_n,
        if_read => grp_p_data_buffer_TWO_D_fu_1798_din_1_read);

    sc_fifo_chn_517_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_fu_1438_dout_b_2_din,
        if_full_n => sc_fifo_chn_517_full_n,
        if_write => grp_p_sc_stream_router_fu_1438_dout_b_2_write,
        if_dout => sc_fifo_chn_517_dout,
        if_empty_n => sc_fifo_chn_517_empty_n,
        if_read => grp_p_data_buffer_TWO_D_fu_1798_din_2_read);

    sc_fifo_chn_318_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_0_din,
        if_full_n => sc_fifo_chn_318_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_0_write,
        if_dout => sc_fifo_chn_318_dout,
        if_empty_n => sc_fifo_chn_318_empty_n,
        if_read => grp_p_sc_stream_realign_v2_fu_1490_din_0_read);

    sc_fifo_chn_419_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_1_din,
        if_full_n => sc_fifo_chn_419_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_1_write,
        if_dout => sc_fifo_chn_419_dout,
        if_empty_n => sc_fifo_chn_419_empty_n,
        if_read => grp_p_sc_stream_realign_v2_fu_1490_din_1_read);

    sc_fifo_chn_520_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_2_din,
        if_full_n => sc_fifo_chn_520_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_3_fu_1468_dout_2_write,
        if_dout => sc_fifo_chn_520_dout,
        if_empty_n => sc_fifo_chn_520_empty_n,
        if_read => grp_p_sc_stream_realign_v2_fu_1490_din_2_read);

    sc_fifo_chn_321_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_realign_v2_fu_1490_dout_0_din,
        if_full_n => sc_fifo_chn_321_full_n,
        if_write => grp_p_sc_stream_realign_v2_fu_1490_dout_0_write,
        if_dout => sc_fifo_chn_321_dout,
        if_empty_n => sc_fifo_chn_321_empty_n,
        if_read => grp_p_sc_stream_splitter_fu_1514_din_0_read);

    sc_fifo_chn_422_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_realign_v2_fu_1490_dout_1_din,
        if_full_n => sc_fifo_chn_422_full_n,
        if_write => grp_p_sc_stream_realign_v2_fu_1490_dout_1_write,
        if_dout => sc_fifo_chn_422_dout,
        if_empty_n => sc_fifo_chn_422_empty_n,
        if_read => grp_p_sc_stream_splitter_fu_1514_din_1_read);

    sc_fifo_chn_523_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_realign_v2_fu_1490_dout_2_din,
        if_full_n => sc_fifo_chn_523_full_n,
        if_write => grp_p_sc_stream_realign_v2_fu_1490_dout_2_write,
        if_dout => sc_fifo_chn_523_dout,
        if_empty_n => sc_fifo_chn_523_empty_n,
        if_read => grp_p_sc_stream_splitter_fu_1514_din_2_read);

    sc_fifo_chn_324_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_0_din,
        if_full_n => sc_fifo_chn_324_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_0_write,
        if_dout => sc_fifo_chn_324_dout,
        if_empty_n => sc_fifo_chn_324_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_0_read);

    sc_fifo_chn_425_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_8_din,
        if_full_n => sc_fifo_chn_425_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_8_write,
        if_dout => sc_fifo_chn_425_dout,
        if_empty_n => sc_fifo_chn_425_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_1_read);

    sc_fifo_chn_526_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_16_din,
        if_full_n => sc_fifo_chn_526_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_16_write,
        if_dout => sc_fifo_chn_526_dout,
        if_empty_n => sc_fifo_chn_526_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_din_2_read);

    sc_fifo_chn_327_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_1_din,
        if_full_n => sc_fifo_chn_327_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_1_write,
        if_dout => sc_fifo_chn_327_dout,
        if_empty_n => sc_fifo_chn_327_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_0_read);

    sc_fifo_chn_428_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_9_din,
        if_full_n => sc_fifo_chn_428_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_9_write,
        if_dout => sc_fifo_chn_428_dout,
        if_empty_n => sc_fifo_chn_428_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_1_read);

    sc_fifo_chn_529_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_17_din,
        if_full_n => sc_fifo_chn_529_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_17_write,
        if_dout => sc_fifo_chn_529_dout,
        if_empty_n => sc_fifo_chn_529_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_din_2_read);

    sc_fifo_chn_330_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_2_din,
        if_full_n => sc_fifo_chn_330_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_2_write,
        if_dout => sc_fifo_chn_330_dout,
        if_empty_n => sc_fifo_chn_330_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_0_read);

    sc_fifo_chn_431_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_10_din,
        if_full_n => sc_fifo_chn_431_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_10_write,
        if_dout => sc_fifo_chn_431_dout,
        if_empty_n => sc_fifo_chn_431_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_1_read);

    sc_fifo_chn_532_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_18_din,
        if_full_n => sc_fifo_chn_532_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_18_write,
        if_dout => sc_fifo_chn_532_dout,
        if_empty_n => sc_fifo_chn_532_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_din_2_read);

    sc_fifo_chn_333_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_3_din,
        if_full_n => sc_fifo_chn_333_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_3_write,
        if_dout => sc_fifo_chn_333_dout,
        if_empty_n => sc_fifo_chn_333_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_0_read);

    sc_fifo_chn_434_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_11_din,
        if_full_n => sc_fifo_chn_434_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_11_write,
        if_dout => sc_fifo_chn_434_dout,
        if_empty_n => sc_fifo_chn_434_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_1_read);

    sc_fifo_chn_535_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_19_din,
        if_full_n => sc_fifo_chn_535_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_19_write,
        if_dout => sc_fifo_chn_535_dout,
        if_empty_n => sc_fifo_chn_535_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_din_2_read);

    sc_fifo_chn_336_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_4_din,
        if_full_n => sc_fifo_chn_336_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_4_write,
        if_dout => sc_fifo_chn_336_dout,
        if_empty_n => sc_fifo_chn_336_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_0_read);

    sc_fifo_chn_437_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_12_din,
        if_full_n => sc_fifo_chn_437_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_12_write,
        if_dout => sc_fifo_chn_437_dout,
        if_empty_n => sc_fifo_chn_437_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_1_read);

    sc_fifo_chn_538_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_20_din,
        if_full_n => sc_fifo_chn_538_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_20_write,
        if_dout => sc_fifo_chn_538_dout,
        if_empty_n => sc_fifo_chn_538_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_din_2_read);

    sc_fifo_chn_339_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_5_din,
        if_full_n => sc_fifo_chn_339_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_5_write,
        if_dout => sc_fifo_chn_339_dout,
        if_empty_n => sc_fifo_chn_339_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_0_read);

    sc_fifo_chn_440_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_13_din,
        if_full_n => sc_fifo_chn_440_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_13_write,
        if_dout => sc_fifo_chn_440_dout,
        if_empty_n => sc_fifo_chn_440_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_1_read);

    sc_fifo_chn_541_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_21_din,
        if_full_n => sc_fifo_chn_541_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_21_write,
        if_dout => sc_fifo_chn_541_dout,
        if_empty_n => sc_fifo_chn_541_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_din_2_read);

    sc_fifo_chn_342_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_6_din,
        if_full_n => sc_fifo_chn_342_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_6_write,
        if_dout => sc_fifo_chn_342_dout,
        if_empty_n => sc_fifo_chn_342_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_0_read);

    sc_fifo_chn_443_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_14_din,
        if_full_n => sc_fifo_chn_443_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_14_write,
        if_dout => sc_fifo_chn_443_dout,
        if_empty_n => sc_fifo_chn_443_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_1_read);

    sc_fifo_chn_544_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_22_din,
        if_full_n => sc_fifo_chn_544_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_22_write,
        if_dout => sc_fifo_chn_544_dout,
        if_empty_n => sc_fifo_chn_544_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_din_2_read);

    sc_fifo_chn_345_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_7_din,
        if_full_n => sc_fifo_chn_345_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_7_write,
        if_dout => sc_fifo_chn_345_dout,
        if_empty_n => sc_fifo_chn_345_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_0_read);

    sc_fifo_chn_446_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_15_din,
        if_full_n => sc_fifo_chn_446_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_15_write,
        if_dout => sc_fifo_chn_446_dout,
        if_empty_n => sc_fifo_chn_446_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_1_read);

    sc_fifo_chn_547_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fu_1514_dout_23_din,
        if_full_n => sc_fifo_chn_547_full_n,
        if_write => grp_p_sc_stream_splitter_fu_1514_dout_23_write,
        if_dout => sc_fifo_chn_547_dout,
        if_empty_n => sc_fifo_chn_547_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_din_2_read);

    sc_fifo_chn_1_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_0_din,
        if_full_n => sc_fifo_chn_1_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_0_write,
        if_dout => sc_fifo_chn_1_dout,
        if_empty_n => sc_fifo_chn_1_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_ctrls_in_read);

    sc_fifo_chn_148_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_1_din,
        if_full_n => sc_fifo_chn_148_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_1_write,
        if_dout => sc_fifo_chn_148_dout,
        if_empty_n => sc_fifo_chn_148_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_ctrls_in_read);

    sc_fifo_chn_149_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_2_din,
        if_full_n => sc_fifo_chn_149_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_2_write,
        if_dout => sc_fifo_chn_149_dout,
        if_empty_n => sc_fifo_chn_149_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_ctrls_in_read);

    sc_fifo_chn_150_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_3_din,
        if_full_n => sc_fifo_chn_150_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_3_write,
        if_dout => sc_fifo_chn_150_dout,
        if_empty_n => sc_fifo_chn_150_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_ctrls_in_read);

    sc_fifo_chn_151_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_4_din,
        if_full_n => sc_fifo_chn_151_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_4_write,
        if_dout => sc_fifo_chn_151_dout,
        if_empty_n => sc_fifo_chn_151_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_ctrls_in_read);

    sc_fifo_chn_152_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_5_din,
        if_full_n => sc_fifo_chn_152_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_5_write,
        if_dout => sc_fifo_chn_152_dout,
        if_empty_n => sc_fifo_chn_152_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_ctrls_in_read);

    sc_fifo_chn_153_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_6_din,
        if_full_n => sc_fifo_chn_153_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_6_write,
        if_dout => sc_fifo_chn_153_dout,
        if_empty_n => sc_fifo_chn_153_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_ctrls_in_read);

    sc_fifo_chn_154_fifo_U : component fifo_w16_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_7_din,
        if_full_n => sc_fifo_chn_154_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_1578_dout_7_write,
        if_dout => sc_fifo_chn_154_dout,
        if_empty_n => sc_fifo_chn_154_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_ctrls_in_read);

    sc_fifo_chn_356_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_0_din,
        if_full_n => sc_fifo_chn_356_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_0_write,
        if_dout => sc_fifo_chn_356_dout,
        if_empty_n => sc_fifo_chn_356_empty_n,
        if_read => grp_p_PE_fu_2044_Win_0_read);

    sc_fifo_chn_457_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_1_din,
        if_full_n => sc_fifo_chn_457_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_1_write,
        if_dout => sc_fifo_chn_457_dout,
        if_empty_n => sc_fifo_chn_457_empty_n,
        if_read => grp_p_PE_fu_2044_Win_1_read);

    sc_fifo_chn_558_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_2_din,
        if_full_n => sc_fifo_chn_558_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1606_dout_2_write,
        if_dout => sc_fifo_chn_558_dout,
        if_empty_n => sc_fifo_chn_558_empty_n,
        if_read => grp_p_PE_fu_2044_Win_2_read);

    sc_fifo_chn_360_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_0_din,
        if_full_n => sc_fifo_chn_360_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_0_write,
        if_dout => sc_fifo_chn_360_dout,
        if_empty_n => sc_fifo_chn_360_empty_n,
        if_read => grp_p_PE_fu_2100_Win_0_read);

    sc_fifo_chn_461_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_1_din,
        if_full_n => sc_fifo_chn_461_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_1_write,
        if_dout => sc_fifo_chn_461_dout,
        if_empty_n => sc_fifo_chn_461_empty_n,
        if_read => grp_p_PE_fu_2100_Win_1_read);

    sc_fifo_chn_562_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_2_din,
        if_full_n => sc_fifo_chn_562_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1630_dout_2_write,
        if_dout => sc_fifo_chn_562_dout,
        if_empty_n => sc_fifo_chn_562_empty_n,
        if_read => grp_p_PE_fu_2100_Win_2_read);

    sc_fifo_chn_364_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_0_din,
        if_full_n => sc_fifo_chn_364_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_0_write,
        if_dout => sc_fifo_chn_364_dout,
        if_empty_n => sc_fifo_chn_364_empty_n,
        if_read => grp_p_PE_fu_2156_Win_0_read);

    sc_fifo_chn_465_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_1_din,
        if_full_n => sc_fifo_chn_465_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_1_write,
        if_dout => sc_fifo_chn_465_dout,
        if_empty_n => sc_fifo_chn_465_empty_n,
        if_read => grp_p_PE_fu_2156_Win_1_read);

    sc_fifo_chn_566_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_2_din,
        if_full_n => sc_fifo_chn_566_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1654_dout_2_write,
        if_dout => sc_fifo_chn_566_dout,
        if_empty_n => sc_fifo_chn_566_empty_n,
        if_read => grp_p_PE_fu_2156_Win_2_read);

    sc_fifo_chn_368_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_0_din,
        if_full_n => sc_fifo_chn_368_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_0_write,
        if_dout => sc_fifo_chn_368_dout,
        if_empty_n => sc_fifo_chn_368_empty_n,
        if_read => grp_p_PE_fu_2212_Win_0_read);

    sc_fifo_chn_469_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_1_din,
        if_full_n => sc_fifo_chn_469_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_1_write,
        if_dout => sc_fifo_chn_469_dout,
        if_empty_n => sc_fifo_chn_469_empty_n,
        if_read => grp_p_PE_fu_2212_Win_1_read);

    sc_fifo_chn_570_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_2_din,
        if_full_n => sc_fifo_chn_570_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1678_dout_2_write,
        if_dout => sc_fifo_chn_570_dout,
        if_empty_n => sc_fifo_chn_570_empty_n,
        if_read => grp_p_PE_fu_2212_Win_2_read);

    sc_fifo_chn_372_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_0_din,
        if_full_n => sc_fifo_chn_372_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_0_write,
        if_dout => sc_fifo_chn_372_dout,
        if_empty_n => sc_fifo_chn_372_empty_n,
        if_read => grp_p_PE_fu_2268_Win_0_read);

    sc_fifo_chn_473_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_1_din,
        if_full_n => sc_fifo_chn_473_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_1_write,
        if_dout => sc_fifo_chn_473_dout,
        if_empty_n => sc_fifo_chn_473_empty_n,
        if_read => grp_p_PE_fu_2268_Win_1_read);

    sc_fifo_chn_574_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_2_din,
        if_full_n => sc_fifo_chn_574_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1702_dout_2_write,
        if_dout => sc_fifo_chn_574_dout,
        if_empty_n => sc_fifo_chn_574_empty_n,
        if_read => grp_p_PE_fu_2268_Win_2_read);

    sc_fifo_chn_376_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_0_din,
        if_full_n => sc_fifo_chn_376_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_0_write,
        if_dout => sc_fifo_chn_376_dout,
        if_empty_n => sc_fifo_chn_376_empty_n,
        if_read => grp_p_PE_fu_2324_Win_0_read);

    sc_fifo_chn_477_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_1_din,
        if_full_n => sc_fifo_chn_477_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_1_write,
        if_dout => sc_fifo_chn_477_dout,
        if_empty_n => sc_fifo_chn_477_empty_n,
        if_read => grp_p_PE_fu_2324_Win_1_read);

    sc_fifo_chn_578_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_2_din,
        if_full_n => sc_fifo_chn_578_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1726_dout_2_write,
        if_dout => sc_fifo_chn_578_dout,
        if_empty_n => sc_fifo_chn_578_empty_n,
        if_read => grp_p_PE_fu_2324_Win_2_read);

    sc_fifo_chn_380_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_0_din,
        if_full_n => sc_fifo_chn_380_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_0_write,
        if_dout => sc_fifo_chn_380_dout,
        if_empty_n => sc_fifo_chn_380_empty_n,
        if_read => grp_p_PE_fu_2380_Win_0_read);

    sc_fifo_chn_481_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_1_din,
        if_full_n => sc_fifo_chn_481_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_1_write,
        if_dout => sc_fifo_chn_481_dout,
        if_empty_n => sc_fifo_chn_481_empty_n,
        if_read => grp_p_PE_fu_2380_Win_1_read);

    sc_fifo_chn_582_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_2_din,
        if_full_n => sc_fifo_chn_582_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1750_dout_2_write,
        if_dout => sc_fifo_chn_582_dout,
        if_empty_n => sc_fifo_chn_582_empty_n,
        if_read => grp_p_PE_fu_2380_Win_2_read);

    sc_fifo_chn_384_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_0_din,
        if_full_n => sc_fifo_chn_384_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_0_write,
        if_dout => sc_fifo_chn_384_dout,
        if_empty_n => sc_fifo_chn_384_empty_n,
        if_read => grp_p_PE_fu_2436_Win_0_read);

    sc_fifo_chn_485_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_1_din,
        if_full_n => sc_fifo_chn_485_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_1_write,
        if_dout => sc_fifo_chn_485_dout,
        if_empty_n => sc_fifo_chn_485_empty_n,
        if_read => grp_p_PE_fu_2436_Win_1_read);

    sc_fifo_chn_586_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_2_din,
        if_full_n => sc_fifo_chn_586_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_1774_dout_2_write,
        if_dout => sc_fifo_chn_586_dout,
        if_empty_n => sc_fifo_chn_586_empty_n,
        if_read => grp_p_PE_fu_2436_Win_2_read);

    sc_fifo_chn_388_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_1798_dout_0_din,
        if_full_n => sc_fifo_chn_388_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_1798_dout_0_write,
        if_dout => sc_fifo_chn_388_dout,
        if_empty_n => sc_fifo_chn_388_empty_n,
        if_read => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_0_read);

    sc_fifo_chn_489_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_1798_dout_1_din,
        if_full_n => sc_fifo_chn_489_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_1798_dout_1_write,
        if_dout => sc_fifo_chn_489_dout,
        if_empty_n => sc_fifo_chn_489_empty_n,
        if_read => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_1_read);

    sc_fifo_chn_590_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_1798_dout_2_din,
        if_full_n => sc_fifo_chn_590_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_1798_dout_2_write,
        if_dout => sc_fifo_chn_590_dout,
        if_empty_n => sc_fifo_chn_590_empty_n,
        if_read => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_din_2_read);

    sc_fifo_chn_392_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_0_din,
        if_full_n => sc_fifo_chn_392_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_0_write,
        if_dout => sc_fifo_chn_392_dout,
        if_empty_n => sc_fifo_chn_392_empty_n,
        if_read => grp_p_PE_fu_2044_Xin_0_read);

    sc_fifo_chn_493_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_8_din,
        if_full_n => sc_fifo_chn_493_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_8_write,
        if_dout => sc_fifo_chn_493_dout,
        if_empty_n => sc_fifo_chn_493_empty_n,
        if_read => grp_p_PE_fu_2044_Xin_1_read);

    sc_fifo_chn_594_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_16_din,
        if_full_n => sc_fifo_chn_594_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_16_write,
        if_dout => sc_fifo_chn_594_dout,
        if_empty_n => sc_fifo_chn_594_empty_n,
        if_read => grp_p_PE_fu_2044_Xin_2_read);

    sc_fifo_chn_396_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_1_din,
        if_full_n => sc_fifo_chn_396_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_1_write,
        if_dout => sc_fifo_chn_396_dout,
        if_empty_n => sc_fifo_chn_396_empty_n,
        if_read => grp_p_PE_fu_2100_Xin_0_read);

    sc_fifo_chn_497_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_9_din,
        if_full_n => sc_fifo_chn_497_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_9_write,
        if_dout => sc_fifo_chn_497_dout,
        if_empty_n => sc_fifo_chn_497_empty_n,
        if_read => grp_p_PE_fu_2100_Xin_1_read);

    sc_fifo_chn_598_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_17_din,
        if_full_n => sc_fifo_chn_598_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_17_write,
        if_dout => sc_fifo_chn_598_dout,
        if_empty_n => sc_fifo_chn_598_empty_n,
        if_read => grp_p_PE_fu_2100_Xin_2_read);

    sc_fifo_chn_3100_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_2_din,
        if_full_n => sc_fifo_chn_3100_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_2_write,
        if_dout => sc_fifo_chn_3100_dout,
        if_empty_n => sc_fifo_chn_3100_empty_n,
        if_read => grp_p_PE_fu_2156_Xin_0_read);

    sc_fifo_chn_4101_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_10_din,
        if_full_n => sc_fifo_chn_4101_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_10_write,
        if_dout => sc_fifo_chn_4101_dout,
        if_empty_n => sc_fifo_chn_4101_empty_n,
        if_read => grp_p_PE_fu_2156_Xin_1_read);

    sc_fifo_chn_5102_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_18_din,
        if_full_n => sc_fifo_chn_5102_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_18_write,
        if_dout => sc_fifo_chn_5102_dout,
        if_empty_n => sc_fifo_chn_5102_empty_n,
        if_read => grp_p_PE_fu_2156_Xin_2_read);

    sc_fifo_chn_3104_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_3_din,
        if_full_n => sc_fifo_chn_3104_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_3_write,
        if_dout => sc_fifo_chn_3104_dout,
        if_empty_n => sc_fifo_chn_3104_empty_n,
        if_read => grp_p_PE_fu_2212_Xin_0_read);

    sc_fifo_chn_4105_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_11_din,
        if_full_n => sc_fifo_chn_4105_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_11_write,
        if_dout => sc_fifo_chn_4105_dout,
        if_empty_n => sc_fifo_chn_4105_empty_n,
        if_read => grp_p_PE_fu_2212_Xin_1_read);

    sc_fifo_chn_5106_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_19_din,
        if_full_n => sc_fifo_chn_5106_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_19_write,
        if_dout => sc_fifo_chn_5106_dout,
        if_empty_n => sc_fifo_chn_5106_empty_n,
        if_read => grp_p_PE_fu_2212_Xin_2_read);

    sc_fifo_chn_3108_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_4_din,
        if_full_n => sc_fifo_chn_3108_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_4_write,
        if_dout => sc_fifo_chn_3108_dout,
        if_empty_n => sc_fifo_chn_3108_empty_n,
        if_read => grp_p_PE_fu_2268_Xin_0_read);

    sc_fifo_chn_4109_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_12_din,
        if_full_n => sc_fifo_chn_4109_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_12_write,
        if_dout => sc_fifo_chn_4109_dout,
        if_empty_n => sc_fifo_chn_4109_empty_n,
        if_read => grp_p_PE_fu_2268_Xin_1_read);

    sc_fifo_chn_5110_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_20_din,
        if_full_n => sc_fifo_chn_5110_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_20_write,
        if_dout => sc_fifo_chn_5110_dout,
        if_empty_n => sc_fifo_chn_5110_empty_n,
        if_read => grp_p_PE_fu_2268_Xin_2_read);

    sc_fifo_chn_3112_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_5_din,
        if_full_n => sc_fifo_chn_3112_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_5_write,
        if_dout => sc_fifo_chn_3112_dout,
        if_empty_n => sc_fifo_chn_3112_empty_n,
        if_read => grp_p_PE_fu_2324_Xin_0_read);

    sc_fifo_chn_4113_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_13_din,
        if_full_n => sc_fifo_chn_4113_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_13_write,
        if_dout => sc_fifo_chn_4113_dout,
        if_empty_n => sc_fifo_chn_4113_empty_n,
        if_read => grp_p_PE_fu_2324_Xin_1_read);

    sc_fifo_chn_5114_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_21_din,
        if_full_n => sc_fifo_chn_5114_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_21_write,
        if_dout => sc_fifo_chn_5114_dout,
        if_empty_n => sc_fifo_chn_5114_empty_n,
        if_read => grp_p_PE_fu_2324_Xin_2_read);

    sc_fifo_chn_3116_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_6_din,
        if_full_n => sc_fifo_chn_3116_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_6_write,
        if_dout => sc_fifo_chn_3116_dout,
        if_empty_n => sc_fifo_chn_3116_empty_n,
        if_read => grp_p_PE_fu_2380_Xin_0_read);

    sc_fifo_chn_4117_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_14_din,
        if_full_n => sc_fifo_chn_4117_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_14_write,
        if_dout => sc_fifo_chn_4117_dout,
        if_empty_n => sc_fifo_chn_4117_empty_n,
        if_read => grp_p_PE_fu_2380_Xin_1_read);

    sc_fifo_chn_5118_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_22_din,
        if_full_n => sc_fifo_chn_5118_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_22_write,
        if_dout => sc_fifo_chn_5118_dout,
        if_empty_n => sc_fifo_chn_5118_empty_n,
        if_read => grp_p_PE_fu_2380_Xin_2_read);

    sc_fifo_chn_3120_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_7_din,
        if_full_n => sc_fifo_chn_3120_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_7_write,
        if_dout => sc_fifo_chn_3120_dout,
        if_empty_n => sc_fifo_chn_3120_empty_n,
        if_read => grp_p_PE_fu_2436_Xin_0_read);

    sc_fifo_chn_4121_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_15_din,
        if_full_n => sc_fifo_chn_4121_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_15_write,
        if_dout => sc_fifo_chn_4121_dout,
        if_empty_n => sc_fifo_chn_4121_empty_n,
        if_read => grp_p_PE_fu_2436_Xin_1_read);

    sc_fifo_chn_5122_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_23_din,
        if_full_n => sc_fifo_chn_5122_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_2_fu_1980_dout_23_write,
        if_dout => sc_fifo_chn_5122_dout,
        if_empty_n => sc_fifo_chn_5122_empty_n,
        if_read => grp_p_PE_fu_2436_Xin_2_read);

    sc_fifo_chn_3124_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2044_dout_0_din,
        if_full_n => sc_fifo_chn_3124_full_n,
        if_write => grp_p_PE_fu_2044_dout_0_write,
        if_dout => sc_fifo_chn_3124_dout,
        if_empty_n => sc_fifo_chn_3124_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_0_read);

    sc_fifo_chn_4125_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2044_dout_1_din,
        if_full_n => sc_fifo_chn_4125_full_n,
        if_write => grp_p_PE_fu_2044_dout_1_write,
        if_dout => sc_fifo_chn_4125_dout,
        if_empty_n => sc_fifo_chn_4125_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_8_read);

    sc_fifo_chn_5126_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2044_dout_2_din,
        if_full_n => sc_fifo_chn_5126_full_n,
        if_write => grp_p_PE_fu_2044_dout_2_write,
        if_dout => sc_fifo_chn_5126_dout,
        if_empty_n => sc_fifo_chn_5126_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_16_read);

    sc_fifo_chn_3128_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2100_dout_0_din,
        if_full_n => sc_fifo_chn_3128_full_n,
        if_write => grp_p_PE_fu_2100_dout_0_write,
        if_dout => sc_fifo_chn_3128_dout,
        if_empty_n => sc_fifo_chn_3128_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_1_read);

    sc_fifo_chn_4129_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2100_dout_1_din,
        if_full_n => sc_fifo_chn_4129_full_n,
        if_write => grp_p_PE_fu_2100_dout_1_write,
        if_dout => sc_fifo_chn_4129_dout,
        if_empty_n => sc_fifo_chn_4129_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_9_read);

    sc_fifo_chn_5130_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2100_dout_2_din,
        if_full_n => sc_fifo_chn_5130_full_n,
        if_write => grp_p_PE_fu_2100_dout_2_write,
        if_dout => sc_fifo_chn_5130_dout,
        if_empty_n => sc_fifo_chn_5130_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_17_read);

    sc_fifo_chn_3132_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2156_dout_0_din,
        if_full_n => sc_fifo_chn_3132_full_n,
        if_write => grp_p_PE_fu_2156_dout_0_write,
        if_dout => sc_fifo_chn_3132_dout,
        if_empty_n => sc_fifo_chn_3132_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_2_read);

    sc_fifo_chn_4133_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2156_dout_1_din,
        if_full_n => sc_fifo_chn_4133_full_n,
        if_write => grp_p_PE_fu_2156_dout_1_write,
        if_dout => sc_fifo_chn_4133_dout,
        if_empty_n => sc_fifo_chn_4133_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_10_read);

    sc_fifo_chn_5134_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2156_dout_2_din,
        if_full_n => sc_fifo_chn_5134_full_n,
        if_write => grp_p_PE_fu_2156_dout_2_write,
        if_dout => sc_fifo_chn_5134_dout,
        if_empty_n => sc_fifo_chn_5134_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_18_read);

    sc_fifo_chn_3136_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2212_dout_0_din,
        if_full_n => sc_fifo_chn_3136_full_n,
        if_write => grp_p_PE_fu_2212_dout_0_write,
        if_dout => sc_fifo_chn_3136_dout,
        if_empty_n => sc_fifo_chn_3136_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_3_read);

    sc_fifo_chn_4137_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2212_dout_1_din,
        if_full_n => sc_fifo_chn_4137_full_n,
        if_write => grp_p_PE_fu_2212_dout_1_write,
        if_dout => sc_fifo_chn_4137_dout,
        if_empty_n => sc_fifo_chn_4137_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_11_read);

    sc_fifo_chn_5138_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2212_dout_2_din,
        if_full_n => sc_fifo_chn_5138_full_n,
        if_write => grp_p_PE_fu_2212_dout_2_write,
        if_dout => sc_fifo_chn_5138_dout,
        if_empty_n => sc_fifo_chn_5138_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_19_read);

    sc_fifo_chn_3140_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2268_dout_0_din,
        if_full_n => sc_fifo_chn_3140_full_n,
        if_write => grp_p_PE_fu_2268_dout_0_write,
        if_dout => sc_fifo_chn_3140_dout,
        if_empty_n => sc_fifo_chn_3140_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_4_read);

    sc_fifo_chn_4141_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2268_dout_1_din,
        if_full_n => sc_fifo_chn_4141_full_n,
        if_write => grp_p_PE_fu_2268_dout_1_write,
        if_dout => sc_fifo_chn_4141_dout,
        if_empty_n => sc_fifo_chn_4141_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_12_read);

    sc_fifo_chn_5142_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2268_dout_2_din,
        if_full_n => sc_fifo_chn_5142_full_n,
        if_write => grp_p_PE_fu_2268_dout_2_write,
        if_dout => sc_fifo_chn_5142_dout,
        if_empty_n => sc_fifo_chn_5142_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_20_read);

    sc_fifo_chn_3144_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2324_dout_0_din,
        if_full_n => sc_fifo_chn_3144_full_n,
        if_write => grp_p_PE_fu_2324_dout_0_write,
        if_dout => sc_fifo_chn_3144_dout,
        if_empty_n => sc_fifo_chn_3144_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_5_read);

    sc_fifo_chn_4145_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2324_dout_1_din,
        if_full_n => sc_fifo_chn_4145_full_n,
        if_write => grp_p_PE_fu_2324_dout_1_write,
        if_dout => sc_fifo_chn_4145_dout,
        if_empty_n => sc_fifo_chn_4145_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_13_read);

    sc_fifo_chn_5146_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2324_dout_2_din,
        if_full_n => sc_fifo_chn_5146_full_n,
        if_write => grp_p_PE_fu_2324_dout_2_write,
        if_dout => sc_fifo_chn_5146_dout,
        if_empty_n => sc_fifo_chn_5146_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_21_read);

    sc_fifo_chn_3148_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2380_dout_0_din,
        if_full_n => sc_fifo_chn_3148_full_n,
        if_write => grp_p_PE_fu_2380_dout_0_write,
        if_dout => sc_fifo_chn_3148_dout,
        if_empty_n => sc_fifo_chn_3148_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_6_read);

    sc_fifo_chn_4149_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2380_dout_1_din,
        if_full_n => sc_fifo_chn_4149_full_n,
        if_write => grp_p_PE_fu_2380_dout_1_write,
        if_dout => sc_fifo_chn_4149_dout,
        if_empty_n => sc_fifo_chn_4149_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_14_read);

    sc_fifo_chn_5150_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2380_dout_2_din,
        if_full_n => sc_fifo_chn_5150_full_n,
        if_write => grp_p_PE_fu_2380_dout_2_write,
        if_dout => sc_fifo_chn_5150_dout,
        if_empty_n => sc_fifo_chn_5150_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_22_read);

    sc_fifo_chn_3152_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2436_dout_0_din,
        if_full_n => sc_fifo_chn_3152_full_n,
        if_write => grp_p_PE_fu_2436_dout_0_write,
        if_dout => sc_fifo_chn_3152_dout,
        if_empty_n => sc_fifo_chn_3152_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_7_read);

    sc_fifo_chn_4153_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2436_dout_1_din,
        if_full_n => sc_fifo_chn_4153_full_n,
        if_write => grp_p_PE_fu_2436_dout_1_write,
        if_dout => sc_fifo_chn_4153_dout,
        if_empty_n => sc_fifo_chn_4153_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_15_read);

    sc_fifo_chn_5154_fifo_U : component fifo_w4_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_fu_2436_dout_2_din,
        if_full_n => sc_fifo_chn_5154_full_n,
        if_write => grp_p_PE_fu_2436_dout_2_write,
        if_dout => sc_fifo_chn_5154_dout,
        if_empty_n => sc_fifo_chn_5154_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_2492_din_23_read);

    sc_fifo_chn_3156_fifo_U : component fifo_w256_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_merge_raw_fu_2492_dout_0_din,
        if_full_n => sc_fifo_chn_3156_full_n,
        if_write => grp_p_sc_stream_merge_raw_fu_2492_dout_0_write,
        if_dout => sc_fifo_chn_3156_dout,
        if_empty_n => sc_fifo_chn_3156_empty_n,
        if_read => grp_p_sc_stream_resize_down_inst_2_fu_2556_din_0_read);

    sc_fifo_chn_4157_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_merge_raw_fu_2492_dout_1_din,
        if_full_n => sc_fifo_chn_4157_full_n,
        if_write => grp_p_sc_stream_merge_raw_fu_2492_dout_1_write,
        if_dout => sc_fifo_chn_4157_dout,
        if_empty_n => sc_fifo_chn_4157_empty_n,
        if_read => grp_p_sc_stream_resize_down_inst_2_fu_2556_din_1_read);

    sc_fifo_chn_5158_fifo_U : component fifo_w32_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_merge_raw_fu_2492_dout_2_din,
        if_full_n => sc_fifo_chn_5158_full_n,
        if_write => grp_p_sc_stream_merge_raw_fu_2492_dout_2_write,
        if_dout => sc_fifo_chn_5158_dout,
        if_empty_n => sc_fifo_chn_5158_empty_n,
        if_read => grp_p_sc_stream_resize_down_inst_2_fu_2556_din_2_read);

    sc_fifo_chn_3160_fifo_U : component fifo_w64_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_0_din,
        if_full_n => sc_fifo_chn_3160_full_n,
        if_write => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_0_write,
        if_dout => sc_fifo_chn_3160_dout,
        if_empty_n => sc_fifo_chn_3160_empty_n,
        if_read => grp_p_sc_stream_last_fix_fu_2578_din_0_read);

    sc_fifo_chn_4161_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_1_din,
        if_full_n => sc_fifo_chn_4161_full_n,
        if_write => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_1_write,
        if_dout => sc_fifo_chn_4161_dout,
        if_empty_n => sc_fifo_chn_4161_empty_n,
        if_read => grp_p_sc_stream_last_fix_fu_2578_din_1_read);

    sc_fifo_chn_5162_fifo_U : component fifo_w8_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_2_din,
        if_full_n => sc_fifo_chn_5162_full_n,
        if_write => grp_p_sc_stream_resize_down_inst_2_fu_2556_dout_2_write,
        if_dout => sc_fifo_chn_5162_dout,
        if_empty_n => sc_fifo_chn_5162_empty_n,
        if_read => grp_p_sc_stream_last_fix_fu_2578_din_2_read);




    ctrl_channel_read <= grp_p_sc_stream_router_fu_1438_ctrl_channel_read;
    ctrl_depth_read <= grp_p_data_buffer_TWO_D_fu_1798_ctrl_depth_read;
    ctrl_image_size_read <= grp_p_data_buffer_TWO_D_fu_1798_ctrl_image_size_read;
    ctrl_replay_read <= grp_p_data_buffer_TWO_D_fu_1798_ctrl_replay_read;
    ctrl_row_N_read <= grp_p_sc_stream_realign_v2_fu_1490_ctrl_read;
    ctrl_row_size_pkg_read <= grp_p_data_buffer_TWO_D_fu_1798_ctrl_row_size_pkg_read;
    ctrl_stride_read <= grp_p_data_buffer_TWO_D_fu_1798_ctrl_stride_read;
    ctrl_window_size_read <= grp_p_data_buffer_TWO_D_fu_1798_ctrl_window_size_read;
    data_sink_0_read <= grp_p_sc_stream_resize_up_inst_1_fu_1416_din_0_read;
    data_sink_1_read <= grp_p_sc_stream_resize_up_inst_1_fu_1416_din_1_read;
    data_sink_2_read <= grp_p_sc_stream_resize_up_inst_1_fu_1416_din_2_read;
    data_source_0_din <= grp_p_sc_stream_last_fix_fu_2578_dout_0_din;
    data_source_0_write <= grp_p_sc_stream_last_fix_fu_2578_dout_0_write;
    data_source_1_din <= grp_p_sc_stream_last_fix_fu_2578_dout_1_din;
    data_source_1_write <= grp_p_sc_stream_last_fix_fu_2578_dout_1_write;
    data_source_2_din <= grp_p_sc_stream_last_fix_fu_2578_dout_2_din;
    data_source_2_write <= grp_p_sc_stream_last_fix_fu_2578_dout_2_write;
    weight_ctrls_in_read <= grp_p_sc_stream_splitter_cloneinst_1_fu_1578_din_read;
end behav;
