<p /><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd">#</td><td class="confluenceTd">Section</td><td class="confluenceTd">Description</td><td class="confluenceTd">coverpoints</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">Perf Counter</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.1</td><td class="confluenceTd">counter enable/disable</td><td class="confluenceTd">check counters count enable/disable</td><td class="confluenceTd">count_enable_bins</td></tr><tr><td class="confluenceTd">1.1.1</td><td class="confluenceTd">couter enable</td><td class="confluenceTd">check counters count only when CNTCR.count_enable = 1</td><td class="confluenceTd">count_enable_bins</td></tr><tr><td class="confluenceTd">1.1.2</td><td class="confluenceTd">counter disable</td><td class="confluenceTd">check the counters don't count when CNTCR.count_enable = 1</td><td class="confluenceTd">count_enable_bins</td></tr><tr><td class="confluenceTd">1.2</td><td class="confluenceTd">count clear</td><td class="confluenceTd">check  CNTCR.count_clear = 1 will clear CNTVR and CNTSR</td><td class="confluenceTd">count_clear_bins</td></tr><tr><td class="confluenceTd">1.3</td><td class="confluenceTd">interrupt</td><td class="confluenceTd">check interrupt is repported in correctable error interruption<br/>check Rollover/Overflow status is also = 1</td><td class="confluenceTd">interrupt_enable_bins</td></tr><tr><td class="confluenceTd">1.4</td><td class="confluenceTd">Rollover/overflow</td><td class="confluenceTd">check Rollover/Overflow status bit is set.<br/>Check status bit is cleard when count clear = 1<br/>test run without interrupt enable = 1</td><td class="confluenceTd">interrupt_enable_bins</td></tr><tr><td class="confluenceTd">1.4.1</td><td class="confluenceTd">Rollover/overflow 32 bits</td><td class="confluenceTd">check when ssr = 0 (case of counting in 32 bits)</td><td class="confluenceTd">ssr_count_bins</td></tr><tr><td class="confluenceTd">1.4.2</td><td class="confluenceTd">Rollover/overflow 64 Bits</td><td class="confluenceTd">check when ssr = 1 (case of counting in 64 bits)</td><td class="confluenceTd">counter_control_bins</td></tr><tr><td class="confluenceTd">1.5</td><td class="confluenceTd">counter control</td><td class="confluenceTd">counting type</td><td class="confluenceTd">counter_control_bins</td></tr><tr><td class="confluenceTd">1.5.1</td><td class="confluenceTd">counter control</td><td class="confluenceTd">Normal counting</td><td class="confluenceTd">counter_control_bins</td></tr><tr><td class="confluenceTd">1.5.2</td><td class="confluenceTd">counter control</td><td class="confluenceTd">AND counting</td><td class="confluenceTd">counter_control_bins</td></tr><tr><td class="confluenceTd">1.5.3</td><td class="confluenceTd">counter control</td><td class="confluenceTd">XOR counting</td><td class="confluenceTd">counter_control_bins</td></tr><tr><td class="confluenceTd">1.6</td><td class="confluenceTd">SSR count</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.6.1</td><td class="confluenceTd">SSR count</td><td class="confluenceTd">CNTCR.ssr = 0 =&gt; clears CNTSR but not CNTVR.</td><td class="confluenceTd">ssr_count_bins</td></tr><tr><td class="confluenceTd">1.6.2</td><td class="confluenceTd">SSR count</td><td class="confluenceTd">CNTCR.ssr = 1  =&gt; counting is in 64 bits</td><td class="confluenceTd">ssr_count_bins</td></tr><tr><td class="confluenceTd">1.6.3</td><td class="confluenceTd">SSR count</td><td class="confluenceTd">CNTCR.ssr = 2  =&gt; CNTSR as LPF (only for OTT)</td><td class="confluenceTd">ssr_count_bins,filter_select_bins</td></tr><tr><td class="confluenceTd">1.6.4</td><td class="confluenceTd">SSR count</td><td class="confluenceTd">CNTCR.ssr = 3  =&gt; CNTSR for max value (only For Interleave)</td><td class="confluenceTd">ssr_count_bins</td></tr><tr><td class="confluenceTd">1.7</td><td class="confluenceTd">IIR Filter select</td><td class="confluenceTd">LOW pass filter coefficients : 1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128</td><td class="confluenceTd">filter_select_bins</td></tr><tr><td class="confluenceTd">1.8</td><td class="confluenceTd">minimum stall period</td><td class="confluenceTd">check different values 0 to 7</td><td class="confluenceTd">minimum_stall_period_bins</td></tr><tr><td class="confluenceTd">1.9</td><td class="confluenceTd">count event first</td><td class="confluenceTd">check value 0 is not selecting an event</td><td class="confluenceTd">count_event_first_bins</td></tr><tr><td class="confluenceTd">1.10</td><td class="confluenceTd">second event first</td><td class="confluenceTd">check value 0 is not selecting an event</td><td class="confluenceTd">count_event_second_bins</td></tr><tr><td class="confluenceTd">1.11</td><td rowspan="16" class="confluenceTd">CHI_AIU_list</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.11.1</td><td class="confluenceTd">SMI_0_Tx_Stall_event</td><td class="confluenceTd">SMI_0_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.11.2</td><td class="confluenceTd">SMI_1_Tx_Stall_event</td><td class="confluenceTd">SMI_1_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.11.3</td><td class="confluenceTd">SMI_2_Tx_Stall_event</td><td class="confluenceTd">SMI_2_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.11.4</td><td class="confluenceTd">SMI_0_Rx_Stall_event</td><td class="confluenceTd">SMI_0_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.11.5</td><td class="confluenceTd">SMI_1_Rx_Stall_event</td><td class="confluenceTd">SMI_1_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.11.6</td><td class="confluenceTd">SMI_2_Rx_Stall_event</td><td class="confluenceTd">SMI_2_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.11.7</td><td class="confluenceTd">Active_OTT_entries</td><td class="confluenceTd">Active_OTT_entries_bins</td></tr><tr><td class="confluenceTd">1.11.8</td><td class="confluenceTd">Captured_SMI_packets</td><td class="confluenceTd">Captured_SMI_packets_bins</td></tr><tr><td class="confluenceTd">1.11.9</td><td class="confluenceTd">Dropped_SMI_packets</td><td class="confluenceTd">Dropped_SMI_packets_bins</td></tr><tr><td class="confluenceTd">1.11.10</td><td class="confluenceTd">Address_Collisions</td><td class="confluenceTd">Address_Collisions_bins</td></tr><tr><td class="confluenceTd">1.11.11</td><td class="confluenceTd">Interleaved_Data</td><td class="confluenceTd">Interleaved_Data_bins</td></tr><tr><td class="confluenceTd">1.11.12</td><td class="confluenceTd">Agent_event_counter</td><td class="confluenceTd">Agent_event_counter_bins</td></tr><tr><td class="confluenceTd">1.11.13</td><td class="confluenceTd">Noc_event_counter</td><td class="confluenceTd">Noc_event_counter_bins</td></tr><tr><td class="confluenceTd">1.11.14</td><td class="confluenceTd">Div_16_counter</td><td class="confluenceTd">Div_16_counter_bins</td></tr><tr><td class="confluenceTd">1.11.15</td><td class="confluenceTd">Number_of_QoS_Starvations</td><td class="confluenceTd">Number_of_QoS_Starvations_bins</td></tr><tr><td class="confluenceTd">1.12</td><td rowspan="35" class="confluenceTd">IOAIU_list</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.12.1</td><td class="confluenceTd">SMI_0_Tx_Stall_event</td><td class="confluenceTd">SMI_0_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.2</td><td class="confluenceTd">SMI_1_Tx_Stall_event</td><td class="confluenceTd">SMI_1_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.3</td><td class="confluenceTd">SMI_2_Tx_Stall_event</td><td class="confluenceTd">SMI_2_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.4</td><td class="confluenceTd">SMI_0_Rx_Stall_event</td><td class="confluenceTd">SMI_0_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.5</td><td class="confluenceTd">SMI_1_Rx_Stall_event</td><td class="confluenceTd">SMI_1_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.6</td><td class="confluenceTd">SMI_2_Rx_Stall_event</td><td class="confluenceTd">SMI_2_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.7</td><td class="confluenceTd">ACE_AW_stall_event</td><td class="confluenceTd">ACE_AW_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.8</td><td class="confluenceTd">ACE_W_stall_event</td><td class="confluenceTd">ACE_W_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.9</td><td class="confluenceTd">ACE_B_stall_event</td><td class="confluenceTd">ACE_B_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.10</td><td class="confluenceTd">ACE_AR_stall_event</td><td class="confluenceTd">ACE_AR_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.11</td><td class="confluenceTd">ACE_R_stall_event</td><td class="confluenceTd">ACE_R_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.12</td><td class="confluenceTd">ACE_AC_stall_event</td><td class="confluenceTd">ACE_AC_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.13</td><td class="confluenceTd">ACE_CD_stall_event</td><td class="confluenceTd">ACE_CD_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.14</td><td class="confluenceTd">ACE_CR_stall_event</td><td class="confluenceTd">ACE_CR_stall_event_bins</td></tr><tr><td class="confluenceTd">1.12.15</td><td class="confluenceTd">Active_OTT_entries</td><td class="confluenceTd">Active_OTT_entries_bins</td></tr><tr><td class="confluenceTd">1.12.16</td><td class="confluenceTd">Captured_SMI_packets</td><td class="confluenceTd">Captured_SMI_packets_bins</td></tr><tr><td class="confluenceTd">1.12.17</td><td class="confluenceTd">Dropped_SMI_packets</td><td class="confluenceTd">Dropped_SMI_packets_bins</td></tr><tr><td class="confluenceTd">1.12.18</td><td class="confluenceTd">Address_Collisions</td><td class="confluenceTd">Address_Collisions_bins</td></tr><tr><td class="confluenceTd">1.12.19</td><td class="confluenceTd">Agent_event_counter</td><td class="confluenceTd">Agent_event_counter_bins</td></tr><tr><td class="confluenceTd">1.12.20</td><td class="confluenceTd">Noc_event_counter</td><td class="confluenceTd">Noc_event_counter_bins</td></tr><tr><td class="confluenceTd">1.12.21</td><td class="confluenceTd">Div_16_counter</td><td class="confluenceTd">Div_16_counter_bins</td></tr><tr><td class="confluenceTd">1.12.22</td><td class="confluenceTd">Number_of_QoS_Starvations                                            </td><td class="confluenceTd">Number_of_QoS_Starvations_bins                                          </td></tr><tr><td class="confluenceTd">1.12.23</td><td class="confluenceTd">specific_read_hit           </td><td class="confluenceTd">specific_read_hit_bins           </td></tr><tr><td class="confluenceTd">1.12.24</td><td class="confluenceTd">specific_write_hit          </td><td class="confluenceTd">specific_write_hit_bins          </td></tr><tr><td class="confluenceTd">1.12.25</td><td class="confluenceTd">specific_snoop_hit          </td><td class="confluenceTd">specific_snoop_hit_bins          </td></tr><tr><td class="confluenceTd">1.12.26</td><td class="confluenceTd">specific_read_miss          </td><td class="confluenceTd">specific_read_miss_bins          </td></tr><tr><td class="confluenceTd">1.12.27</td><td class="confluenceTd">specific_write_miss         </td><td class="confluenceTd">specific_write_miss_bins         </td></tr><tr><td class="confluenceTd">1.12.28</td><td class="confluenceTd">specific_snoop_miss         </td><td class="confluenceTd">specific_snoop_miss_bins       </td></tr><tr><td class="confluenceTd">1.12.29</td><td class="confluenceTd">specific_fill_stall         </td><td class="confluenceTd">specific_fill_stall_bins       </td></tr><tr><td class="confluenceTd">1.12.30</td><td class="confluenceTd">specific_read_stall         </td><td class="confluenceTd">specific_read_stall_bins       </td></tr><tr><td class="confluenceTd">1.12.31</td><td class="confluenceTd">specific_write_stall        </td><td class="confluenceTd">specific_write_stall_bins      </td></tr><tr><td class="confluenceTd">1.12.32</td><td class="confluenceTd">specific_eviction           </td><td class="confluenceTd">specific_eviction_bins           </td></tr><tr><td class="confluenceTd">1.12.33</td><td class="confluenceTd">specific_replay             </td><td class="confluenceTd">specific_replay_bins           </td></tr><tr><td class="confluenceTd">1.12.34</td><td class="confluenceTd">specific_no_ways_to_allocate</td><td class="confluenceTd">specific_no_ways_to_allocate_bins</td></tr><tr><td class="confluenceTd">1.13</td><td rowspan="34" class="confluenceTd">DMI_list</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.13.1</td><td class="confluenceTd">SMI_0_Tx_Stall_event</td><td class="confluenceTd">SMI_0_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.2</td><td class="confluenceTd">SMI_1_Tx_Stall_event</td><td class="confluenceTd">SMI_1_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.3</td><td class="confluenceTd">SMI_2_Tx_Stall_event</td><td class="confluenceTd">SMI_2_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.4</td><td class="confluenceTd">SMI_3_Tx_Stall_event</td><td class="confluenceTd">SMI_3_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.5</td><td class="confluenceTd">SMI_0_Rx_Stall_event</td><td class="confluenceTd">SMI_0_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.6</td><td class="confluenceTd">SMI_1_Rx_Stall_event</td><td class="confluenceTd">SMI_1_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.7</td><td class="confluenceTd">SMI_2_Rx_Stall_event</td><td class="confluenceTd">SMI_2_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.8</td><td class="confluenceTd">SMI_3_Rx_Stall_event</td><td class="confluenceTd">SMI_3_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.9</td><td class="confluenceTd">AXI_AXI_AW_stall_event</td><td class="confluenceTd">AXI_AXI_AW_stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.10</td><td class="confluenceTd">AXI_AXI_W_stall_event </td><td class="confluenceTd">AXI_AXI_W_stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.11</td><td class="confluenceTd">AXI_AXI_B_stall_event </td><td class="confluenceTd">AXI_AXI_B_stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.12</td><td class="confluenceTd">AXI_AXI_AR_stall_event</td><td class="confluenceTd">AXI_AXI_AR_stall_event_bins</td></tr><tr><td class="confluenceTd">1.13.13</td><td class="confluenceTd">AXI_AXI_R_stall_event </td><td class="confluenceTd">AXI_AXI_R_stall_event_bins </td></tr><tr><td class="confluenceTd">1.13.14</td><td class="confluenceTd">Active_WTT_entries</td><td class="confluenceTd">Active_WTT_entries_bins</td></tr><tr><td class="confluenceTd">1.13.15</td><td class="confluenceTd">Active_RTT_entries</td><td class="confluenceTd">Active_RTT_entries_bins</td></tr><tr><td class="confluenceTd">1.13.16</td><td class="confluenceTd">Captured_SMI_packets</td><td class="confluenceTd">Captured_SMI_packets_bins</td></tr><tr><td class="confluenceTd">1.13.17</td><td class="confluenceTd">Dropped_SMI_packets</td><td class="confluenceTd">Dropped_SMI_packets_bins</td></tr><tr><td class="confluenceTd">1.13.18</td><td class="confluenceTd">Address_Collisions</td><td class="confluenceTd">Address_Collisions_bins</td></tr><tr><td class="confluenceTd">1.13.19</td><td class="confluenceTd">Number_of_Merge_events</td><td class="confluenceTd">Number_of_Merge_events_bins</td></tr><tr><td class="confluenceTd">1.13.20</td><td class="confluenceTd">Number_of_System_visible_Txn</td><td class="confluenceTd">Number_of_System_visible_Txn_bins</td></tr><tr><td class="confluenceTd">1.13.21</td><td class="confluenceTd">Div_16_counter</td><td class="confluenceTd">Div_16_counter_bins</td></tr><tr><td class="confluenceTd">1.13.22</td><td class="confluenceTd">Number_of_QoS_Starvations </td><td class="confluenceTd">Number_of_QoS_Starvations_bins </td></tr><tr><td class="confluenceTd">1.13.23</td><td class="confluenceTd">Cache_read_hit</td><td class="confluenceTd">Cache_read_hit_bins</td></tr><tr><td class="confluenceTd">1.13.24</td><td class="confluenceTd">Cache_write_hit</td><td class="confluenceTd">Cache_write_hit_bins</td></tr><tr><td class="confluenceTd">1.13.25</td><td class="confluenceTd">Cache_CMO_hit</td><td class="confluenceTd">Cache_CMO_hit_bins</td></tr><tr><td class="confluenceTd">1.13.26</td><td class="confluenceTd">Cache_eviction</td><td class="confluenceTd">Cache_eviction_bins</td></tr><tr><td class="confluenceTd">1.13.27</td><td class="confluenceTd">Cache_no_ways_to_allocate</td><td class="confluenceTd">Cache_no_ways_to_allocate_bins</td></tr><tr><td class="confluenceTd">1.13.28</td><td class="confluenceTd">Cache_fill_stall</td><td class="confluenceTd">Cache_fill_stall_bins</td></tr><tr><td class="confluenceTd">1.13.29</td><td class="confluenceTd">Cache_read_stall</td><td class="confluenceTd">Cache_read_stall_bins</td></tr><tr><td class="confluenceTd">1.13.30</td><td class="confluenceTd">Cache_write_stall</td><td class="confluenceTd">Cache_write_stall</td></tr><tr><td class="confluenceTd">1.13.31</td><td class="confluenceTd">Cache_replay</td><td class="confluenceTd">Cache_replay_bins</td></tr><tr><td class="confluenceTd">1.13.32</td><td class="confluenceTd">Cache_read_miss</td><td class="confluenceTd">Cache_read_miss_bins</td></tr><tr><td class="confluenceTd">1.13.33</td><td class="confluenceTd">Cache_write_miss</td><td class="confluenceTd">Cache_write_miss_bins</td></tr><tr><td class="confluenceTd">1.14</td><td rowspan="18" class="confluenceTd">DII_list</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.14.1</td><td class="confluenceTd">SMI_0_Tx_Stall_event</td><td class="confluenceTd">SMI_0_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.2</td><td class="confluenceTd">SMI_1_Tx_Stall_event</td><td class="confluenceTd">SMI_1_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.3</td><td class="confluenceTd">SMI_2_Tx_Stall_event</td><td class="confluenceTd">SMI_2_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.4</td><td class="confluenceTd">SMI_0_Rx_Stall_event</td><td class="confluenceTd">SMI_0_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.5</td><td class="confluenceTd">SMI_1_Rx_Stall_event</td><td class="confluenceTd">SMI_1_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.6</td><td class="confluenceTd">SMI_2_Rx_Stall_event</td><td class="confluenceTd">SMI_2_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.7</td><td class="confluenceTd">AXI_AXI_AW_stall_event</td><td class="confluenceTd">AXI_AXI_AW_stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.8</td><td class="confluenceTd">AXI_AXI_W_stall_event</td><td class="confluenceTd">AXI_AXI_W_stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.9</td><td class="confluenceTd">AXI_AXI_B_stall_event</td><td class="confluenceTd">AXI_AXI_B_stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.10</td><td class="confluenceTd">AXI_AXI_AR_stall_event</td><td class="confluenceTd">AXI_AXI_AR_stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.11</td><td class="confluenceTd">AXI_AXI_R_stall_event</td><td class="confluenceTd">AXI_AXI_R_stall_event_bins</td></tr><tr><td class="confluenceTd">1.14.12</td><td class="confluenceTd">Active_WTT_entries</td><td class="confluenceTd">Active_WTT_entries_bins</td></tr><tr><td class="confluenceTd">1.14.13</td><td class="confluenceTd">Active_RTT_entries</td><td class="confluenceTd">Active_RTT_entries_bins</td></tr><tr><td class="confluenceTd">1.14.14</td><td class="confluenceTd">Captured_SMI_pack</td><td class="confluenceTd">Captured_SMI_pack_bins</td></tr><tr><td class="confluenceTd">1.14.15</td><td class="confluenceTd">Dropped_SMI_packe</td><td class="confluenceTd">Dropped_SMI_packe_bins</td></tr><tr><td class="confluenceTd">1.14.16</td><td class="confluenceTd">Address_Collisions</td><td class="confluenceTd">Address_Collisions_bins</td></tr><tr><td class="confluenceTd">1.14.17</td><td class="confluenceTd">Div_16_counte</td><td class="confluenceTd">Div_16_counte_bins</td></tr><tr><td class="confluenceTd">1.15</td><td rowspan="16" class="confluenceTd">DCE_list</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.15.1</td><td class="confluenceTd">SMI_0_Tx_Stall_event</td><td class="confluenceTd">SMI_0_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.15.2</td><td class="confluenceTd">SMI_1_Tx_Stall_event</td><td class="confluenceTd">SMI_1_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.15.3</td><td class="confluenceTd">SMI_2_Tx_Stall_event</td><td class="confluenceTd">SMI_2_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.15.4</td><td class="confluenceTd">SMI_0_Rx_Stall_event</td><td class="confluenceTd">SMI_0_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.15.5</td><td class="confluenceTd">SMI_1_Rx_Stall_event</td><td class="confluenceTd">SMI_1_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.15.6</td><td class="confluenceTd">SMI_2_Rx_Stall_event</td><td class="confluenceTd">SMI_2_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.15.7</td><td class="confluenceTd">Active_ATT_entries</td><td class="confluenceTd">Active_ATT_entries_bins</td></tr><tr><td class="confluenceTd">1.15.8</td><td class="confluenceTd">Address_Collisions</td><td class="confluenceTd">Address_Collisions_bins</td></tr><tr><td class="confluenceTd">1.15.9</td><td class="confluenceTd">SF_hit</td><td class="confluenceTd">SF_hit_bins</td></tr><tr><td class="confluenceTd">1.15.10</td><td class="confluenceTd">SF_miss</td><td class="confluenceTd">SF_miss_bins</td></tr><tr><td class="confluenceTd">1.15.11</td><td class="confluenceTd">SF_recall</td><td class="confluenceTd">SF_recall_bins</td></tr><tr><td class="confluenceTd">1.15.12</td><td class="confluenceTd">Snoop_rsp_miss</td><td class="confluenceTd">Snoop_rsp_miss_bins</td></tr><tr><td class="confluenceTd">1.15.13</td><td class="confluenceTd">Snopp_rsp_Owner_transfer</td><td class="confluenceTd">Snopp_rsp_Owner_transfer_bins</td></tr><tr><td class="confluenceTd">1.15.14</td><td class="confluenceTd">Div_16_counter</td><td class="confluenceTd">Div_16_counter_bins</td></tr><tr><td class="confluenceTd">1.15.15</td><td class="confluenceTd">Number_of_QoS_Starvations</td><td class="confluenceTd">Number_of_QoS_Starvations_bins</td></tr><tr><td class="confluenceTd">1.16</td><td rowspan="10" class="confluenceTd">DVE_list</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1.16.1</td><td class="confluenceTd">SMI_0_Tx_Stall_event</td><td class="confluenceTd">SMI_0_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.16.2</td><td class="confluenceTd">SMI_1_Tx_Stall_event</td><td class="confluenceTd">SMI_1_Tx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.16.3</td><td class="confluenceTd">SMI_0_Rx_Stall_event</td><td class="confluenceTd">SMI_0_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.16.4</td><td class="confluenceTd">SMI_1_Rx_Stall_event</td><td class="confluenceTd">SMI_1_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.16.5</td><td class="confluenceTd">SMI_2_Rx_Stall_event</td><td class="confluenceTd">SMI_2_Rx_Stall_event_bins</td></tr><tr><td class="confluenceTd">1.16.6</td><td class="confluenceTd">Active_STT_entries</td><td class="confluenceTd">Active_STT_entries_bins</td></tr><tr><td class="confluenceTd">1.16.7</td><td class="confluenceTd">Captured_DtwDbgReq_packets</td><td class="confluenceTd">Captured_DtwDbgReq_packets_bins</td></tr><tr><td class="confluenceTd">1.16.8</td><td class="confluenceTd">Dropped_DtwDbgReq_packets</td><td class="confluenceTd">Dropped_DtwDbgReq_packets_bins</td></tr><tr><td class="confluenceTd">1.16.9</td><td class="confluenceTd">Div_16_counter</td><td class="confluenceTd">Div_16_counter_bins</td></tr></tbody></table></div>