
*** Running vivado
    with args -log SPI_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_master.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source SPI_master.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.598 ; gain = 21.023 ; free physical = 3402 ; free virtual = 14757
Command: synth_design -top SPI_master -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19167
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.281 ; gain = 377.801 ; free physical = 2379 ; free virtual = 13768
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SPI_master' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:59]
WARNING: [Synth 8-614] signal 'MOSI_TEMP' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
WARNING: [Synth 8-614] signal 'CPHA' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
WARNING: [Synth 8-614] signal 'DATA_COUNTER' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
WARNING: [Synth 8-614] signal 'MOSI_REG' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
WARNING: [Synth 8-614] signal 'MISO' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
WARNING: [Synth 8-614] signal 'MISO_REG' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
WARNING: [Synth 8-614] signal 'CPOL' is read in the process but is not in the sensitivity list [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'SPI_master' (0#1) [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:59]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:164]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2105.250 ; gain = 445.770 ; free physical = 2286 ; free virtual = 13678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2123.062 ; gain = 463.582 ; free physical = 2284 ; free virtual = 13676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2123.062 ; gain = 463.582 ; free physical = 2284 ; free virtual = 13676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2123.062 ; gain = 0.000 ; free physical = 2284 ; free virtual = 13676
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPI_master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPI_master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.812 ; gain = 0.000 ; free physical = 2253 ; free virtual = 13659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.812 ; gain = 0.000 ; free physical = 2253 ; free virtual = 13659
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2249 ; free virtual = 13655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2249 ; free virtual = 13655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2249 ; free virtual = 13655
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'SPI_master'
WARNING: [Synth 8-327] inferring latch for variable 'SCK_EN_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:116]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
            s_transceive |                              010 |                               01
                  s_stop |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'SPI_master'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'SS_REG_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'MOSI_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'MOUT_REG_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:202]
WARNING: [Synth 8-327] inferring latch for variable 'M_Ready_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'M_Done_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'DATA_COUNTER_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'MOSI_REG_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:135]
WARNING: [Synth 8-327] inferring latch for variable 'MISO_REG_reg' [/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.srcs/sources_1/new/SPI_master.vhd:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2248 ; free virtual = 13655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   3 Input    8 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2230 ; free virtual = 13643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2221 ; free virtual = 13641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2221 ; free virtual = 13641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2221 ; free virtual = 13641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |    20|
|5     |LUT3   |     5|
|6     |LUT4   |    15|
|7     |LUT5   |    42|
|8     |LUT6   |    27|
|9     |FDCE   |     2|
|10    |FDPE   |     1|
|11    |FDRE   |    34|
|12    |LD     |    66|
|13    |IBUF   |    14|
|14    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2219 ; free virtual = 13639
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2257.812 ; gain = 463.582 ; free physical = 2220 ; free virtual = 13640
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.812 ; gain = 598.332 ; free physical = 2220 ; free virtual = 13640
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2257.812 ; gain = 0.000 ; free physical = 2218 ; free virtual = 13640
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.812 ; gain = 0.000 ; free physical = 2481 ; free virtual = 13904
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  LD => LDCE: 66 instances

Synth Design complete | Checksum: 8e06c00e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2257.812 ; gain = 959.215 ; free physical = 2481 ; free virtual = 13904
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1799.252; main = 1493.913; forked = 357.271
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3199.004; main = 2257.816; forked = 973.203
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/SPI_master_1/SPI_master_1.runs/synth_1/SPI_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SPI_master_utilization_synth.rpt -pb SPI_master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 10:16:16 2023...
