$date
	Tue Jul 16 16:44:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 8 ! data [7:0] $end
$scope module DUT $end
$var wire 8 " data [7:0] $end
$var wire 4 # sum [3:0] $end
$scope begin loop_1[0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope begin loop_1[1] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[2] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[3] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[4] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[5] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[6] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[7] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$scope begin loop_1[8] $end
$scope begin genblk3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#10000
b10 #
b10001 !
b10001 "
#20000
b100 #
b1100110 !
b1100110 "
#30000
b11 #
b11001000 !
b11001000 "
#40000
b10 #
b11 !
b11 "
#50000
