
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000af8  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080af8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  00080f2c  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004b8  00080fb0  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008b8  000813b0  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004971  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000d16  00000000  00000000  00024e27  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000d78  00000000  00000000  00025b3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000158  00000000  00000000  000268b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000118  00000000  00000000  00026a0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012355  00000000  00000000  00026b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003233  00000000  00000000  00038e7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054f74  00000000  00000000  0003c0ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000048c  00000000  00000000  00091024  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	b8 08 00 20 d9 03 08 00 d5 03 08 00 d5 03 08 00     ... ............
   80010:	d5 03 08 00 d5 03 08 00 d5 03 08 00 00 00 00 00     ................
	...
   8002c:	d5 03 08 00 d5 03 08 00 00 00 00 00 d5 03 08 00     ................
   8003c:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   8004c:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   8005c:	d5 03 08 00 95 08 08 00 d5 03 08 00 00 00 00 00     ................
   8006c:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
	...
   80084:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   80094:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   800a4:	00 00 00 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   800b4:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   800c4:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   800d4:	d5 03 08 00 d5 03 08 00 d5 03 08 00 d5 03 08 00     ................
   800e4:	d5 03 08 00 d5 03 08 00 65 03 08 00 d5 03 08 00     ........e.......

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080af8 	.word	0x00080af8

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080af8 	.word	0x00080af8
   80154:	20000438 	.word	0x20000438
   80158:	00080af8 	.word	0x00080af8
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80162:	1857      	adds	r7, r2, r1
   80164:	2f08      	cmp	r7, #8
   80166:	bfd4      	ite	le
   80168:	2300      	movle	r3, #0
   8016a:	2301      	movgt	r3, #1
   8016c:	2908      	cmp	r1, #8
   8016e:	bf98      	it	ls
   80170:	2a08      	cmpls	r2, #8
   80172:	d85c      	bhi.n	8022e <can_init+0xce>
   80174:	460d      	mov	r5, r1
   80176:	2b00      	cmp	r3, #0
   80178:	d159      	bne.n	8022e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8017a:	4a2e      	ldr	r2, [pc, #184]	; (80234 <can_init+0xd4>)
   8017c:	6813      	ldr	r3, [r2, #0]
   8017e:	f023 0301 	bic.w	r3, r3, #1
   80182:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80184:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80186:	4b2c      	ldr	r3, [pc, #176]	; (80238 <can_init+0xd8>)
   80188:	f44f 7440 	mov.w	r4, #768	; 0x300
   8018c:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8018e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80190:	f024 0403 	bic.w	r4, r4, #3
   80194:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80196:	2403      	movs	r4, #3
   80198:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   8019a:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8019c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801a0:	4c26      	ldr	r4, [pc, #152]	; (8023c <can_init+0xdc>)
   801a2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801ae:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801b2:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801b4:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801b6:	e019      	b.n	801ec <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b8:	481e      	ldr	r0, [pc, #120]	; (80234 <can_init+0xd4>)
   801ba:	f101 0310 	add.w	r3, r1, #16
   801be:	015b      	lsls	r3, r3, #5
   801c0:	18c2      	adds	r2, r0, r3
   801c2:	2600      	movs	r6, #0
   801c4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801c6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801ca:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801ce:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801d2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   801d6:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801d8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   801dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   801e0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801e4:	2301      	movs	r3, #1
   801e6:	408b      	lsls	r3, r1
   801e8:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ea:	3101      	adds	r1, #1
   801ec:	42b9      	cmp	r1, r7
   801ee:	dde3      	ble.n	801b8 <can_init+0x58>
   801f0:	2300      	movs	r3, #0
   801f2:	e00d      	b.n	80210 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801f4:	490f      	ldr	r1, [pc, #60]	; (80234 <can_init+0xd4>)
   801f6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   801fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   801fe:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80202:	f103 0210 	add.w	r2, r3, #16
   80206:	0152      	lsls	r2, r2, #5
   80208:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8020c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8020e:	3301      	adds	r3, #1
   80210:	42ab      	cmp	r3, r5
   80212:	dbef      	blt.n	801f4 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80214:	4b07      	ldr	r3, [pc, #28]	; (80234 <can_init+0xd4>)
   80216:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80218:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8021c:	4a08      	ldr	r2, [pc, #32]	; (80240 <can_init+0xe0>)
   8021e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80220:	681a      	ldr	r2, [r3, #0]
   80222:	f042 0201 	orr.w	r2, r2, #1
   80226:	601a      	str	r2, [r3, #0]

	return 0;
   80228:	2000      	movs	r0, #0
}
   8022a:	bcf0      	pop	{r4, r5, r6, r7}
   8022c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8022e:	2001      	movs	r0, #1
   80230:	e7fb      	b.n	8022a <can_init+0xca>
   80232:	bf00      	nop
   80234:	400b4000 	.word	0x400b4000
   80238:	400e0e00 	.word	0x400e0e00
   8023c:	1000102b 	.word	0x1000102b
   80240:	e000e100 	.word	0xe000e100

00080244 <can_init_def_tx_rx_mb>:
{
   80244:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80246:	2202      	movs	r2, #2
   80248:	2101      	movs	r1, #1
   8024a:	4b01      	ldr	r3, [pc, #4]	; (80250 <can_init_def_tx_rx_mb+0xc>)
   8024c:	4798      	blx	r3
}
   8024e:	bd08      	pop	{r3, pc}
   80250:	00080161 	.word	0x00080161

00080254 <can_send>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_send(CAN_MESSAGE* can_msg, uint8_t tx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[tx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80254:	014b      	lsls	r3, r1, #5
   80256:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8025a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8025e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80262:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80266:	d036      	beq.n	802d6 <can_send+0x82>
	{
		//Set message ID and use CAN 2.0B protocol
		CAN0->CAN_MB[tx_mb_id].CAN_MID = CAN_MID_MIDvA(can_msg->id) | CAN_MID_MIDE ;
   80268:	8803      	ldrh	r3, [r0, #0]
   8026a:	4a1c      	ldr	r2, [pc, #112]	; (802dc <can_send+0x88>)
   8026c:	ea02 4283 	and.w	r2, r2, r3, lsl #18
   80270:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80274:	014b      	lsls	r3, r1, #5
   80276:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8027e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		
		//Make sure message is not to long
		if(can_msg->data_length > 7){
   80282:	7883      	ldrb	r3, [r0, #2]
   80284:	2b07      	cmp	r3, #7
   80286:	d901      	bls.n	8028c <can_send+0x38>
			can_msg->data_length = 7;
   80288:	2307      	movs	r3, #7
   8028a:	7083      	strb	r3, [r0, #2]
			//Message is to long, sending only the first 8 bytes
		}
		//Put message in can data registers
		CAN0->CAN_MB[tx_mb_id].CAN_MDL = can_msg->data[3] << 24 | can_msg->data[2] << 16 | can_msg->data[1] << 8 | can_msg->data[0];
   8028c:	7982      	ldrb	r2, [r0, #6]
   8028e:	7943      	ldrb	r3, [r0, #5]
   80290:	041b      	lsls	r3, r3, #16
   80292:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   80296:	7902      	ldrb	r2, [r0, #4]
   80298:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   8029c:	78c2      	ldrb	r2, [r0, #3]
   8029e:	4313      	orrs	r3, r2
   802a0:	0149      	lsls	r1, r1, #5
   802a2:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   802a6:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   802aa:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
		CAN0->CAN_MB[tx_mb_id].CAN_MDH = can_msg->data[7] << 24 | can_msg->data[6] << 16 | can_msg->data[5] << 8 | can_msg->data[4];
   802ae:	7a82      	ldrb	r2, [r0, #10]
   802b0:	7a43      	ldrb	r3, [r0, #9]
   802b2:	041b      	lsls	r3, r3, #16
   802b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   802b8:	7a02      	ldrb	r2, [r0, #8]
   802ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   802be:	79c2      	ldrb	r2, [r0, #7]
   802c0:	4313      	orrs	r3, r2
   802c2:	f8c1 3218 	str.w	r3, [r1, #536]	; 0x218
		
		//Set message length and mailbox ready to send
		CAN0->CAN_MB[tx_mb_id].CAN_MCR = (can_msg->data_length << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   802c6:	7883      	ldrb	r3, [r0, #2]
   802c8:	041b      	lsls	r3, r3, #16
   802ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802ce:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d2:	2000      	movs	r0, #0
   802d4:	4770      	bx	lr
	}
	
	else //Mailbox busy
	{
		return 1;
   802d6:	2001      	movs	r0, #1
	}
	
}
   802d8:	4770      	bx	lr
   802da:	bf00      	nop
   802dc:	1ffc0000 	.word	0x1ffc0000

000802e0 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   802e0:	014b      	lsls	r3, r1, #5
   802e2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802e6:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   802ee:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   802f2:	d033      	beq.n	8035c <can_receive+0x7c>
{
   802f4:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   802f6:	014b      	lsls	r3, r1, #5
   802f8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802fc:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80300:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80304:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80308:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8030c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80310:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80312:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   80316:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8031a:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8031c:	2300      	movs	r3, #0
   8031e:	e003      	b.n	80328 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80320:	18c6      	adds	r6, r0, r3
   80322:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80324:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   80326:	3301      	adds	r3, #1
   80328:	42ab      	cmp	r3, r5
   8032a:	da05      	bge.n	80338 <can_receive+0x58>
			if(i < 4)
   8032c:	2b03      	cmp	r3, #3
   8032e:	dcf7      	bgt.n	80320 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80330:	18c6      	adds	r6, r0, r3
   80332:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   80334:	0a24      	lsrs	r4, r4, #8
   80336:	e7f6      	b.n	80326 <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   80338:	4b09      	ldr	r3, [pc, #36]	; (80360 <can_receive+0x80>)
   8033a:	f101 0210 	add.w	r2, r1, #16
   8033e:	0152      	lsls	r2, r2, #5
   80340:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80344:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   80346:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   8034a:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   8034e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80352:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   80356:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   80358:	bc70      	pop	{r4, r5, r6}
   8035a:	4770      	bx	lr
		return 1;
   8035c:	2001      	movs	r0, #1
   8035e:	4770      	bx	lr
   80360:	400b4000 	.word	0x400b4000

00080364 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80364:	b510      	push	{r4, lr}
   80366:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   80368:	4b15      	ldr	r3, [pc, #84]	; (803c0 <CAN0_Handler+0x5c>)
   8036a:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   8036c:	f014 0f06 	tst.w	r4, #6
   80370:	d019      	beq.n	803a6 <CAN0_Handler+0x42>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   80372:	f014 0f02 	tst.w	r4, #2
   80376:	d108      	bne.n	8038a <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80378:	f014 0f04 	tst.w	r4, #4
   8037c:	d00a      	beq.n	80394 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   8037e:	2102      	movs	r1, #2
   80380:	a801      	add	r0, sp, #4
   80382:	4b10      	ldr	r3, [pc, #64]	; (803c4 <CAN0_Handler+0x60>)
   80384:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80386:	2300      	movs	r3, #0
   80388:	e009      	b.n	8039e <CAN0_Handler+0x3a>
			can_receive(&message, 1);
   8038a:	2101      	movs	r1, #1
   8038c:	a801      	add	r0, sp, #4
   8038e:	4b0d      	ldr	r3, [pc, #52]	; (803c4 <CAN0_Handler+0x60>)
   80390:	4798      	blx	r3
   80392:	e7f8      	b.n	80386 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80394:	480c      	ldr	r0, [pc, #48]	; (803c8 <CAN0_Handler+0x64>)
   80396:	4b0d      	ldr	r3, [pc, #52]	; (803cc <CAN0_Handler+0x68>)
   80398:	4798      	blx	r3
   8039a:	e7f4      	b.n	80386 <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   8039c:	3301      	adds	r3, #1
   8039e:	f89d 2006 	ldrb.w	r2, [sp, #6]
   803a2:	4293      	cmp	r3, r2
   803a4:	dbfa      	blt.n	8039c <CAN0_Handler+0x38>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   803a6:	f014 0f01 	tst.w	r4, #1
   803aa:	d002      	beq.n	803b2 <CAN0_Handler+0x4e>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   803ac:	2201      	movs	r2, #1
   803ae:	4b04      	ldr	r3, [pc, #16]	; (803c0 <CAN0_Handler+0x5c>)
   803b0:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   803b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
   803b6:	4b06      	ldr	r3, [pc, #24]	; (803d0 <CAN0_Handler+0x6c>)
   803b8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   803bc:	b004      	add	sp, #16
   803be:	bd10      	pop	{r4, pc}
   803c0:	400b4000 	.word	0x400b4000
   803c4:	000802e1 	.word	0x000802e1
   803c8:	00080a6c 	.word	0x00080a6c
   803cc:	000807e5 	.word	0x000807e5
   803d0:	e000e100 	.word	0xe000e100

000803d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   803d4:	e7fe      	b.n	803d4 <Dummy_Handler>
	...

000803d8 <Reset_Handler>:
{
   803d8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   803da:	4b11      	ldr	r3, [pc, #68]	; (80420 <Reset_Handler+0x48>)
   803dc:	4a11      	ldr	r2, [pc, #68]	; (80424 <Reset_Handler+0x4c>)
   803de:	429a      	cmp	r2, r3
   803e0:	d009      	beq.n	803f6 <Reset_Handler+0x1e>
   803e2:	4b0f      	ldr	r3, [pc, #60]	; (80420 <Reset_Handler+0x48>)
   803e4:	4a0f      	ldr	r2, [pc, #60]	; (80424 <Reset_Handler+0x4c>)
   803e6:	e003      	b.n	803f0 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   803e8:	6811      	ldr	r1, [r2, #0]
   803ea:	6019      	str	r1, [r3, #0]
   803ec:	3304      	adds	r3, #4
   803ee:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   803f0:	490d      	ldr	r1, [pc, #52]	; (80428 <Reset_Handler+0x50>)
   803f2:	428b      	cmp	r3, r1
   803f4:	d3f8      	bcc.n	803e8 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   803f6:	4b0d      	ldr	r3, [pc, #52]	; (8042c <Reset_Handler+0x54>)
   803f8:	e002      	b.n	80400 <Reset_Handler+0x28>
                *pDest++ = 0;
   803fa:	2200      	movs	r2, #0
   803fc:	601a      	str	r2, [r3, #0]
   803fe:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   80400:	4a0b      	ldr	r2, [pc, #44]	; (80430 <Reset_Handler+0x58>)
   80402:	4293      	cmp	r3, r2
   80404:	d3f9      	bcc.n	803fa <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80406:	4b0b      	ldr	r3, [pc, #44]	; (80434 <Reset_Handler+0x5c>)
   80408:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8040c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80410:	4a09      	ldr	r2, [pc, #36]	; (80438 <Reset_Handler+0x60>)
   80412:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80414:	4b09      	ldr	r3, [pc, #36]	; (8043c <Reset_Handler+0x64>)
   80416:	4798      	blx	r3
        main();
   80418:	4b09      	ldr	r3, [pc, #36]	; (80440 <Reset_Handler+0x68>)
   8041a:	4798      	blx	r3
   8041c:	e7fe      	b.n	8041c <Reset_Handler+0x44>
   8041e:	bf00      	nop
   80420:	20000000 	.word	0x20000000
   80424:	00080af8 	.word	0x00080af8
   80428:	20000434 	.word	0x20000434
   8042c:	20000434 	.word	0x20000434
   80430:	200004b8 	.word	0x200004b8
   80434:	00080000 	.word	0x00080000
   80438:	e000ed00 	.word	0xe000ed00
   8043c:	000808fd 	.word	0x000808fd
   80440:	000804e9 	.word	0x000804e9

00080444 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80444:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80448:	4a20      	ldr	r2, [pc, #128]	; (804cc <SystemInit+0x88>)
   8044a:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   8044c:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80450:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   80452:	4b1f      	ldr	r3, [pc, #124]	; (804d0 <SystemInit+0x8c>)
   80454:	6a1b      	ldr	r3, [r3, #32]
   80456:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8045a:	d107      	bne.n	8046c <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   8045c:	4a1d      	ldr	r2, [pc, #116]	; (804d4 <SystemInit+0x90>)
   8045e:	4b1c      	ldr	r3, [pc, #112]	; (804d0 <SystemInit+0x8c>)
   80460:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   80462:	4b1b      	ldr	r3, [pc, #108]	; (804d0 <SystemInit+0x8c>)
   80464:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80466:	f013 0f01 	tst.w	r3, #1
   8046a:	d0fa      	beq.n	80462 <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   8046c:	4a1a      	ldr	r2, [pc, #104]	; (804d8 <SystemInit+0x94>)
   8046e:	4b18      	ldr	r3, [pc, #96]	; (804d0 <SystemInit+0x8c>)
   80470:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   80472:	4b17      	ldr	r3, [pc, #92]	; (804d0 <SystemInit+0x8c>)
   80474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80476:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8047a:	d0fa      	beq.n	80472 <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   8047c:	4a14      	ldr	r2, [pc, #80]	; (804d0 <SystemInit+0x8c>)
   8047e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80480:	f023 0303 	bic.w	r3, r3, #3
   80484:	f043 0301 	orr.w	r3, r3, #1
   80488:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   8048a:	4b11      	ldr	r3, [pc, #68]	; (804d0 <SystemInit+0x8c>)
   8048c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8048e:	f013 0f08 	tst.w	r3, #8
   80492:	d0fa      	beq.n	8048a <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80494:	4a11      	ldr	r2, [pc, #68]	; (804dc <SystemInit+0x98>)
   80496:	4b0e      	ldr	r3, [pc, #56]	; (804d0 <SystemInit+0x8c>)
   80498:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   8049a:	4b0d      	ldr	r3, [pc, #52]	; (804d0 <SystemInit+0x8c>)
   8049c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8049e:	f013 0f02 	tst.w	r3, #2
   804a2:	d0fa      	beq.n	8049a <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804a4:	2211      	movs	r2, #17
   804a6:	4b0a      	ldr	r3, [pc, #40]	; (804d0 <SystemInit+0x8c>)
   804a8:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804aa:	4b09      	ldr	r3, [pc, #36]	; (804d0 <SystemInit+0x8c>)
   804ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ae:	f013 0f08 	tst.w	r3, #8
   804b2:	d0fa      	beq.n	804aa <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   804b4:	2212      	movs	r2, #18
   804b6:	4b06      	ldr	r3, [pc, #24]	; (804d0 <SystemInit+0x8c>)
   804b8:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804ba:	4b05      	ldr	r3, [pc, #20]	; (804d0 <SystemInit+0x8c>)
   804bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804be:	f013 0f08 	tst.w	r3, #8
   804c2:	d0fa      	beq.n	804ba <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   804c4:	4a06      	ldr	r2, [pc, #24]	; (804e0 <SystemInit+0x9c>)
   804c6:	4b07      	ldr	r3, [pc, #28]	; (804e4 <SystemInit+0xa0>)
   804c8:	601a      	str	r2, [r3, #0]
   804ca:	4770      	bx	lr
   804cc:	400e0a00 	.word	0x400e0a00
   804d0:	400e0600 	.word	0x400e0600
   804d4:	00370809 	.word	0x00370809
   804d8:	01370809 	.word	0x01370809
   804dc:	200d3f01 	.word	0x200d3f01
   804e0:	0501bd00 	.word	0x0501bd00
   804e4:	20000000 	.word	0x20000000

000804e8 <main>:
#include "can_controller.h"
#include "can_interrupt.h"
#include <string.h>

int main(void)
{
   804e8:	b500      	push	{lr}
   804ea:	b085      	sub	sp, #20
    SystemInit();
   804ec:	4b10      	ldr	r3, [pc, #64]	; (80530 <main+0x48>)
   804ee:	4798      	blx	r3
	configure_uart();
   804f0:	4b10      	ldr	r3, [pc, #64]	; (80534 <main+0x4c>)
   804f2:	4798      	blx	r3
	// PHASE2 = 7
	// can_br = 0b00000000 00101001 00110111 01110111
	
	uint32_t can_br = 0x00293777;
	
	can_init_def_tx_rx_mb(can_br);
   804f4:	4810      	ldr	r0, [pc, #64]	; (80538 <main+0x50>)
   804f6:	4b11      	ldr	r3, [pc, #68]	; (8053c <main+0x54>)
   804f8:	4798      	blx	r3
	
    // LED is on PA19 and PA20
    
    // PER: PIO Enable Register
	// OER: Output Enable Register
    PIOA->PIO_PER = PIO_PER_P19 | PIO_PER_P20;
   804fa:	4b11      	ldr	r3, [pc, #68]	; (80540 <main+0x58>)
   804fc:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
   80500:	601a      	str	r2, [r3, #0]
    PIOA->PIO_OER = PIO_OER_P19 | PIO_OER_P20;
   80502:	611a      	str	r2, [r3, #16]
	
		
    while (1) 
    {
		printf("Test\r");
   80504:	480f      	ldr	r0, [pc, #60]	; (80544 <main+0x5c>)
   80506:	4b10      	ldr	r3, [pc, #64]	; (80548 <main+0x60>)
   80508:	4798      	blx	r3
		
		CAN_MESSAGE msg;
		msg.id = 12;
   8050a:	230c      	movs	r3, #12
   8050c:	f8ad 3004 	strh.w	r3, [sp, #4]
		msg.data_length = 4;
   80510:	2304      	movs	r3, #4
   80512:	f88d 3006 	strb.w	r3, [sp, #6]
		strcpy(msg.data, "Test");
   80516:	4b0d      	ldr	r3, [pc, #52]	; (8054c <main+0x64>)
   80518:	6818      	ldr	r0, [r3, #0]
   8051a:	f8cd 0007 	str.w	r0, [sp, #7]
   8051e:	791b      	ldrb	r3, [r3, #4]
   80520:	f88d 300b 	strb.w	r3, [sp, #11]
		
		can_send(&msg, 0);
   80524:	2100      	movs	r1, #0
   80526:	a801      	add	r0, sp, #4
   80528:	4b09      	ldr	r3, [pc, #36]	; (80550 <main+0x68>)
   8052a:	4798      	blx	r3
   8052c:	e7ea      	b.n	80504 <main+0x1c>
   8052e:	bf00      	nop
   80530:	00080445 	.word	0x00080445
   80534:	00080809 	.word	0x00080809
   80538:	00293777 	.word	0x00293777
   8053c:	00080245 	.word	0x00080245
   80540:	400e0e00 	.word	0x400e0e00
   80544:	00080a98 	.word	0x00080a98
   80548:	000807e5 	.word	0x000807e5
   8054c:	00080aa0 	.word	0x00080aa0
   80550:	00080255 	.word	0x00080255

00080554 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80554:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80556:	b2c8      	uxtb	r0, r1
   80558:	4b01      	ldr	r3, [pc, #4]	; (80560 <printchar+0xc>)
   8055a:	4798      	blx	r3
   8055c:	bd08      	pop	{r3, pc}
   8055e:	bf00      	nop
   80560:	00080871 	.word	0x00080871

00080564 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80568:	4607      	mov	r7, r0
   8056a:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   8056c:	1e15      	subs	r5, r2, #0
   8056e:	dd02      	ble.n	80576 <prints+0x12>
   80570:	460a      	mov	r2, r1
   80572:	2100      	movs	r1, #0
   80574:	e004      	b.n	80580 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80576:	f04f 0820 	mov.w	r8, #32
   8057a:	e00e      	b.n	8059a <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   8057c:	3101      	adds	r1, #1
   8057e:	3201      	adds	r2, #1
   80580:	7810      	ldrb	r0, [r2, #0]
   80582:	2800      	cmp	r0, #0
   80584:	d1fa      	bne.n	8057c <prints+0x18>
		if (len >= width) width = 0;
   80586:	42a9      	cmp	r1, r5
   80588:	da01      	bge.n	8058e <prints+0x2a>
		else width -= len;
   8058a:	1a6d      	subs	r5, r5, r1
   8058c:	e000      	b.n	80590 <prints+0x2c>
		if (len >= width) width = 0;
   8058e:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80590:	f013 0f02 	tst.w	r3, #2
   80594:	d106      	bne.n	805a4 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80596:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   8059a:	f013 0401 	ands.w	r4, r3, #1
   8059e:	d00a      	beq.n	805b6 <prints+0x52>
	register int pc = 0, padchar = ' ';
   805a0:	2400      	movs	r4, #0
   805a2:	e010      	b.n	805c6 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   805a4:	f04f 0830 	mov.w	r8, #48	; 0x30
   805a8:	e7f7      	b.n	8059a <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   805aa:	4641      	mov	r1, r8
   805ac:	4638      	mov	r0, r7
   805ae:	4b0d      	ldr	r3, [pc, #52]	; (805e4 <prints+0x80>)
   805b0:	4798      	blx	r3
			++pc;
   805b2:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   805b4:	3d01      	subs	r5, #1
   805b6:	2d00      	cmp	r5, #0
   805b8:	dcf7      	bgt.n	805aa <prints+0x46>
   805ba:	e004      	b.n	805c6 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   805bc:	4638      	mov	r0, r7
   805be:	4b09      	ldr	r3, [pc, #36]	; (805e4 <prints+0x80>)
   805c0:	4798      	blx	r3
		++pc;
   805c2:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   805c4:	3601      	adds	r6, #1
   805c6:	7831      	ldrb	r1, [r6, #0]
   805c8:	2900      	cmp	r1, #0
   805ca:	d1f7      	bne.n	805bc <prints+0x58>
   805cc:	e005      	b.n	805da <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   805ce:	4641      	mov	r1, r8
   805d0:	4638      	mov	r0, r7
   805d2:	4b04      	ldr	r3, [pc, #16]	; (805e4 <prints+0x80>)
   805d4:	4798      	blx	r3
		++pc;
   805d6:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   805d8:	3d01      	subs	r5, #1
   805da:	2d00      	cmp	r5, #0
   805dc:	dcf7      	bgt.n	805ce <prints+0x6a>
	}

	return pc;
}
   805de:	4620      	mov	r0, r4
   805e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805e4:	00080555 	.word	0x00080555

000805e8 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   805e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   805ea:	b085      	sub	sp, #20
   805ec:	4607      	mov	r7, r0
   805ee:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   805f0:	b151      	cbz	r1, 80608 <printi+0x20>
   805f2:	461e      	mov	r6, r3
   805f4:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   805f6:	b113      	cbz	r3, 805fe <printi+0x16>
   805f8:	2a0a      	cmp	r2, #10
   805fa:	d012      	beq.n	80622 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   805fc:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   805fe:	ad04      	add	r5, sp, #16
   80600:	2300      	movs	r3, #0
   80602:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80606:	e018      	b.n	8063a <printi+0x52>
		print_buf[0] = '0';
   80608:	2330      	movs	r3, #48	; 0x30
   8060a:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   8060e:	2300      	movs	r3, #0
   80610:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80616:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80618:	a901      	add	r1, sp, #4
   8061a:	4638      	mov	r0, r7
   8061c:	4c1b      	ldr	r4, [pc, #108]	; (8068c <printi+0xa4>)
   8061e:	47a0      	blx	r4
   80620:	e029      	b.n	80676 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80622:	2900      	cmp	r1, #0
   80624:	db01      	blt.n	8062a <printi+0x42>
	register int t, neg = 0, pc = 0;
   80626:	2600      	movs	r6, #0
   80628:	e7e9      	b.n	805fe <printi+0x16>
		u = -i;
   8062a:	424c      	negs	r4, r1
		neg = 1;
   8062c:	2601      	movs	r6, #1
   8062e:	e7e6      	b.n	805fe <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80630:	3330      	adds	r3, #48	; 0x30
   80632:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80636:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   8063a:	b14c      	cbz	r4, 80650 <printi+0x68>
		t = u % b;
   8063c:	fbb4 f3f2 	udiv	r3, r4, r2
   80640:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80644:	2b09      	cmp	r3, #9
   80646:	ddf3      	ble.n	80630 <printi+0x48>
			t += letbase - '0' - 10;
   80648:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   8064c:	440b      	add	r3, r1
   8064e:	e7ef      	b.n	80630 <printi+0x48>
	}

	if (neg) {
   80650:	b156      	cbz	r6, 80668 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80654:	b11b      	cbz	r3, 8065e <printi+0x76>
   80656:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80658:	f013 0f02 	tst.w	r3, #2
   8065c:	d10d      	bne.n	8067a <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8065e:	232d      	movs	r3, #45	; 0x2d
   80660:	f805 3c01 	strb.w	r3, [r5, #-1]
   80664:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80666:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80668:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8066a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8066c:	4629      	mov	r1, r5
   8066e:	4638      	mov	r0, r7
   80670:	4c06      	ldr	r4, [pc, #24]	; (8068c <printi+0xa4>)
   80672:	47a0      	blx	r4
   80674:	4430      	add	r0, r6
}
   80676:	b005      	add	sp, #20
   80678:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   8067a:	212d      	movs	r1, #45	; 0x2d
   8067c:	4638      	mov	r0, r7
   8067e:	4b04      	ldr	r3, [pc, #16]	; (80690 <printi+0xa8>)
   80680:	4798      	blx	r3
			--width;
   80682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80684:	3b01      	subs	r3, #1
   80686:	930a      	str	r3, [sp, #40]	; 0x28
   80688:	e7ee      	b.n	80668 <printi+0x80>
   8068a:	bf00      	nop
   8068c:	00080565 	.word	0x00080565
   80690:	00080555 	.word	0x00080555

00080694 <print>:

static int print( char **out, const char *format, va_list args )
{
   80694:	b5f0      	push	{r4, r5, r6, r7, lr}
   80696:	b089      	sub	sp, #36	; 0x24
   80698:	4606      	mov	r6, r0
   8069a:	460c      	mov	r4, r1
   8069c:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   8069e:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   806a0:	e081      	b.n	807a6 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   806a2:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   806a4:	2301      	movs	r3, #1
   806a6:	e08b      	b.n	807c0 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   806a8:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   806aa:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   806ae:	7822      	ldrb	r2, [r4, #0]
   806b0:	2a30      	cmp	r2, #48	; 0x30
   806b2:	d0f9      	beq.n	806a8 <print+0x14>
   806b4:	2200      	movs	r2, #0
   806b6:	e006      	b.n	806c6 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   806b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   806bc:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   806be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   806c2:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   806c4:	3401      	adds	r4, #1
   806c6:	7821      	ldrb	r1, [r4, #0]
   806c8:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   806cc:	b2c0      	uxtb	r0, r0
   806ce:	2809      	cmp	r0, #9
   806d0:	d9f2      	bls.n	806b8 <print+0x24>
			}
			if( *format == 's' ) {
   806d2:	2973      	cmp	r1, #115	; 0x73
   806d4:	d018      	beq.n	80708 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   806d6:	2964      	cmp	r1, #100	; 0x64
   806d8:	d022      	beq.n	80720 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   806da:	2978      	cmp	r1, #120	; 0x78
   806dc:	d02f      	beq.n	8073e <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   806de:	2958      	cmp	r1, #88	; 0x58
   806e0:	d03c      	beq.n	8075c <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   806e2:	2975      	cmp	r1, #117	; 0x75
   806e4:	d049      	beq.n	8077a <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   806e6:	2963      	cmp	r1, #99	; 0x63
   806e8:	d15c      	bne.n	807a4 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   806ea:	9905      	ldr	r1, [sp, #20]
   806ec:	1d08      	adds	r0, r1, #4
   806ee:	9005      	str	r0, [sp, #20]
   806f0:	7809      	ldrb	r1, [r1, #0]
   806f2:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   806f6:	2100      	movs	r1, #0
   806f8:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   806fc:	a907      	add	r1, sp, #28
   806fe:	4630      	mov	r0, r6
   80700:	4f34      	ldr	r7, [pc, #208]	; (807d4 <print+0x140>)
   80702:	47b8      	blx	r7
   80704:	4405      	add	r5, r0
				continue;
   80706:	e04d      	b.n	807a4 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80708:	9905      	ldr	r1, [sp, #20]
   8070a:	1d08      	adds	r0, r1, #4
   8070c:	9005      	str	r0, [sp, #20]
   8070e:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80710:	b121      	cbz	r1, 8071c <print+0x88>
   80712:	4630      	mov	r0, r6
   80714:	4f2f      	ldr	r7, [pc, #188]	; (807d4 <print+0x140>)
   80716:	47b8      	blx	r7
   80718:	4405      	add	r5, r0
				continue;
   8071a:	e043      	b.n	807a4 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   8071c:	492e      	ldr	r1, [pc, #184]	; (807d8 <print+0x144>)
   8071e:	e7f8      	b.n	80712 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80720:	9905      	ldr	r1, [sp, #20]
   80722:	1d08      	adds	r0, r1, #4
   80724:	9005      	str	r0, [sp, #20]
   80726:	6809      	ldr	r1, [r1, #0]
   80728:	2061      	movs	r0, #97	; 0x61
   8072a:	9002      	str	r0, [sp, #8]
   8072c:	9301      	str	r3, [sp, #4]
   8072e:	9200      	str	r2, [sp, #0]
   80730:	2301      	movs	r3, #1
   80732:	220a      	movs	r2, #10
   80734:	4630      	mov	r0, r6
   80736:	4f29      	ldr	r7, [pc, #164]	; (807dc <print+0x148>)
   80738:	47b8      	blx	r7
   8073a:	4405      	add	r5, r0
				continue;
   8073c:	e032      	b.n	807a4 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   8073e:	9905      	ldr	r1, [sp, #20]
   80740:	1d08      	adds	r0, r1, #4
   80742:	9005      	str	r0, [sp, #20]
   80744:	6809      	ldr	r1, [r1, #0]
   80746:	2061      	movs	r0, #97	; 0x61
   80748:	9002      	str	r0, [sp, #8]
   8074a:	9301      	str	r3, [sp, #4]
   8074c:	9200      	str	r2, [sp, #0]
   8074e:	2300      	movs	r3, #0
   80750:	2210      	movs	r2, #16
   80752:	4630      	mov	r0, r6
   80754:	4f21      	ldr	r7, [pc, #132]	; (807dc <print+0x148>)
   80756:	47b8      	blx	r7
   80758:	4405      	add	r5, r0
				continue;
   8075a:	e023      	b.n	807a4 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   8075c:	9905      	ldr	r1, [sp, #20]
   8075e:	1d08      	adds	r0, r1, #4
   80760:	9005      	str	r0, [sp, #20]
   80762:	6809      	ldr	r1, [r1, #0]
   80764:	2041      	movs	r0, #65	; 0x41
   80766:	9002      	str	r0, [sp, #8]
   80768:	9301      	str	r3, [sp, #4]
   8076a:	9200      	str	r2, [sp, #0]
   8076c:	2300      	movs	r3, #0
   8076e:	2210      	movs	r2, #16
   80770:	4630      	mov	r0, r6
   80772:	4f1a      	ldr	r7, [pc, #104]	; (807dc <print+0x148>)
   80774:	47b8      	blx	r7
   80776:	4405      	add	r5, r0
				continue;
   80778:	e014      	b.n	807a4 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   8077a:	9905      	ldr	r1, [sp, #20]
   8077c:	1d08      	adds	r0, r1, #4
   8077e:	9005      	str	r0, [sp, #20]
   80780:	6809      	ldr	r1, [r1, #0]
   80782:	2061      	movs	r0, #97	; 0x61
   80784:	9002      	str	r0, [sp, #8]
   80786:	9301      	str	r3, [sp, #4]
   80788:	9200      	str	r2, [sp, #0]
   8078a:	2300      	movs	r3, #0
   8078c:	220a      	movs	r2, #10
   8078e:	4630      	mov	r0, r6
   80790:	4f12      	ldr	r7, [pc, #72]	; (807dc <print+0x148>)
   80792:	47b8      	blx	r7
   80794:	4405      	add	r5, r0
				continue;
   80796:	e005      	b.n	807a4 <print+0x110>
			++format;
   80798:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   8079a:	7821      	ldrb	r1, [r4, #0]
   8079c:	4630      	mov	r0, r6
   8079e:	4b10      	ldr	r3, [pc, #64]	; (807e0 <print+0x14c>)
   807a0:	4798      	blx	r3
			++pc;
   807a2:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   807a4:	3401      	adds	r4, #1
   807a6:	7823      	ldrb	r3, [r4, #0]
   807a8:	b163      	cbz	r3, 807c4 <print+0x130>
		if (*format == '%') {
   807aa:	2b25      	cmp	r3, #37	; 0x25
   807ac:	d1f5      	bne.n	8079a <print+0x106>
			++format;
   807ae:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   807b0:	7863      	ldrb	r3, [r4, #1]
   807b2:	b13b      	cbz	r3, 807c4 <print+0x130>
			if (*format == '%') goto out;
   807b4:	2b25      	cmp	r3, #37	; 0x25
   807b6:	d0ef      	beq.n	80798 <print+0x104>
			if (*format == '-') {
   807b8:	2b2d      	cmp	r3, #45	; 0x2d
   807ba:	f43f af72 	beq.w	806a2 <print+0xe>
			width = pad = 0;
   807be:	2300      	movs	r3, #0
   807c0:	4614      	mov	r4, r2
   807c2:	e774      	b.n	806ae <print+0x1a>
		}
	}
	if (out) **out = '\0';
   807c4:	b116      	cbz	r6, 807cc <print+0x138>
   807c6:	6833      	ldr	r3, [r6, #0]
   807c8:	2200      	movs	r2, #0
   807ca:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   807cc:	4628      	mov	r0, r5
   807ce:	b009      	add	sp, #36	; 0x24
   807d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807d2:	bf00      	nop
   807d4:	00080565 	.word	0x00080565
   807d8:	00080aa8 	.word	0x00080aa8
   807dc:	000805e9 	.word	0x000805e9
   807e0:	00080555 	.word	0x00080555

000807e4 <printf>:

int printf(const char *format, ...)
{
   807e4:	b40f      	push	{r0, r1, r2, r3}
   807e6:	b500      	push	{lr}
   807e8:	b083      	sub	sp, #12
   807ea:	aa04      	add	r2, sp, #16
   807ec:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   807f0:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   807f2:	2000      	movs	r0, #0
   807f4:	4b03      	ldr	r3, [pc, #12]	; (80804 <printf+0x20>)
   807f6:	4798      	blx	r3
}
   807f8:	b003      	add	sp, #12
   807fa:	f85d eb04 	ldr.w	lr, [sp], #4
   807fe:	b004      	add	sp, #16
   80800:	4770      	bx	lr
   80802:	bf00      	nop
   80804:	00080695 	.word	0x00080695

00080808 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80808:	4b16      	ldr	r3, [pc, #88]	; (80864 <configure_uart+0x5c>)
   8080a:	2200      	movs	r2, #0
   8080c:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   8080e:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80810:	4b15      	ldr	r3, [pc, #84]	; (80868 <configure_uart+0x60>)
   80812:	f44f 7140 	mov.w	r1, #768	; 0x300
   80816:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80818:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   8081a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   8081c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   8081e:	4002      	ands	r2, r0
   80820:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80824:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80826:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80828:	f44f 7280 	mov.w	r2, #256	; 0x100
   8082c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80830:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80832:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80836:	21ac      	movs	r1, #172	; 0xac
   80838:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   8083a:	f240 2123 	movw	r1, #547	; 0x223
   8083e:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80840:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80844:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80846:	f240 2102 	movw	r1, #514	; 0x202
   8084a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   8084e:	f04f 31ff 	mov.w	r1, #4294967295
   80852:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80854:	21e1      	movs	r1, #225	; 0xe1
   80856:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80858:	4904      	ldr	r1, [pc, #16]	; (8086c <configure_uart+0x64>)
   8085a:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8085c:	2250      	movs	r2, #80	; 0x50
   8085e:	601a      	str	r2, [r3, #0]
   80860:	4770      	bx	lr
   80862:	bf00      	nop
   80864:	20000450 	.word	0x20000450
   80868:	400e0e00 	.word	0x400e0e00
   8086c:	e000e100 	.word	0xe000e100

00080870 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80870:	4b07      	ldr	r3, [pc, #28]	; (80890 <uart_putchar+0x20>)
   80872:	695b      	ldr	r3, [r3, #20]
   80874:	f013 0f02 	tst.w	r3, #2
   80878:	d008      	beq.n	8088c <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   8087a:	4b05      	ldr	r3, [pc, #20]	; (80890 <uart_putchar+0x20>)
   8087c:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   8087e:	4b04      	ldr	r3, [pc, #16]	; (80890 <uart_putchar+0x20>)
   80880:	695b      	ldr	r3, [r3, #20]
   80882:	f413 7f00 	tst.w	r3, #512	; 0x200
   80886:	d0fa      	beq.n	8087e <uart_putchar+0xe>
	return 0;
   80888:	2000      	movs	r0, #0
   8088a:	4770      	bx	lr
	return 1;
   8088c:	2001      	movs	r0, #1
}
   8088e:	4770      	bx	lr
   80890:	400e0800 	.word	0x400e0800

00080894 <UART_Handler>:

void UART_Handler(void)
{
   80894:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80896:	4b15      	ldr	r3, [pc, #84]	; (808ec <UART_Handler+0x58>)
   80898:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   8089a:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   8089e:	d003      	beq.n	808a8 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   808a0:	f44f 71a8 	mov.w	r1, #336	; 0x150
   808a4:	4a11      	ldr	r2, [pc, #68]	; (808ec <UART_Handler+0x58>)
   808a6:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   808a8:	f013 0f01 	tst.w	r3, #1
   808ac:	d012      	beq.n	808d4 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   808ae:	4810      	ldr	r0, [pc, #64]	; (808f0 <UART_Handler+0x5c>)
   808b0:	7842      	ldrb	r2, [r0, #1]
   808b2:	1c53      	adds	r3, r2, #1
   808b4:	4259      	negs	r1, r3
   808b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   808ba:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   808be:	bf58      	it	pl
   808c0:	424b      	negpl	r3, r1
   808c2:	7801      	ldrb	r1, [r0, #0]
   808c4:	428b      	cmp	r3, r1
   808c6:	d006      	beq.n	808d6 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   808c8:	4908      	ldr	r1, [pc, #32]	; (808ec <UART_Handler+0x58>)
   808ca:	6988      	ldr	r0, [r1, #24]
   808cc:	4908      	ldr	r1, [pc, #32]	; (808f0 <UART_Handler+0x5c>)
   808ce:	440a      	add	r2, r1
   808d0:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   808d2:	704b      	strb	r3, [r1, #1]
   808d4:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   808d6:	4807      	ldr	r0, [pc, #28]	; (808f4 <UART_Handler+0x60>)
   808d8:	4b07      	ldr	r3, [pc, #28]	; (808f8 <UART_Handler+0x64>)
   808da:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   808dc:	4b04      	ldr	r3, [pc, #16]	; (808f0 <UART_Handler+0x5c>)
   808de:	7859      	ldrb	r1, [r3, #1]
   808e0:	4a02      	ldr	r2, [pc, #8]	; (808ec <UART_Handler+0x58>)
   808e2:	6992      	ldr	r2, [r2, #24]
   808e4:	440b      	add	r3, r1
   808e6:	709a      	strb	r2, [r3, #2]
			return;
   808e8:	bd08      	pop	{r3, pc}
   808ea:	bf00      	nop
   808ec:	400e0800 	.word	0x400e0800
   808f0:	20000450 	.word	0x20000450
   808f4:	00080ab0 	.word	0x00080ab0
   808f8:	000807e5 	.word	0x000807e5

000808fc <__libc_init_array>:
   808fc:	b570      	push	{r4, r5, r6, lr}
   808fe:	4e0f      	ldr	r6, [pc, #60]	; (8093c <__libc_init_array+0x40>)
   80900:	4d0f      	ldr	r5, [pc, #60]	; (80940 <__libc_init_array+0x44>)
   80902:	1b76      	subs	r6, r6, r5
   80904:	10b6      	asrs	r6, r6, #2
   80906:	bf18      	it	ne
   80908:	2400      	movne	r4, #0
   8090a:	d005      	beq.n	80918 <__libc_init_array+0x1c>
   8090c:	3401      	adds	r4, #1
   8090e:	f855 3b04 	ldr.w	r3, [r5], #4
   80912:	4798      	blx	r3
   80914:	42a6      	cmp	r6, r4
   80916:	d1f9      	bne.n	8090c <__libc_init_array+0x10>
   80918:	4e0a      	ldr	r6, [pc, #40]	; (80944 <__libc_init_array+0x48>)
   8091a:	4d0b      	ldr	r5, [pc, #44]	; (80948 <__libc_init_array+0x4c>)
   8091c:	f000 f8da 	bl	80ad4 <_init>
   80920:	1b76      	subs	r6, r6, r5
   80922:	10b6      	asrs	r6, r6, #2
   80924:	bf18      	it	ne
   80926:	2400      	movne	r4, #0
   80928:	d006      	beq.n	80938 <__libc_init_array+0x3c>
   8092a:	3401      	adds	r4, #1
   8092c:	f855 3b04 	ldr.w	r3, [r5], #4
   80930:	4798      	blx	r3
   80932:	42a6      	cmp	r6, r4
   80934:	d1f9      	bne.n	8092a <__libc_init_array+0x2e>
   80936:	bd70      	pop	{r4, r5, r6, pc}
   80938:	bd70      	pop	{r4, r5, r6, pc}
   8093a:	bf00      	nop
   8093c:	00080ae0 	.word	0x00080ae0
   80940:	00080ae0 	.word	0x00080ae0
   80944:	00080ae8 	.word	0x00080ae8
   80948:	00080ae0 	.word	0x00080ae0

0008094c <register_fini>:
   8094c:	4b02      	ldr	r3, [pc, #8]	; (80958 <register_fini+0xc>)
   8094e:	b113      	cbz	r3, 80956 <register_fini+0xa>
   80950:	4802      	ldr	r0, [pc, #8]	; (8095c <register_fini+0x10>)
   80952:	f000 b805 	b.w	80960 <atexit>
   80956:	4770      	bx	lr
   80958:	00000000 	.word	0x00000000
   8095c:	0008096d 	.word	0x0008096d

00080960 <atexit>:
   80960:	2300      	movs	r3, #0
   80962:	4601      	mov	r1, r0
   80964:	461a      	mov	r2, r3
   80966:	4618      	mov	r0, r3
   80968:	f000 b81e 	b.w	809a8 <__register_exitproc>

0008096c <__libc_fini_array>:
   8096c:	b538      	push	{r3, r4, r5, lr}
   8096e:	4c0a      	ldr	r4, [pc, #40]	; (80998 <__libc_fini_array+0x2c>)
   80970:	4d0a      	ldr	r5, [pc, #40]	; (8099c <__libc_fini_array+0x30>)
   80972:	1b64      	subs	r4, r4, r5
   80974:	10a4      	asrs	r4, r4, #2
   80976:	d00a      	beq.n	8098e <__libc_fini_array+0x22>
   80978:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8097c:	3b01      	subs	r3, #1
   8097e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80982:	3c01      	subs	r4, #1
   80984:	f855 3904 	ldr.w	r3, [r5], #-4
   80988:	4798      	blx	r3
   8098a:	2c00      	cmp	r4, #0
   8098c:	d1f9      	bne.n	80982 <__libc_fini_array+0x16>
   8098e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80992:	f000 b8a9 	b.w	80ae8 <_fini>
   80996:	bf00      	nop
   80998:	00080af8 	.word	0x00080af8
   8099c:	00080af4 	.word	0x00080af4

000809a0 <__retarget_lock_acquire_recursive>:
   809a0:	4770      	bx	lr
   809a2:	bf00      	nop

000809a4 <__retarget_lock_release_recursive>:
   809a4:	4770      	bx	lr
   809a6:	bf00      	nop

000809a8 <__register_exitproc>:
   809a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   809ac:	4d2c      	ldr	r5, [pc, #176]	; (80a60 <__register_exitproc+0xb8>)
   809ae:	4606      	mov	r6, r0
   809b0:	6828      	ldr	r0, [r5, #0]
   809b2:	4698      	mov	r8, r3
   809b4:	460f      	mov	r7, r1
   809b6:	4691      	mov	r9, r2
   809b8:	f7ff fff2 	bl	809a0 <__retarget_lock_acquire_recursive>
   809bc:	4b29      	ldr	r3, [pc, #164]	; (80a64 <__register_exitproc+0xbc>)
   809be:	681c      	ldr	r4, [r3, #0]
   809c0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   809c4:	2b00      	cmp	r3, #0
   809c6:	d03e      	beq.n	80a46 <__register_exitproc+0x9e>
   809c8:	685a      	ldr	r2, [r3, #4]
   809ca:	2a1f      	cmp	r2, #31
   809cc:	dc1c      	bgt.n	80a08 <__register_exitproc+0x60>
   809ce:	f102 0e01 	add.w	lr, r2, #1
   809d2:	b176      	cbz	r6, 809f2 <__register_exitproc+0x4a>
   809d4:	2101      	movs	r1, #1
   809d6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   809da:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   809de:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   809e2:	4091      	lsls	r1, r2
   809e4:	4308      	orrs	r0, r1
   809e6:	2e02      	cmp	r6, #2
   809e8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   809ec:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   809f0:	d023      	beq.n	80a3a <__register_exitproc+0x92>
   809f2:	3202      	adds	r2, #2
   809f4:	f8c3 e004 	str.w	lr, [r3, #4]
   809f8:	6828      	ldr	r0, [r5, #0]
   809fa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   809fe:	f7ff ffd1 	bl	809a4 <__retarget_lock_release_recursive>
   80a02:	2000      	movs	r0, #0
   80a04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80a08:	4b17      	ldr	r3, [pc, #92]	; (80a68 <__register_exitproc+0xc0>)
   80a0a:	b30b      	cbz	r3, 80a50 <__register_exitproc+0xa8>
   80a0c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80a10:	f3af 8000 	nop.w
   80a14:	4603      	mov	r3, r0
   80a16:	b1d8      	cbz	r0, 80a50 <__register_exitproc+0xa8>
   80a18:	2000      	movs	r0, #0
   80a1a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80a1e:	f04f 0e01 	mov.w	lr, #1
   80a22:	6058      	str	r0, [r3, #4]
   80a24:	6019      	str	r1, [r3, #0]
   80a26:	4602      	mov	r2, r0
   80a28:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80a2c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80a30:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80a34:	2e00      	cmp	r6, #0
   80a36:	d0dc      	beq.n	809f2 <__register_exitproc+0x4a>
   80a38:	e7cc      	b.n	809d4 <__register_exitproc+0x2c>
   80a3a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80a3e:	4301      	orrs	r1, r0
   80a40:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80a44:	e7d5      	b.n	809f2 <__register_exitproc+0x4a>
   80a46:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80a4a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80a4e:	e7bb      	b.n	809c8 <__register_exitproc+0x20>
   80a50:	6828      	ldr	r0, [r5, #0]
   80a52:	f7ff ffa7 	bl	809a4 <__retarget_lock_release_recursive>
   80a56:	f04f 30ff 	mov.w	r0, #4294967295
   80a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80a5e:	bf00      	nop
   80a60:	20000430 	.word	0x20000430
   80a64:	00080ad0 	.word	0x00080ad0
   80a68:	00000000 	.word	0x00000000
   80a6c:	304e4143 	.word	0x304e4143
   80a70:	73656d20 	.word	0x73656d20
   80a74:	65676173 	.word	0x65676173
   80a78:	72726120 	.word	0x72726120
   80a7c:	64657669 	.word	0x64657669
   80a80:	206e6920 	.word	0x206e6920
   80a84:	2d6e6f6e 	.word	0x2d6e6f6e
   80a88:	64657375 	.word	0x64657375
   80a8c:	69616d20 	.word	0x69616d20
   80a90:	786f626c 	.word	0x786f626c
   80a94:	00000d0a 	.word	0x00000d0a
   80a98:	74736554 	.word	0x74736554
   80a9c:	0000000d 	.word	0x0000000d
   80aa0:	74736554 	.word	0x74736554
   80aa4:	00000000 	.word	0x00000000
   80aa8:	6c756e28 	.word	0x6c756e28
   80aac:	0000296c 	.word	0x0000296c
   80ab0:	3a525245 	.word	0x3a525245
   80ab4:	52415520 	.word	0x52415520
   80ab8:	58522054 	.word	0x58522054
   80abc:	66756220 	.word	0x66756220
   80ac0:	20726566 	.word	0x20726566
   80ac4:	66207369 	.word	0x66207369
   80ac8:	0a6c6c75 	.word	0x0a6c6c75
   80acc:	0000000d 	.word	0x0000000d

00080ad0 <_global_impure_ptr>:
   80ad0:	20000008                                ... 

00080ad4 <_init>:
   80ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80ad6:	bf00      	nop
   80ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80ada:	bc08      	pop	{r3}
   80adc:	469e      	mov	lr, r3
   80ade:	4770      	bx	lr

00080ae0 <__init_array_start>:
   80ae0:	0008094d 	.word	0x0008094d

00080ae4 <__frame_dummy_init_array_entry>:
   80ae4:	00080119                                ....

00080ae8 <_fini>:
   80ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80aea:	bf00      	nop
   80aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80aee:	bc08      	pop	{r3}
   80af0:	469e      	mov	lr, r3
   80af2:	4770      	bx	lr

00080af4 <__fini_array_start>:
   80af4:	000800f5 	.word	0x000800f5
