// Seed: 2571434059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  assign module_1.id_5 = 0;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd87,
    parameter id_5 = 32'd72,
    parameter id_9 = 32'd73
) (
    output wor id_0,
    output tri1 id_1,
    input wire id_2,
    input supply1 _id_3,
    output tri1 id_4,
    input uwire _id_5,
    output tri1 id_6,
    output tri id_7
);
  assign id_4 = ~id_5;
  localparam id_9 = -1;
  uwire [id_5 : id_3] id_10 = 1;
  defparam id_9.id_9 = id_9;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
