Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 13:45:09 2025
| Host         : YOGA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       10          
TIMING-18  Warning   Missing input or output delay               23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.327      -41.950                     10                 2866        0.062        0.000                      0                 2866        4.020        0.000                       0                  1035  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.327      -41.950                     10                 2866        0.062        0.000                      0                 2866        4.020        0.000                       0                  1035  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -4.327ns,  Total Violation      -41.950ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.327ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.047ns  (logic 6.502ns (46.286%)  route 7.545ns (53.714%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.578    18.621    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.313    18.934 r  gameTop/gameLogic/heartFlashCount[3]_i_1_comp/O
                         net (fo=4, routed)           0.190    19.123    gameTop/gameLogic/heartFlashCount
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.438    14.779    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.797    gameTop/gameLogic/heartFlashCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -19.123    
  -------------------------------------------------------------------
                         slack                                 -4.327    

Slack (VIOLATED) :        -4.327ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.047ns  (logic 6.502ns (46.286%)  route 7.545ns (53.714%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.578    18.621    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.313    18.934 r  gameTop/gameLogic/heartFlashCount[3]_i_1_comp/O
                         net (fo=4, routed)           0.190    19.123    gameTop/gameLogic/heartFlashCount
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.438    14.779    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[1]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.797    gameTop/gameLogic/heartFlashCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -19.123    
  -------------------------------------------------------------------
                         slack                                 -4.327    

Slack (VIOLATED) :        -4.327ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.047ns  (logic 6.502ns (46.286%)  route 7.545ns (53.714%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.578    18.621    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.313    18.934 r  gameTop/gameLogic/heartFlashCount[3]_i_1_comp/O
                         net (fo=4, routed)           0.190    19.123    gameTop/gameLogic/heartFlashCount
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.438    14.779    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[2]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.797    gameTop/gameLogic/heartFlashCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -19.123    
  -------------------------------------------------------------------
                         slack                                 -4.327    

Slack (VIOLATED) :        -4.327ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.047ns  (logic 6.502ns (46.286%)  route 7.545ns (53.714%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.578    18.621    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.313    18.934 r  gameTop/gameLogic/heartFlashCount[3]_i_1_comp/O
                         net (fo=4, routed)           0.190    19.123    gameTop/gameLogic/heartFlashCount
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.438    14.779    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  gameTop/gameLogic/heartFlashCount_reg[3]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.797    gameTop/gameLogic/heartFlashCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -19.123    
  -------------------------------------------------------------------
                         slack                                 -4.327    

Slack (VIOLATED) :        -4.170ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashTimer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.128ns  (logic 6.502ns (46.021%)  route 7.626ns (53.979%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.848    18.891    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.313    19.204 r  gameTop/gameLogic/heartFlashTimer[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.204    gameTop/gameLogic/heartFlashTimer[2]_i_1_n_0
    SLICE_X57Y61         FDRE                                         r  gameTop/gameLogic/heartFlashTimer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.440    14.781    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  gameTop/gameLogic/heartFlashTimer_reg[2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)        0.031    15.035    gameTop/gameLogic/heartFlashTimer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -19.204    
  -------------------------------------------------------------------
                         slack                                 -4.170    

Slack (VIOLATED) :        -4.167ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashTimer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.124ns  (logic 6.502ns (46.035%)  route 7.622ns (53.965%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.844    18.887    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.313    19.200 r  gameTop/gameLogic/heartFlashTimer[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.200    gameTop/gameLogic/heartFlashTimer[1]_i_1_n_0
    SLICE_X57Y61         FDRE                                         r  gameTop/gameLogic/heartFlashTimer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.440    14.781    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  gameTop/gameLogic/heartFlashTimer_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)        0.029    15.033    gameTop/gameLogic/heartFlashTimer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -19.200    
  -------------------------------------------------------------------
                         slack                                 -4.167    

Slack (VIOLATED) :        -4.124ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartRemovalIndex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.084ns  (logic 6.502ns (46.166%)  route 7.582ns (53.834%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.804    18.847    gameTop/heartFlashCount_reg[3]_i_6_n_1_alias
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.313    19.160 r  gameTop/heartRemovalIndex[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.160    gameTop/gameLogic/heartRemovalIndex_reg[1]_0
    SLICE_X57Y60         FDRE                                         r  gameTop/gameLogic/heartRemovalIndex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.441    14.782    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  gameTop/gameLogic/heartRemovalIndex_reg[1]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.031    15.036    gameTop/gameLogic/heartRemovalIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -19.160    
  -------------------------------------------------------------------
                         slack                                 -4.124    

Slack (VIOLATED) :        -4.079ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartRemovalIndex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 6.502ns (46.317%)  route 7.536ns (53.683%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.758    18.801    gameTop/heartFlashCount_reg[3]_i_6_n_1_alias
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.313    19.114 r  gameTop/heartRemovalIndex[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.114    gameTop/gameLogic/heartRemovalIndex_reg[0]_0
    SLICE_X57Y60         FDRE                                         r  gameTop/gameLogic/heartRemovalIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.441    14.782    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  gameTop/gameLogic/heartRemovalIndex_reg[0]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.031    15.036    gameTop/gameLogic/heartRemovalIndex_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -19.114    
  -------------------------------------------------------------------
                         slack                                 -4.079    

Slack (VIOLATED) :        -4.077ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartRemovalActive_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 6.502ns (46.330%)  route 7.532ns (53.670%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.754    18.797    gameTop/heartFlashCount_reg[3]_i_6_n_1_alias
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.313    19.110 r  gameTop/heartRemovalActive_i_1_comp/O
                         net (fo=1, routed)           0.000    19.110    gameTop/gameLogic/heartRemovalActive_reg_1
    SLICE_X57Y60         FDRE                                         r  gameTop/gameLogic/heartRemovalActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.441    14.782    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  gameTop/gameLogic/heartRemovalActive_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029    15.034    gameTop/gameLogic/heartRemovalActive_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -19.110    
  -------------------------------------------------------------------
                         slack                                 -4.077    

Slack (VIOLATED) :        -4.026ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/heartFlashTimer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 6.502ns (46.507%)  route 7.479ns (53.493%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.555     5.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  gameTop/gameLogic/collisionAstIndex_reg[2]/Q
                         net (fo=55, routed)          0.904     6.498    gameTop/gameLogic/collisionAstIndex_reg[2]
    SLICE_X46Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.622 f  gameTop/gameLogic/explosionSize_0[0]_i_3/O
                         net (fo=18, routed)          0.481     7.103    gameTop/gameLogic/_GEN_1340[4]
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.227 r  gameTop/gameLogic/_distSq_T_i_24/O
                         net (fo=6, routed)           0.998     8.225    gameTop/gameLogic/_radius_T_4
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.349 r  gameTop/gameLogic/heartFlashCount[3]_i_248/O
                         net (fo=1, routed)           0.000     8.349    gameTop/gameLogic/heartFlashCount[3]_i_248_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.597 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_156/O[2]
                         net (fo=27, routed)          0.906     9.503    gameTop/gameLogic/heartFlashCount_reg[3]_i_156_n_5
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.302     9.805 r  gameTop/gameLogic/heartFlashCount[3]_i_317/O
                         net (fo=2, routed)           0.670    10.474    gameTop/gameLogic/heartFlashCount[3]_i_317_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  gameTop/gameLogic/heartFlashCount[3]_i_321/O
                         net (fo=1, routed)           0.000    10.598    gameTop/gameLogic/heartFlashCount[3]_i_321_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.999 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_220/CO[3]
                         net (fo=1, routed)           0.000    10.999    gameTop/gameLogic/heartFlashCount_reg[3]_i_220_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.221 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_236/O[0]
                         net (fo=1, routed)           0.613    11.834    gameTop/gameLogic/heartFlashCount_reg[3]_i_236_n_7
    SLICE_X48Y63         LUT3 (Prop_lut3_I2_O)        0.299    12.133 r  gameTop/gameLogic/heartFlashCount[3]_i_241/O
                         net (fo=1, routed)           0.000    12.133    gameTop/gameLogic/heartFlashCount[3]_i_241_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.683    gameTop/gameLogic/heartFlashCount_reg[3]_i_152_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_108/O[1]
                         net (fo=3, routed)           0.470    13.487    gameTop/gameLogic/heartFlashCount_reg[3]_i_108_n_6
    SLICE_X51Y65         LUT3 (Prop_lut3_I2_O)        0.303    13.790 r  gameTop/gameLogic/heartFlashCount[3]_i_98/O
                         net (fo=1, routed)           0.331    14.121    gameTop/gameLogic/heartFlashCount[3]_i_98_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.519 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.519    gameTop/gameLogic/heartFlashCount_reg[3]_i_61_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.741 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_32/O[0]
                         net (fo=1, routed)           0.750    15.491    gameTop/gameLogic/_GEN_1338[16]
    SLICE_X54Y64         LUT2 (Prop_lut2_I1_O)        0.299    15.790 r  gameTop/gameLogic/heartFlashCount[3]_i_36/O
                         net (fo=1, routed)           0.000    15.790    gameTop/gameLogic/heartFlashCount[3]_i_36_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.303 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.303    gameTop/gameLogic/heartFlashCount_reg[3]_i_13_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.522 f  gameTop/gameLogic/heartFlashCount_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.656    17.178    gameTop/gameLogic/distSq[20]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.295    17.473 r  gameTop/gameLogic/heartFlashCount[3]_i_15/O
                         net (fo=1, routed)           0.000    17.473    gameTop/gameLogic/heartFlashCount[3]_i_15_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.043 r  gameTop/gameLogic/heartFlashCount_reg[3]_i_6/CO[2]
                         net (fo=7, routed)           0.701    18.744    gameTop/gameLogic/heartFlashCount_reg[3]_i_6_n_1
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.313    19.057 r  gameTop/gameLogic/heartFlashTimer[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.057    gameTop/gameLogic/heartFlashTimer[0]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  gameTop/gameLogic/heartFlashTimer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.438    14.779    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gameTop/gameLogic/heartFlashTimer_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)        0.029    15.031    gameTop/gameLogic/heartFlashTimer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -19.057    
  -------------------------------------------------------------------
                         slack                                 -4.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_1_reg/Q
                         net (fo=2, routed)           0.244     1.817    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_1
    SLICE_X30Y78         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.817     1.945    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_0_reg/C
                         clock pessimism             -0.249     1.696    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.059     1.755    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.082%)  route 0.245ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]/Q
                         net (fo=3, routed)           0.245     1.849    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.070     1.772    gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.467%)  route 0.262ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[9]/Q
                         net (fo=3, routed)           0.262     1.867    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[9]
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[9]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.070     1.772    gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionX_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.425%)  route 0.269ns (65.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.557     1.440    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  gameTop/gameLogic/explosionX_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/gameLogic/explosionX_0_reg[2]/Q
                         net (fo=2, routed)           0.269     1.850    gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[10]_0[2]
    SLICE_X13Y65         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.827     1.955    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.047     1.753    gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.982%)  route 0.287ns (67.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.548     1.431    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  gameTop/gameLogic/rocketY_3_reg[9]/Q
                         net (fo=2, routed)           0.287     1.859    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[9]
    SLICE_X31Y75         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.813     1.941    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.059     1.751    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionX_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.806%)  route 0.259ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.557     1.440    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  gameTop/gameLogic/explosionX_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gameTop/gameLogic/explosionX_0_reg[4]/Q
                         net (fo=2, routed)           0.259     1.863    gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[10]_0[4]
    SLICE_X13Y64         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.828     1.956    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[4]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.047     1.754    gameTop/graphicEngineVGA/spriteXPositionReg_29_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.811%)  route 0.282ns (63.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[10]/Q
                         net (fo=3, routed)           0.282     1.886    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[10]
    SLICE_X37Y84         FDRE                                         r  gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.823     1.951    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[10]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.070     1.772    gameTop/graphicEngineVGA/backBufferMemory_io_address_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/explosionSize_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/explosionSize_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.909%)  route 0.269ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.557     1.440    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  gameTop/gameLogic/explosionSize_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gameTop/gameLogic/explosionSize_0_reg[0]/Q
                         net (fo=3, routed)           0.269     1.873    gameTop/gameLogic/explosionSize_0[0]
    SLICE_X15Y65         FDRE                                         r  gameTop/gameLogic/explosionSize_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.827     1.955    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  gameTop/gameLogic/explosionSize_1_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X15Y65         FDRE (Hold_fdre_C_D)         0.046     1.752    gameTop/gameLogic/explosionSize_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.273%)  route 0.310ns (68.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.549     1.432    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/gameLogic/rocketY_3_reg[5]/Q
                         net (fo=2, routed)           0.310     1.883    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[5]
    SLICE_X31Y73         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.814     1.942    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[5]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.060     1.753    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.160%)  route 0.311ns (68.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.549     1.432    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/gameLogic/rocketY_3_reg[0]/Q
                         net (fo=2, routed)           0.311     1.885    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[0]
    SLICE_X31Y73         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.814     1.942    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[0]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.059     1.752    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22  gameTop/graphicEngineVGA/backTileMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  gameTop/graphicEngineVGA/backTileMemories_15/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y21  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y69  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y69  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y65  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y65  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y77  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y69  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y69  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y65  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y65  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y85  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 3.957ns (49.746%)  route 3.997ns (50.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.533     5.054    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  gameTop/gameLogic/ledActive_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  gameTop/gameLogic/ledActive_2_reg/Q
                         net (fo=1, routed)           3.997     9.507    io_led_2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.008 r  io_led_2_OBUF_inst/O
                         net (fo=0)                   0.000    13.008    io_led_2
    U19                                                               r  io_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.760ns  (logic 4.146ns (53.421%)  route 3.615ns (46.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478     5.539 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.615     9.154    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    12.821 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.821    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.048ns (53.323%)  route 3.543ns (46.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.546     5.067    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y67         FDRE                                         r  gameTop/gameLogic/ledActive_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  gameTop/gameLogic/ledActive_1_reg/Q
                         net (fo=1, routed)           3.543     9.128    io_led_1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.658 r  io_led_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.658    io_led_1
    E19                                                               r  io_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 4.152ns (55.040%)  route 3.392ns (44.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X14Y69         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.478     5.544 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.392     8.936    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674    12.610 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.610    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 3.958ns (57.059%)  route 2.979ns (42.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.554     5.075    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           2.979     8.510    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.012 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.012    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 3.980ns (57.367%)  route 2.958ns (42.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.554     5.075    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.958     8.489    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.012 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.012    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 3.975ns (57.461%)  route 2.943ns (42.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.554     5.075    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           2.943     8.473    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.992 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.992    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.981ns (57.591%)  route 2.931ns (42.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.554     5.075    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           2.931     8.462    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.987 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.987    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.977ns (57.536%)  route 2.935ns (42.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.553     5.074    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.935     8.465    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.986 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.986    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 3.959ns (57.559%)  route 2.919ns (42.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.554     5.075    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.919     8.450    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.954 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.954    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_viewBoxOutOfRangeError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.349ns (69.843%)  route 0.583ns (30.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/Q
                         net (fo=2, routed)           0.583     2.161    io_viewBoxOutOfRangeError_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.369 r  io_viewBoxOutOfRangeError_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    io_viewBoxOutOfRangeError
    N3                                                                r  io_viewBoxOutOfRangeError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.361ns (65.997%)  route 0.701ns (34.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.701     2.287    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.507 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.507    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.372ns (65.454%)  route 0.724ns (34.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.724     2.309    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.540 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.540    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.348ns (62.557%)  route 0.807ns (37.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.807     2.391    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.597 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.597    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.363ns (61.081%)  route 0.869ns (38.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.869     2.446    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.668 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.338ns (59.605%)  route 0.906ns (40.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.906     2.492    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.688 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.688    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.345ns (58.854%)  route 0.940ns (41.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           0.940     2.525    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.729 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.729    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.361ns (59.389%)  route 0.931ns (40.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           0.931     2.516    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.736 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.736    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.367ns (59.265%)  route 0.939ns (40.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           0.939     2.525    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.750 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.750    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.366ns (58.791%)  route 0.957ns (41.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y56         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           0.957     2.543    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.767 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.767    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.451ns (27.374%)  route 3.850ns (72.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           3.850     5.301    gameTop/io_btnR_IBUF
    SLICE_X41Y81         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.427     4.768    gameTop/clock_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.441ns (27.630%)  route 3.775ns (72.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           3.775     5.216    gameTop/io_btnC_IBUF
    SLICE_X41Y78         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.425     4.766    gameTop/clock_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.452ns (28.455%)  route 3.652ns (71.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.652     5.104    gameTop/io_btnD_IBUF
    SLICE_X41Y78         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.425     4.766    gameTop/clock_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.965ns  (logic 1.454ns (29.282%)  route 3.511ns (70.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.511     4.965    gameTop/io_btnU_IBUF
    SLICE_X41Y78         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.425     4.766    gameTop/clock_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.456ns (37.724%)  route 2.404ns (62.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.404     3.860    reset_IBUF
    SLICE_X48Y84         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        1.435     4.776    clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.224ns (17.853%)  route 1.032ns (82.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.032     1.256    reset_IBUF
    SLICE_X48Y84         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.827     1.955    clock_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.222ns (12.266%)  route 1.587ns (87.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.587     1.809    gameTop/io_btnU_IBUF
    SLICE_X41Y78         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.819     1.946    gameTop/clock_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.221ns (11.849%)  route 1.641ns (88.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.641     1.861    gameTop/io_btnD_IBUF
    SLICE_X41Y78         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.819     1.946    gameTop/clock_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.936ns  (logic 0.210ns (10.825%)  route 1.726ns (89.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           1.726     1.936    gameTop/io_btnC_IBUF
    SLICE_X41Y78         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.819     1.946    gameTop/clock_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.219ns (11.117%)  route 1.753ns (88.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.753     1.972    gameTop/io_btnR_IBUF
    SLICE_X41Y81         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1034, routed)        0.822     1.949    gameTop/clock_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C





