{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 00:09:33 2017 " "Info: Processing started: Fri Jun 09 00:09:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "timer:inst\|ALARM " "Warning: Node \"timer:inst\|ALARM\" is a latch" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d3 " "Info: Detected ripple clock \"debounce:inst2\|d3\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d1 " "Info: Detected ripple clock \"debounce:inst2\|d1\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d2 " "Info: Detected ripple clock \"debounce:inst2\|d2\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:inst\|process_3~7 " "Info: Detected gated clock \"timer:inst\|process_3~7\" as buffer" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|process_3~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debounce:inst2\|key_output " "Info: Detected gated clock \"debounce:inst2\|key_output\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|key_output" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.sethour " "Info: Detected ripple clock \"timer:inst\|cur_state.sethour\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.sethour" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.setminute " "Info: Detected ripple clock \"timer:inst\|cur_state.setminute\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.setminute" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register led_shower:inst1\|CNT6\[0\] register led_shower:inst1\|SHUJU\[3\] 193.5 MHz 5.168 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 193.5 MHz between source register \"led_shower:inst1\|CNT6\[0\]\" and destination register \"led_shower:inst1\|SHUJU\[3\]\" (period= 5.168 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.459 ns + Longest register register " "Info: + Longest register to register delay is 4.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst1\|CNT6\[0\] 1 REG LC_X8_Y6_N2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N2; Fanout = 18; REG Node = 'led_shower:inst1\|CNT6\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.740 ns) 2.895 ns led_shower:inst1\|Mux6~2 2 COMB LC_X7_Y7_N7 1 " "Info: 2: + IC(2.155 ns) + CELL(0.740 ns) = 2.895 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'led_shower:inst1\|Mux6~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { led_shower:inst1|CNT6[0] led_shower:inst1|Mux6~2 } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.804 ns) 4.459 ns led_shower:inst1\|SHUJU\[3\] 3 REG LC_X7_Y7_N3 7 " "Info: 3: + IC(0.760 ns) + CELL(0.804 ns) = 4.459 ns; Loc. = LC_X7_Y7_N3; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { led_shower:inst1|Mux6~2 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.544 ns ( 34.63 % ) " "Info: Total cell delay = 1.544 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.915 ns ( 65.37 % ) " "Info: Total interconnect delay = 2.915 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { led_shower:inst1|CNT6[0] led_shower:inst1|Mux6~2 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { led_shower:inst1|CNT6[0] {} led_shower:inst1|Mux6~2 {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 2.155ns 0.760ns } { 0.000ns 0.740ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|SHUJU\[3\] 2 REG LC_X7_Y7_N3 7 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X7_Y7_N3; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|CNT6\[0\] 2 REG LC_X8_Y6_N2 18 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X8_Y6_N2; Fanout = 18; REG Node = 'led_shower:inst1\|CNT6\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { led_shower:inst1|CNT6[0] led_shower:inst1|Mux6~2 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.459 ns" { led_shower:inst1|CNT6[0] {} led_shower:inst1|Mux6~2 {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 2.155ns 0.760ns } { 0.000ns 0.740ns 0.804ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer:inst\|TIME_MIN\[3\] register timer:inst\|MIN1\[0\] 42.37 MHz 23.599 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.37 MHz between source register \"timer:inst\|TIME_MIN\[3\]\" and destination register \"timer:inst\|MIN1\[0\]\" (period= 23.599 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.890 ns + Longest register register " "Info: + Longest register to register delay is 22.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|TIME_MIN\[3\] 1 REG LC_X8_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; REG Node = 'timer:inst\|TIME_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.740 ns) 1.643 ns timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X8_Y5_N3 16 " "Info: 2: + IC(0.903 ns) + CELL(0.740 ns) = 1.643 ns; Loc. = LC_X8_Y5_N3; Fanout = 16; COMB Node = 'timer:inst\|lpm_divide:Mod2\|lpm_divide_1ol:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.048 ns) + CELL(0.747 ns) 5.438 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X1_Y7_N3 1 " "Info: 3: + IC(3.048 ns) + CELL(0.747 ns) = 5.438 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.253 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 4 COMB LC_X1_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 6.253 ns; Loc. = LC_X1_Y7_N4; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 7.925 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 5 COMB LC_X1_Y7_N5 2 " "Info: 5: + IC(0.694 ns) + CELL(0.978 ns) = 7.925 ns; Loc. = LC_X1_Y7_N5; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.048 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 6 COMB LC_X1_Y7_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 8.048 ns; Loc. = LC_X1_Y7_N6; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.171 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 7 COMB LC_X1_Y7_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.171 ns; Loc. = LC_X1_Y7_N7; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.986 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 8 COMB LC_X1_Y7_N8 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 8.986 ns; Loc. = LC_X1_Y7_N8; Fanout = 9; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(0.511 ns) 11.510 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[17\]~17 9 COMB LC_X1_Y6_N6 3 " "Info: 9: + IC(2.013 ns) + CELL(0.511 ns) = 11.510 ns; Loc. = LC_X1_Y6_N6; Fanout = 3; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[17\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_hie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.978 ns) 13.203 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 10 COMB LC_X1_Y6_N2 1 " "Info: 10: + IC(0.715 ns) + CELL(0.978 ns) = 13.203 ns; Loc. = LC_X1_Y6_N2; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.326 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 11 COMB LC_X1_Y6_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 13.326 ns; Loc. = LC_X1_Y6_N3; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.141 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 12 COMB LC_X1_Y6_N4 9 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 14.141 ns; Loc. = LC_X1_Y6_N4; Fanout = 9; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(0.200 ns) 16.653 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~24 13 COMB LC_X2_Y7_N1 2 " "Info: 13: + IC(2.312 ns) + CELL(0.200 ns) = 16.653 ns; Loc. = LC_X2_Y7_N1; Fanout = 2; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_hie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.978 ns) 19.653 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 14 COMB LC_X3_Y4_N1 1 " "Info: 14: + IC(2.022 ns) + CELL(0.978 ns) = 19.653 ns; Loc. = LC_X3_Y4_N1; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 19.776 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 15 COMB LC_X3_Y4_N2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 19.776 ns; Loc. = LC_X3_Y4_N2; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 19.899 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 16 COMB LC_X3_Y4_N3 1 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 19.899 ns; Loc. = LC_X3_Y4_N3; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 20.714 ns timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 17 COMB LC_X3_Y4_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 20.714 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; COMB Node = 'timer:inst\|lpm_divide:Div1\|lpm_divide_svl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 21.994 ns timer:inst\|Selector15~3 18 COMB LC_X3_Y4_N6 1 " "Info: 18: + IC(0.769 ns) + CELL(0.511 ns) = 21.994 ns; Loc. = LC_X3_Y4_N6; Fanout = 1; COMB Node = 'timer:inst\|Selector15~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 timer:inst|Selector15~3 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 22.890 ns timer:inst\|MIN1\[0\] 19 REG LC_X3_Y4_N7 1 " "Info: 19: + IC(0.305 ns) + CELL(0.591 ns) = 22.890 ns; Loc. = LC_X3_Y4_N7; Fanout = 1; REG Node = 'timer:inst\|MIN1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { timer:inst|Selector15~3 timer:inst|MIN1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.109 ns ( 44.16 % ) " "Info: Total cell delay = 10.109 ns ( 44.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.781 ns ( 55.84 % ) " "Info: Total interconnect delay = 12.781 ns ( 55.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.890 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 timer:inst|Selector15~3 timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.890 ns" { timer:inst|TIME_MIN[3] {} timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} timer:inst|Selector15~3 {} timer:inst|MIN1[0] {} } { 0.000ns 0.903ns 3.048ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 2.013ns 0.715ns 0.000ns 0.000ns 2.312ns 2.022ns 0.000ns 0.000ns 0.000ns 0.769ns 0.305ns } { 0.000ns 0.740ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 58; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|MIN1\[0\] 2 REG LC_X3_Y4_N7 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X3_Y4_N7; Fanout = 1; REG Node = 'timer:inst\|MIN1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 58; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|TIME_MIN\[3\] 2 REG LC_X8_Y5_N1 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; REG Node = 'timer:inst\|TIME_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TIME_MIN[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TIME_MIN[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.890 ns" { timer:inst|TIME_MIN[3] timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 timer:inst|Selector15~3 timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.890 ns" { timer:inst|TIME_MIN[3] {} timer:inst|lpm_divide:Mod2|lpm_divide_1ol:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[17]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|StageOut[21]~24 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} timer:inst|lpm_divide:Div1|lpm_divide_svl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} timer:inst|Selector15~3 {} timer:inst|MIN1[0] {} } { 0.000ns 0.903ns 3.048ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 2.013ns 0.715ns 0.000ns 0.000ns 2.312ns 2.022ns 0.000ns 0.000ns 0.000ns 0.769ns 0.305ns } { 0.000ns 0.740ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TIME_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TIME_MIN[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timer:inst\|SEC1\[0\] EN_ALM clk 2.273 ns register " "Info: tsu for register \"timer:inst\|SEC1\[0\]\" (data pin = \"EN_ALM\", clock pin = \"clk\") is 2.273 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.487 ns + Longest pin register " "Info: + Longest pin to register delay is 5.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EN_ALM 1 PIN PIN_27 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 5; PIN Node = 'EN_ALM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_ALM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 904 1320 1488 920 "EN_ALM" "" } { 896 1488 1816 912 "EN_ALM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.280 ns) 5.487 ns timer:inst\|SEC1\[0\] 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(4.075 ns) + CELL(0.280 ns) = 5.487 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'timer:inst\|SEC1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 25.73 % ) " "Info: Total cell delay = 1.412 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.075 ns ( 74.27 % ) " "Info: Total interconnect delay = 4.075 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.487 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.487 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 58 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 58; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|SEC1\[0\] 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'timer:inst\|SEC1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.487 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.487 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 1.132ns 0.280ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "scan_clk ALARM timer:inst\|ALARM 18.335 ns register " "Info: tco from clock \"scan_clk\" to destination pin \"ALARM\" through register \"timer:inst\|ALARM\" is 18.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 14.244 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to source register is 14.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d2 2 REG LC_X10_Y1_N1 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X10_Y1_N1; Fanout = 2; REG Node = 'debounce:inst2\|d2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d2 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.740 ns) 5.591 ns debounce:inst2\|key_output 3 COMB LC_X10_Y1_N8 6 " "Info: 3: + IC(0.928 ns) + CELL(0.740 ns) = 5.591 ns; Loc. = LC_X10_Y1_N8; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { debounce:inst2|d2 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.536 ns) + CELL(1.294 ns) 10.421 ns timer:inst\|cur_state.sethour 4 REG LC_X5_Y5_N1 18 " "Info: 4: + IC(3.536 ns) + CELL(1.294 ns) = 10.421 ns; Loc. = LC_X5_Y5_N1; Fanout = 18; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.200 ns) 11.542 ns timer:inst\|process_3~7 5 COMB LC_X5_Y5_N0 2 " "Info: 5: + IC(0.921 ns) + CELL(0.200 ns) = 11.542 ns; Loc. = LC_X5_Y5_N0; Fanout = 2; COMB Node = 'timer:inst\|process_3~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { timer:inst|cur_state.sethour timer:inst|process_3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.200 ns) 14.244 ns timer:inst\|ALARM 6 REG LC_X10_Y6_N6 1 " "Info: 6: + IC(2.502 ns) + CELL(0.200 ns) = 14.244 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 34.34 % ) " "Info: Total cell delay = 4.891 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.353 ns ( 65.66 % ) " "Info: Total interconnect delay = 9.353 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.091 ns + Longest register pin " "Info: + Longest register to pin delay is 4.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|ALARM 1 REG LC_X10_Y6_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(2.322 ns) 4.091 ns ALARM 2 PIN PIN_72 0 " "Info: 2: + IC(1.769 ns) + CELL(2.322 ns) = 4.091 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1080 2608 2784 1096 "ALARM" "" } { 1072 2272 2608 1088 "alarm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 56.76 % ) " "Info: Total cell delay = 2.322 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.769 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.769 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 1.769ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.091 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 1.769ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timer:inst\|ALARM CLK_HIGH scan_clk 6.556 ns register " "Info: th for register \"timer:inst\|ALARM\" (data pin = \"CLK_HIGH\", clock pin = \"scan_clk\") is 6.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 14.244 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to destination register is 14.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d2 2 REG LC_X10_Y1_N1 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X10_Y1_N1; Fanout = 2; REG Node = 'debounce:inst2\|d2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d2 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.740 ns) 5.591 ns debounce:inst2\|key_output 3 COMB LC_X10_Y1_N8 6 " "Info: 3: + IC(0.928 ns) + CELL(0.740 ns) = 5.591 ns; Loc. = LC_X10_Y1_N8; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { debounce:inst2|d2 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.536 ns) + CELL(1.294 ns) 10.421 ns timer:inst\|cur_state.sethour 4 REG LC_X5_Y5_N1 18 " "Info: 4: + IC(3.536 ns) + CELL(1.294 ns) = 10.421 ns; Loc. = LC_X5_Y5_N1; Fanout = 18; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.830 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.200 ns) 11.542 ns timer:inst\|process_3~7 5 COMB LC_X5_Y5_N0 2 " "Info: 5: + IC(0.921 ns) + CELL(0.200 ns) = 11.542 ns; Loc. = LC_X5_Y5_N0; Fanout = 2; COMB Node = 'timer:inst\|process_3~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { timer:inst|cur_state.sethour timer:inst|process_3~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.200 ns) 14.244 ns timer:inst\|ALARM 6 REG LC_X10_Y6_N6 1 " "Info: 6: + IC(2.502 ns) + CELL(0.200 ns) = 14.244 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 34.34 % ) " "Info: Total cell delay = 4.891 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.353 ns ( 65.66 % ) " "Info: Total interconnect delay = 9.353 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.688 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_HIGH 1 PIN PIN_57 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'CLK_HIGH'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_HIGH } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 824 1320 1488 840 "CLK_HIGH" "" } { 816 1488 1816 832 "CLK_HIGH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.890 ns) + CELL(0.200 ns) 6.222 ns timer:inst\|ALARM~7 2 COMB LC_X10_Y6_N7 1 " "Info: 2: + IC(4.890 ns) + CELL(0.200 ns) = 6.222 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'timer:inst\|ALARM~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { CLK_HIGH timer:inst|ALARM~7 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.740 ns) 7.688 ns timer:inst\|ALARM 3 REG LC_X10_Y6_N6 1 " "Info: 3: + IC(0.726 ns) + CELL(0.740 ns) = 7.688 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { timer:inst|ALARM~7 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 26.95 % ) " "Info: Total cell delay = 2.072 ns ( 26.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.616 ns ( 73.05 % ) " "Info: Total interconnect delay = 5.616 ns ( 73.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { CLK_HIGH timer:inst|ALARM~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { CLK_HIGH {} CLK_HIGH~combout {} timer:inst|ALARM~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.890ns 0.726ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { scan_clk debounce:inst2|d2 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d2 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.928ns 3.536ns 0.921ns 2.502ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.688 ns" { CLK_HIGH timer:inst|ALARM~7 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.688 ns" { CLK_HIGH {} CLK_HIGH~combout {} timer:inst|ALARM~7 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.890ns 0.726ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 00:09:33 2017 " "Info: Processing ended: Fri Jun 09 00:09:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
