timestamp 1750150351
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use dp_nmos_4 dp_nmos_4_1 1 0 490 0 -1 280
use dp_nmos_4 dp_nmos_4_0 1 0 490 0 1 -458
use cross_pair cross_pair_1 1 0 -35105 0 1 -2034
use cross_pair cross_pair_0 1 0 -35621 0 1 -2034
port "I_ONB" 3 1377 -155 1377 -155 v
port "I_ONA" 2 1377 -31 1377 -31 v
node "m2_865_n317#" 0 0 865 -317 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_187_n573#" 0 0 187 -573 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_99_n485#" 0 0 99 -485 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "I_ONB" 0 0 1377 -155 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_685_n179#" 0 0 685 -179 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_356_n207#" 0 0 356 -207 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "I_ONA" 0 0 1377 -31 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_710_n59#" 0 0 710 -59 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_356_n59#" 0 0 356 -59 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_187_247#" 0 0 187 247 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_99_335#" 0 0 99 335 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_14_n604#" 0 0 14 -604 mvpsc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_487_n131#" "cross_pair_0/m1_36114_1855#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cross_pair_0/m1_36114_1855#" "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#"
merge "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#" "m1_356_n207#"
merge "m1_356_n207#" "cross_pair_1/m1_36114_1975#"
merge "cross_pair_1/m1_36114_1975#" "I_ONB"
merge "I_ONB" "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#"
merge "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#" "m1_710_n59#"
merge "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_487_n131#" "cross_pair_0/m1_36114_1975#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cross_pair_0/m1_36114_1975#" "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#"
merge "dp_nmos_4_0/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n545_n131#" "m1_356_n59#"
merge "m1_356_n59#" "cross_pair_1/m1_36114_1855#"
merge "cross_pair_1/m1_36114_1855#" "I_ONA"
merge "I_ONA" "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#"
merge "dp_nmos_4_1/sky130_fd_pr__nfet_g5v0d10v5_DJNVTV_0/a_n29_n131#" "m1_685_n179#"
merge "dp_nmos_4_0/m1_n51_765#" "dp_nmos_4_0/m1_n391_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_4_0/m1_n391_369#" "m1_99_335#"
merge "m1_99_335#" "dp_nmos_4_1/m1_207_705#"
merge "dp_nmos_4_1/m1_207_705#" "dp_nmos_4_1/m1_n391_369#"
merge "dp_nmos_4_1/m1_n391_369#" "m1_99_n485#"
merge "cross_pair_0/VSUBS" "cross_pair_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cross_pair_1/VSUBS" "dp_nmos_4_0/li_n476_369#"
merge "dp_nmos_4_0/li_n476_369#" "dp_nmos_4_0/a_n489_369#"
merge "dp_nmos_4_0/a_n489_369#" "dp_nmos_4_1/li_n476_369#"
merge "dp_nmos_4_1/li_n476_369#" "dp_nmos_4_1/a_n489_369#"
merge "dp_nmos_4_1/a_n489_369#" "a_14_n604#"
merge "dp_nmos_4_0/m1_207_705#" "dp_nmos_4_0/m1_n303_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_4_0/m1_n303_369#" "m1_187_247#"
merge "m1_187_247#" "dp_nmos_4_1/m1_n51_765#"
merge "dp_nmos_4_1/m1_n51_765#" "dp_nmos_4_1/m1_n303_369#"
merge "dp_nmos_4_1/m1_n303_369#" "m1_187_n573#"
merge "dp_nmos_4_0/m1_117_531#" "dp_nmos_4_1/m1_117_531#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_4_1/m1_117_531#" "m2_865_n317#"
