<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>
time_elapsed: 0.004s
ram usage: 9576 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):6-327,
                        lifetime: Static,
                        name: addbit(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):13-19,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):28-29,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):20-28,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):28-29,
                                    name: a(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):37-38,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):29-37,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):37-38,
                                    name: b(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):46-48,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):38-46,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):46-48,
                                    name: ci(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):56-59,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):48-56,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):56-59,
                                    name: sum(11),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):67-69,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):59-67,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):67-69,
                                    name: co(13),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):78-96,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):78-94,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):94-95,
                                            name: a(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):94-95,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):103-121,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):103-119,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):119-120,
                                            name: b(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):119-120,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):128-147,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):128-144,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):144-146,
                                            name: ci(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):144-146,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):154-173,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):154-169,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):169-172,
                                            name: sum(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):169-172,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):180-198,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):180-195,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):195-197,
                                            name: co(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):195-197,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):205-223,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):205-221,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):221-222,
                                            name: a(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):221-222,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):230-248,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):230-246,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):246-247,
                                            name: b(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):246-247,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):255-274,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):255-271,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):271-273,
                                            name: ci(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):271-273,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):281-301,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):281-297,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):297-300,
                                            name: sum(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):297-300,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):308-327,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):308-324,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):324-326,
                                            name: co(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>&#34;):324-326,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>