# system info cic_dec_filter on 2020.07.27.16:49:34
system_info:
name,value
DEVICE,5AGXFB3H4F35C4
DEVICE_FAMILY,Arria V
GENERATION_ID,1595882973
#
#
# Files generated for cic_dec_filter on 2020.07.27.16:49:34
files:
filepath,kind,attributes,module,is_top
simulation/cic_dec_filter.v,VERILOG,,cic_dec_filter,true
simulation/submodules/auk_dspip_math_pkg.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_text_pkg.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_lib_pkg.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_small_fifo.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_controller.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_sink.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_source.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_delay.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_fastaddsub.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_fastadd.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_pipelined_adder.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/auk_dspip_roundsat.vhd,VHDL,,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/alt_dsp_cic_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_cic_lib_pkg.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_differentiator.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_differentiator.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_downsample.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_downsample.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_integrator.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_integrator.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_upsample.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_upsample.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_channel_buffer.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_channel_buffer.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_variable_downsample.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_variable_downsample.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/hyper_pipeline_interface.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/hyper_pipeline_interface.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/counter_module.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/counter_module.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_int_siso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_int_siso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_dec_siso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_dec_siso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_int_simo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_int_simo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_dec_miso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_dec_miso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/mentor/alt_cic_core.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/aldec/alt_cic_core.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,cic_dec_filter_cic_ii_0,false
simulation/submodules/alt_cic_core.ocp,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/cic_dec_filter_cic_ii_0.sv,SYSTEM_VERILOG,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/CIC.cpp,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/CIC.h,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/Example/cic_c_model_output_ref.txt,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/Example/cic_input.txt,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/Example/cic_output_ref.txt,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/Example/commands.txt,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/compile_mex.sh,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/main.cpp,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/mexCICDirect.cpp,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/mexCICFile.cpp,OTHER,,cic_dec_filter_cic_ii_0,false
simulation/submodules/c_model/mexCICFileIn.cpp,OTHER,,cic_dec_filter_cic_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cic_dec_filter.cic_ii_0,cic_dec_filter_cic_ii_0
