Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 19 23:43:09 2019
| Host         : RichardWu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.832        0.000                      0                12526        0.087        0.000                      0                12526        3.000        0.000                       0                  2102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.832        0.000                      0                10647        0.087        0.000                      0                10647        8.750        0.000                       0                  1919  
  clk_out2_clk_wiz_0       24.485        0.000                      0                 1879        0.180        0.000                      0                 1879       19.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.091ns  (logic 4.976ns (30.924%)  route 11.115ns (69.076%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  rsrc1/rsrcalu/c_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsrc1/rsrcalu/c_reg[6]_i_10_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  rsrc1/rsrcalu/c_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.336    rsrc1/rsrcalu/c_reg[15]_i_15_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.450 r  rsrc1/rsrcalu/c_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.450    rsrc1/rsrcalu/c_reg[15]_i_10_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  rsrc1/rsrcalu/c_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.564    rsrc1/rsrcalu/c_reg[18]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.803 r  rsrc1/rsrcalu/c_reg[25]_i_22/O[2]
                         net (fo=1, routed)           0.838    12.641    rsrc1/rsrccontrol/data0[22]
    SLICE_X33Y101        LUT4 (Prop_lut4_I0_O)        0.328    12.969 r  rsrc1/rsrccontrol/c[22]_i_14/O
                         net (fo=1, routed)           0.799    13.768    rsrc1/rsrccontrol/c[22]_i_14_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.326    14.094 r  rsrc1/rsrccontrol/c[22]_i_10/O
                         net (fo=1, routed)           0.403    14.497    rsrc1/rsrccontrol/c[22]_i_10_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I3_O)        0.124    14.621 r  rsrc1/rsrccontrol/c[22]_i_5/O
                         net (fo=1, routed)           0.426    15.047    rsrc1/rsrccontrol/c[22]_i_5_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I3_O)        0.124    15.171 r  rsrc1/rsrccontrol/c[22]_i_1/O
                         net (fo=1, routed)           0.000    15.171    rsrc1/rsrccreg/D[22]
    SLICE_X32Y109        FDRE                                         r  rsrc1/rsrccreg/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.502    18.481    rsrc1/rsrccreg/clk_out1
    SLICE_X32Y109        FDRE                                         r  rsrc1/rsrccreg/c_reg[22]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.029    19.003    rsrc1/rsrccreg/c_reg[22]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 4.387ns (27.438%)  route 11.602ns (72.562%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    11.010 r  rsrc1/rsrcalu/c_reg[3]_i_11/O[0]
                         net (fo=1, routed)           0.617    11.626    rsrc1/rsrccontrol/data0[0]
    SLICE_X33Y107        LUT4 (Prop_lut4_I0_O)        0.295    11.921 r  rsrc1/rsrccontrol/c[0]_i_10/O
                         net (fo=1, routed)           0.701    12.622    rsrc1/rsrccontrol/c[0]_i_10_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.327    12.949 r  rsrc1/rsrccontrol/c[0]_i_6/O
                         net (fo=1, routed)           1.127    14.077    rsrc1/rsrccontrol/c[0]_i_6_n_0
    SLICE_X40Y108        LUT5 (Prop_lut5_I4_O)        0.152    14.229 r  rsrc1/rsrccontrol/c[0]_i_3/O
                         net (fo=1, routed)           0.508    14.737    rsrc1/rsrccontrol/c[0]_i_3_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I1_O)        0.332    15.069 r  rsrc1/rsrccontrol/c[0]_i_1/O
                         net (fo=1, routed)           0.000    15.069    rsrc1/rsrccreg/D[0]
    SLICE_X41Y108        FDRE                                         r  rsrc1/rsrccreg/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.501    18.480    rsrc1/rsrccreg/clk_out1
    SLICE_X41Y108        FDRE                                         r  rsrc1/rsrccreg/c_reg[0]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X41Y108        FDRE (Setup_fdre_C_D)        0.031    18.987    rsrc1/rsrccreg/c_reg[0]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.696ns  (logic 4.844ns (30.861%)  route 10.852ns (69.139%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  rsrc1/rsrcalu/c_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsrc1/rsrcalu/c_reg[6]_i_10_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  rsrc1/rsrcalu/c_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.336    rsrc1/rsrcalu/c_reg[15]_i_15_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.450 r  rsrc1/rsrcalu/c_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.450    rsrc1/rsrcalu/c_reg[15]_i_10_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  rsrc1/rsrcalu/c_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.564    rsrc1/rsrcalu/c_reg[18]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.898 r  rsrc1/rsrcalu/c_reg[25]_i_22/O[1]
                         net (fo=1, routed)           0.718    12.616    rsrc1/rsrccontrol/data0[21]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.303    12.919 r  rsrc1/rsrccontrol/c[21]_i_13/O
                         net (fo=1, routed)           0.639    13.558    rsrc1/rsrccontrol/c[21]_i_13_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124    13.682 r  rsrc1/rsrccontrol/c[21]_i_9/O
                         net (fo=1, routed)           0.444    14.126    rsrc1/rsrccontrol/c[21]_i_9_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  rsrc1/rsrccontrol/c[21]_i_4/O
                         net (fo=1, routed)           0.402    14.652    rsrc1/rsrccontrol/c[21]_i_4_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  rsrc1/rsrccontrol/c[21]_i_1/O
                         net (fo=1, routed)           0.000    14.776    rsrc1/rsrccreg/D[21]
    SLICE_X33Y108        FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.503    18.482    rsrc1/rsrccreg/clk_out1
    SLICE_X33Y108        FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X33Y108        FDRE (Setup_fdre_C_D)        0.029    19.004    rsrc1/rsrccreg/c_reg[21]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.468ns  (logic 4.598ns (29.726%)  route 10.870ns (70.274%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.421 r  rsrc1/rsrcalu/c_reg[6]_i_10/O[3]
                         net (fo=1, routed)           0.742    12.162    rsrc1/rsrccontrol/data0[7]
    SLICE_X33Y104        LUT4 (Prop_lut4_I0_O)        0.332    12.494 r  rsrc1/rsrccontrol/c[7]_i_12/O
                         net (fo=1, routed)           0.473    12.967    rsrc1/rsrccontrol/c[7]_i_12_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.293 r  rsrc1/rsrccontrol/c[7]_i_11/O
                         net (fo=1, routed)           0.566    13.860    rsrc1/rsrccontrol/c[7]_i_11_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.984 r  rsrc1/rsrccontrol/c[7]_i_5/O
                         net (fo=1, routed)           0.440    14.424    rsrc1/rsrccontrol/c[7]_i_5_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.548 r  rsrc1/rsrccontrol/c[7]_i_1/O
                         net (fo=1, routed)           0.000    14.548    rsrc1/rsrccreg/D[7]
    SLICE_X36Y103        FDRE                                         r  rsrc1/rsrccreg/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.503    18.482    rsrc1/rsrccreg/clk_out1
    SLICE_X36Y103        FDRE                                         r  rsrc1/rsrccreg/c_reg[7]/C
                         clock pessimism              0.560    19.042    
                         clock uncertainty           -0.084    18.958    
    SLICE_X36Y103        FDRE (Setup_fdre_C_D)        0.031    18.989    rsrc1/rsrccreg/c_reg[7]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.429ns  (logic 4.940ns (32.018%)  route 10.489ns (67.982%))
  Logic Levels:           22  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  rsrc1/rsrcalu/c_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsrc1/rsrcalu/c_reg[6]_i_10_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  rsrc1/rsrcalu/c_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.336    rsrc1/rsrcalu/c_reg[15]_i_15_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.450 r  rsrc1/rsrcalu/c_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.450    rsrc1/rsrcalu/c_reg[15]_i_10_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  rsrc1/rsrcalu/c_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.564    rsrc1/rsrcalu/c_reg[18]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.678 r  rsrc1/rsrcalu/c_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.678    rsrc1/rsrcalu/c_reg[25]_i_22_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.991 r  rsrc1/rsrcalu/c_reg[25]_i_16/O[3]
                         net (fo=1, routed)           0.582    12.573    rsrc1/rsrccontrol/data0[27]
    SLICE_X33Y107        LUT4 (Prop_lut4_I0_O)        0.306    12.879 r  rsrc1/rsrccontrol/c[27]_i_15/O
                         net (fo=1, routed)           0.312    13.190    rsrc1/rsrccontrol/c[27]_i_15_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124    13.314 r  rsrc1/rsrccontrol/c[27]_i_9/O
                         net (fo=1, routed)           0.502    13.817    rsrc1/rsrcirreg/c_reg[27]_1
    SLICE_X28Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.941 r  rsrc1/rsrcirreg/c[27]_i_3/O
                         net (fo=1, routed)           0.444    14.385    rsrc1/rsrccontrol/c_reg[27]
    SLICE_X28Y103        LUT6 (Prop_lut6_I1_O)        0.124    14.509 r  rsrc1/rsrccontrol/c[27]_i_1/O
                         net (fo=1, routed)           0.000    14.509    rsrc1/rsrccreg/D[27]
    SLICE_X28Y103        FDRE                                         r  rsrc1/rsrccreg/c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.505    18.484    rsrc1/rsrccreg/clk_out1
    SLICE_X28Y103        FDRE                                         r  rsrc1/rsrccreg/c_reg[27]/C
                         clock pessimism              0.560    19.044    
                         clock uncertainty           -0.084    18.960    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.029    18.989    rsrc1/rsrccreg/c_reg[27]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.308ns  (logic 4.908ns (32.062%)  route 10.400ns (67.938%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  rsrc1/rsrcalu/c_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsrc1/rsrcalu/c_reg[6]_i_10_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  rsrc1/rsrcalu/c_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.336    rsrc1/rsrcalu/c_reg[15]_i_15_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.450 r  rsrc1/rsrcalu/c_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.450    rsrc1/rsrcalu/c_reg[15]_i_10_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.763 r  rsrc1/rsrcalu/c_reg[18]_i_16/O[3]
                         net (fo=1, routed)           0.695    12.458    rsrc1/rsrccontrol/data0[19]
    SLICE_X36Y103        LUT4 (Prop_lut4_I0_O)        0.300    12.758 r  rsrc1/rsrccontrol/c[19]_i_15/O
                         net (fo=1, routed)           0.444    13.201    rsrc1/rsrccontrol/c[19]_i_15_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.326    13.527 r  rsrc1/rsrccontrol/c[19]_i_9/O
                         net (fo=1, routed)           0.158    13.685    rsrc1/rsrcirreg/c_reg[19]_2
    SLICE_X32Y103        LUT6 (Prop_lut6_I4_O)        0.124    13.809 r  rsrc1/rsrcirreg/c[19]_i_4/O
                         net (fo=1, routed)           0.455    14.264    rsrc1/rsrccontrol/c_reg[19]_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.124    14.388 r  rsrc1/rsrccontrol/c[19]_i_1/O
                         net (fo=1, routed)           0.000    14.388    rsrc1/rsrccreg/D[19]
    SLICE_X31Y103        FDRE                                         r  rsrc1/rsrccreg/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.504    18.483    rsrc1/rsrccreg/clk_out1
    SLICE_X31Y103        FDRE                                         r  rsrc1/rsrccreg/c_reg[19]/C
                         clock pessimism              0.577    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.029    19.005    rsrc1/rsrccreg/c_reg[19]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.231ns  (logic 4.614ns (30.294%)  route 10.617ns (69.706%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  rsrc1/rsrcalu/c_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsrc1/rsrcalu/c_reg[6]_i_10_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  rsrc1/rsrcalu/c_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.336    rsrc1/rsrcalu/c_reg[15]_i_15_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.450 r  rsrc1/rsrcalu/c_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.450    rsrc1/rsrcalu/c_reg[15]_i_10_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.672 r  rsrc1/rsrcalu/c_reg[18]_i_16/O[0]
                         net (fo=1, routed)           0.301    11.973    rsrc1/rsrccontrol/data0[16]
    SLICE_X39Y105        LUT6 (Prop_lut6_I5_O)        0.299    12.272 r  rsrc1/rsrccontrol/c[16]_i_10/O
                         net (fo=1, routed)           0.414    12.686    rsrc1/rsrccontrol/c[16]_i_10_n_0
    SLICE_X40Y105        LUT4 (Prop_lut4_I3_O)        0.124    12.810 r  rsrc1/rsrccontrol/c[16]_i_7/O
                         net (fo=1, routed)           0.647    13.457    rsrc1/rsrccontrol/c[16]_i_7_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I5_O)        0.124    13.581 r  rsrc1/rsrccontrol/c[16]_i_4/O
                         net (fo=1, routed)           0.606    14.187    rsrc1/rsrccontrol/c[16]_i_4_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.311 r  rsrc1/rsrccontrol/c[16]_i_1/O
                         net (fo=1, routed)           0.000    14.311    rsrc1/rsrccreg/D[16]
    SLICE_X40Y108        FDRE                                         r  rsrc1/rsrccreg/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.501    18.480    rsrc1/rsrccreg/clk_out1
    SLICE_X40Y108        FDRE                                         r  rsrc1/rsrccreg/c_reg[16]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X40Y108        FDRE (Setup_fdre_C_D)        0.029    18.985    rsrc1/rsrccreg/c_reg[16]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.611ns  (logic 1.486ns (10.170%)  route 13.125ns (89.830%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.641    -0.899    rsrc1/rsrcmareg/clk_out1
    SLICE_X35Y98         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=177, routed)         2.487     2.044    sram1/myarray_reg_768_1023_8_8/A1
    SLICE_X38Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     2.168 r  sram1/myarray_reg_768_1023_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000     2.168    sram1/myarray_reg_768_1023_8_8/OD
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I0_O)      0.241     2.409 r  sram1/myarray_reg_768_1023_8_8/F7.B/O
                         net (fo=1, routed)           0.000     2.409    sram1/myarray_reg_768_1023_8_8/O0
    SLICE_X38Y90         MUXF8 (Prop_muxf8_I0_O)      0.098     2.507 r  sram1/myarray_reg_768_1023_8_8/F8/O
                         net (fo=1, routed)           0.810     3.317    sram1/myarray_reg_768_1023_8_8_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.319     3.636 r  sram1/myrom_i_55/O
                         net (fo=1, routed)           1.146     4.782    rsrc1/rsrcmareg/mdi_reg[8]
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124     4.906 r  rsrc1/rsrcmareg/myrom_i_34/O
                         net (fo=1, routed)           0.433     5.339    rsrc1/rsrcmareg/myrom_i_34_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  rsrc1/rsrcmareg/myrom_i_3/O
                         net (fo=145, routed)         8.249    13.713    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.763    18.743    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.487    19.230    
                         clock uncertainty           -0.084    19.147    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    18.410    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.891ns  (logic 0.766ns (5.144%)  route 14.125ns (94.856%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.614    -0.926    rsrc1/rsrcmareg/clk_out1
    SLICE_X42Y113        FDRE                                         r  rsrc1/rsrcmareg/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  rsrc1/rsrcmareg/address_reg[16]/Q
                         net (fo=129, routed)        12.380    11.972    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[13]
    SLICE_X8Y181         LUT5 (Prop_lut5_I1_O)        0.124    12.096 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31/O
                         net (fo=1, routed)           0.670    12.766    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/ena_array[65]
    SLICE_X8Y181         LUT2 (Prop_lut2_I0_O)        0.124    12.890 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_563/O
                         net (fo=1, routed)           1.074    13.964    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_346
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.721    18.701    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.488    19.189    
                         clock uncertainty           -0.084    19.106    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.663    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.118ns  (logic 4.840ns (32.014%)  route 10.278ns (67.986%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.620    -0.920    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y114        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=53, routed)          1.383     0.919    rsrc1/rsrccontrol/upc[7]
    SLICE_X34Y111        LUT5 (Prop_lut5_I2_O)        0.146     1.065 r  rsrc1/rsrccontrol/reg0[31]_i_25/O
                         net (fo=2, routed)           1.003     2.068    rsrc1/rsrccontrol/reg0[31]_i_25_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.356     2.424 f  rsrc1/rsrccontrol/reg0[31]_i_29/O
                         net (fo=1, routed)           0.577     3.001    rsrc1/rsrccontrol/reg0[31]_i_29_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.348     3.349 r  rsrc1/rsrccontrol/reg0[31]_i_15/O
                         net (fo=5, routed)           0.608     3.957    rsrc1/rsrcirreg/gra
    SLICE_X38Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.482     5.563    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.687 f  rsrc1/rsrcregfile/reg0[0]_i_14/O
                         net (fo=1, routed)           0.000     5.687    rsrc1/rsrcregfile/reg0[0]_i_14_n_0
    SLICE_X52Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 f  rsrc1/rsrcregfile/reg0_reg[0]_i_8/O
                         net (fo=1, routed)           0.919     6.823    rsrc1/rsrcregfile/reg0_reg[0]_i_8_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I1_O)        0.299     7.122 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.149     7.271    rsrc1/rsrccontrol/reg0[0]_i_2_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I2_O)        0.124     7.395 f  rsrc1/rsrccontrol/reg0[0]_i_5/O
                         net (fo=1, routed)           0.433     7.829    rsrc1/rsrccontrol/reg0[0]_i_5_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.149     7.978 f  rsrc1/rsrccontrol/reg0[0]_i_2/O
                         net (fo=1, routed)           0.595     8.573    rsrc1/rsrccontrol/reg0[0]_i_2_n_0
    SLICE_X51Y106        LUT2 (Prop_lut2_I0_O)        0.332     8.905 f  rsrc1/rsrccontrol/reg0[0]_i_1/O
                         net (fo=54, routed)          1.020     9.924    rsrc1/rsrccontrol/reg0[0]_i_3_0[0]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.124    10.048 r  rsrc1/rsrccontrol/c[3]_i_14/O
                         net (fo=1, routed)           0.479    10.528    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X35Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.108 r  rsrc1/rsrcalu/c_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsrc1/rsrcalu/c_reg[3]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  rsrc1/rsrcalu/c_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsrc1/rsrcalu/c_reg[6]_i_10_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  rsrc1/rsrcalu/c_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.336    rsrc1/rsrcalu/c_reg[15]_i_15_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.450 r  rsrc1/rsrcalu/c_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.450    rsrc1/rsrcalu/c_reg[15]_i_10_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  rsrc1/rsrcalu/c_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.564    rsrc1/rsrcalu/c_reg[18]_i_16_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.786 r  rsrc1/rsrcalu/c_reg[25]_i_22/O[0]
                         net (fo=1, routed)           0.786    12.571    rsrc1/rsrccontrol/data0[20]
    SLICE_X36Y106        LUT4 (Prop_lut4_I0_O)        0.327    12.898 r  rsrc1/rsrccontrol/c[20]_i_8/O
                         net (fo=1, routed)           0.437    13.335    rsrc1/rsrccontrol/c[20]_i_8_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I2_O)        0.332    13.667 r  rsrc1/rsrccontrol/c[20]_i_3/O
                         net (fo=1, routed)           0.407    14.074    rsrc1/rsrccontrol/c[20]_i_3_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I3_O)        0.124    14.198 r  rsrc1/rsrccontrol/c[20]_i_1/O
                         net (fo=1, routed)           0.000    14.198    rsrc1/rsrccreg/D[20]
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrccreg/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.501    18.480    rsrc1/rsrccreg/clk_out1
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrccreg/c_reg[20]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031    18.987    rsrc1/rsrccreg/c_reg[20]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_18_18/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.723%)  route 0.181ns (56.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.569    -0.595    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y99         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rsrc1/rsrcmareg/address_reg[6]_rep__1/Q
                         net (fo=164, routed)         0.181    -0.273    sram1/myarray_reg_512_767_18_18/A4
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.838    -0.835    sram1/myarray_reg_512_767_18_18/WCLK
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_A/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X46Y98         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.360    sram1/myarray_reg_512_767_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_18_18/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.723%)  route 0.181ns (56.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.569    -0.595    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y99         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rsrc1/rsrcmareg/address_reg[6]_rep__1/Q
                         net (fo=164, routed)         0.181    -0.273    sram1/myarray_reg_512_767_18_18/A4
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.838    -0.835    sram1/myarray_reg_512_767_18_18/WCLK
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_B/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X46Y98         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.360    sram1/myarray_reg_512_767_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_18_18/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.723%)  route 0.181ns (56.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.569    -0.595    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y99         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rsrc1/rsrcmareg/address_reg[6]_rep__1/Q
                         net (fo=164, routed)         0.181    -0.273    sram1/myarray_reg_512_767_18_18/A4
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.838    -0.835    sram1/myarray_reg_512_767_18_18/WCLK
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_C/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X46Y98         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.360    sram1/myarray_reg_512_767_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_18_18/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.723%)  route 0.181ns (56.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.569    -0.595    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y99         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rsrc1/rsrcmareg/address_reg[6]_rep__1/Q
                         net (fo=164, routed)         0.181    -0.273    sram1/myarray_reg_512_767_18_18/A4
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.838    -0.835    sram1/myarray_reg_512_767_18_18/WCLK
    SLICE_X46Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_D/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X46Y98         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.360    sram1/myarray_reg_512_767_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.597%)  route 0.162ns (53.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.601    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y101        FDRE                                         r  rsrc1/rsrcmareg/address_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rsrc1/rsrcmareg/address_reg[7]_rep__1/Q
                         net (fo=164, routed)         0.162    -0.299    sram1/myarray_reg_512_767_30_30/A5
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.833    -0.840    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y102        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.415    sram1/myarray_reg_512_767_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.597%)  route 0.162ns (53.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.601    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y101        FDRE                                         r  rsrc1/rsrcmareg/address_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rsrc1/rsrcmareg/address_reg[7]_rep__1/Q
                         net (fo=164, routed)         0.162    -0.299    sram1/myarray_reg_512_767_30_30/A5
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.833    -0.840    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_B/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y102        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.415    sram1/myarray_reg_512_767_30_30/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.597%)  route 0.162ns (53.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.601    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y101        FDRE                                         r  rsrc1/rsrcmareg/address_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rsrc1/rsrcmareg/address_reg[7]_rep__1/Q
                         net (fo=164, routed)         0.162    -0.299    sram1/myarray_reg_512_767_30_30/A5
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.833    -0.840    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_C/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y102        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.415    sram1/myarray_reg_512_767_30_30/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.597%)  route 0.162ns (53.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.601    rsrc1/rsrcmareg/clk_out1
    SLICE_X45Y101        FDRE                                         r  rsrc1/rsrcmareg/address_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rsrc1/rsrcmareg/address_reg[7]_rep__1/Q
                         net (fo=164, routed)         0.162    -0.299    sram1/myarray_reg_512_767_30_30/A5
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.833    -0.840    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X42Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y102        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.415    sram1/myarray_reg_512_767_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_14_14/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.571    -0.593    rsrc1/rsrcmareg/clk_out1
    SLICE_X35Y98         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=177, routed)         0.307    -0.145    sram1/myarray_reg_768_1023_14_14/A1
    SLICE_X34Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_14_14/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.842    -0.831    sram1/myarray_reg_768_1023_14_14/WCLK
    SLICE_X34Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_14_14/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X34Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.268    sram1/myarray_reg_768_1023_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_14_14/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.571    -0.593    rsrc1/rsrcmareg/clk_out1
    SLICE_X35Y98         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=177, routed)         0.307    -0.145    sram1/myarray_reg_768_1023_14_14/A1
    SLICE_X34Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_14_14/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.842    -0.831    sram1/myarray_reg_768_1023_14_14/WCLK
    SLICE_X34Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_14_14/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X34Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.268    sram1/myarray_reg_768_1023_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y25     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y24     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y33     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y28     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y103    sram1/myarray_reg_256_511_22_22/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y103    sram1/myarray_reg_256_511_22_22/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y105    sram1/myarray_reg_256_511_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y105    sram1/myarray_reg_256_511_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y105    sram1/myarray_reg_256_511_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y105    sram1/myarray_reg_256_511_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y104    sram1/myarray_reg_256_511_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y105    sram1/myarray_reg_256_511_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y105    sram1/myarray_reg_256_511_25_25/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.485ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.458ns  (logic 1.358ns (8.785%)  route 14.100ns (91.215%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.602    -0.938    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=72, routed)          9.386     8.966    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X8Y21          MUXF8 (Prop_muxf8_S_O)       0.283     9.249 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           4.714    13.963    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I3_O)        0.319    14.282 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.282    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X64Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    14.520 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    14.520    vga1/doutb[6]
    SLICE_X64Y100        FDRE                                         r  vga1/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.497    38.476    vga1/CLK
    SLICE_X64Y100        FDRE                                         r  vga1/r_reg[1]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.095    38.941    
    SLICE_X64Y100        FDRE (Setup_fdre_C_D)        0.064    39.005    vga1/r_reg[1]
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                         -14.520    
  -------------------------------------------------------------------
                         slack                                 24.485    

Slack (MET) :             24.503ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 1.319ns (8.543%)  route 14.121ns (91.457%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.602    -0.938    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=72, routed)          9.484     9.064    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X9Y23          MUXF8 (Prop_muxf8_S_O)       0.273     9.337 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           4.637    13.974    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I3_O)        0.316    14.290 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.290    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X64Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    14.502 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    14.502    vga1/doutb[5]
    SLICE_X64Y100        FDRE                                         r  vga1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.497    38.476    vga1/CLK
    SLICE_X64Y100        FDRE                                         r  vga1/b_reg[3]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.095    38.941    
    SLICE_X64Y100        FDRE (Setup_fdre_C_D)        0.064    39.005    vga1/b_reg[3]
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                 24.503    

Slack (MET) :             24.782ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.127ns  (logic 1.541ns (10.187%)  route 13.586ns (89.813%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.614    -0.926    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         8.929     8.521    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.645 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.645    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_35_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241     8.886 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     8.886    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_n_0
    SLICE_X8Y20          MUXF8 (Prop_muxf8_I0_O)      0.098     8.984 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5/O
                         net (fo=1, routed)           4.656    13.641    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.319    13.960 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.960    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X62Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    14.201 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    14.201    vga1/doutb[2]
    SLICE_X62Y100        FDRE                                         r  vga1/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.496    38.475    vga1/CLK
    SLICE_X62Y100        FDRE                                         r  vga1/g_reg[3]/C
                         clock pessimism              0.488    38.964    
                         clock uncertainty           -0.095    38.869    
    SLICE_X62Y100        FDRE (Setup_fdre_C_D)        0.113    38.982    vga1/g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                 24.782    

Slack (MET) :             24.873ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 1.319ns (8.754%)  route 13.749ns (91.246%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.602    -0.938    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=72, routed)          9.197     8.777    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X9Y21          MUXF8 (Prop_muxf8_S_O)       0.273     9.050 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5/O
                         net (fo=1, routed)           4.552    13.602    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I3_O)        0.316    13.918 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.918    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    14.130 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    14.130    vga1/doutb[8]
    SLICE_X61Y100        FDRE                                         r  vga1/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.494    38.473    vga1/CLK
    SLICE_X61Y100        FDRE                                         r  vga1/r_reg[3]/C
                         clock pessimism              0.560    39.033    
                         clock uncertainty           -0.095    38.938    
    SLICE_X61Y100        FDRE (Setup_fdre_C_D)        0.064    39.002    vga1/r_reg[3]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 24.873    

Slack (MET) :             24.935ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.924ns  (logic 1.512ns (10.131%)  route 13.412ns (89.869%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.614    -0.926    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         8.773     8.365    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.489 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.489    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_35_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I0_O)      0.238     8.727 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     8.727    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_15_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I0_O)      0.104     8.831 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           4.639    13.470    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I3_O)        0.316    13.786 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.786    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X63Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.998 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    13.998    vga1/doutb[4]
    SLICE_X63Y100        FDRE                                         r  vga1/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.496    38.475    vga1/CLK
    SLICE_X63Y100        FDRE                                         r  vga1/b_reg[2]/C
                         clock pessimism              0.488    38.964    
                         clock uncertainty           -0.095    38.869    
    SLICE_X63Y100        FDRE (Setup_fdre_C_D)        0.064    38.933    vga1/b_reg[2]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                 24.935    

Slack (MET) :             25.246ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.662ns  (logic 1.509ns (10.292%)  route 13.153ns (89.708%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.614    -0.926    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         8.626     8.218    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.342 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_35/O
                         net (fo=1, routed)           0.000     8.342    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_35_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I0_O)      0.241     8.583 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     8.583    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_15_n_0
    SLICE_X8Y22          MUXF8 (Prop_muxf8_I0_O)      0.098     8.681 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_5/O
                         net (fo=1, routed)           4.527    13.208    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_5_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.319    13.527 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.527    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X62Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    13.736 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    13.736    vga1/doutb[1]
    SLICE_X62Y100        FDRE                                         r  vga1/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.496    38.475    vga1/CLK
    SLICE_X62Y100        FDRE                                         r  vga1/g_reg[2]/C
                         clock pessimism              0.488    38.964    
                         clock uncertainty           -0.095    38.869    
    SLICE_X62Y100        FDRE (Setup_fdre_C_D)        0.113    38.982    vga1/g_reg[2]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                 25.246    

Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.712ns  (logic 1.358ns (9.231%)  route 13.354ns (90.769%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.602    -0.938    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=72, routed)          8.916     8.496    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X8Y24          MUXF8 (Prop_muxf8_S_O)       0.283     8.779 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           4.438    13.217    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I3_O)        0.319    13.536 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.536    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.774 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    13.774    vga1/doutb[7]
    SLICE_X63Y100        FDRE                                         r  vga1/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.496    38.475    vga1/CLK
    SLICE_X63Y100        FDRE                                         r  vga1/r_reg[2]/C
                         clock pessimism              0.577    39.052    
                         clock uncertainty           -0.095    38.957    
    SLICE_X63Y100        FDRE (Setup_fdre_C_D)        0.064    39.021    vga1/r_reg[2]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 25.247    

Slack (MET) :             25.572ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.371ns  (logic 1.358ns (9.450%)  route 13.013ns (90.550%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.602    -0.938    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=72, routed)          9.295     8.875    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X8Y23          MUXF8 (Prop_muxf8_S_O)       0.283     9.158 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           3.718    12.876    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X65Y100        LUT6 (Prop_lut6_I3_O)        0.319    13.195 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.195    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X65Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.433 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    13.433    vga1/doutb[3]
    SLICE_X65Y100        FDRE                                         r  vga1/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.497    38.476    vga1/CLK
    SLICE_X65Y100        FDRE                                         r  vga1/b_reg[1]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.095    38.941    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)        0.064    39.005    vga1/b_reg[1]
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                 25.572    

Slack (MET) :             25.680ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.263ns  (logic 1.332ns (9.339%)  route 12.931ns (90.661%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.602    -0.938    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=72, routed)          8.706     8.286    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X8Y25          MUXF8 (Prop_muxf8_S_O)       0.283     8.569 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           4.225    12.794    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X65Y100        LUT6 (Prop_lut6_I3_O)        0.319    13.113 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.113    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X65Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.325 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    13.325    vga1/doutb[0]
    SLICE_X65Y100        FDRE                                         r  vga1/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.497    38.476    vga1/CLK
    SLICE_X65Y100        FDRE                                         r  vga1/g_reg[1]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.095    38.941    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)        0.064    39.005    vga1/g_reg[1]
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                         -13.325    
  -------------------------------------------------------------------
                         slack                                 25.680    

Slack (MET) :             26.275ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.309ns  (logic 0.704ns (5.289%)  route 12.605ns (94.711%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.709 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.614    -0.926    vga1/CLK
    SLICE_X52Y81         FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga1/v_reg[3]/Q
                         net (fo=12, routed)          1.037     0.568    vga1/v_reg[3]
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.692 f  vga1/myrom_i_17/O
                         net (fo=129, routed)        10.628    11.320    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.124    11.444 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92/O
                         net (fo=1, routed)           0.940    12.384    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[17]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.729    38.709    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.487    39.196    
                         clock uncertainty           -0.095    39.102    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.659    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                 26.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.470%)  route 0.109ns (36.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.557    -0.607    vga1/CLK
    SLICE_X52Y81         FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vga1/v_reg[3]/Q
                         net (fo=12, routed)          0.109    -0.357    vga1/v_reg[3]
    SLICE_X53Y81         LUT5 (Prop_lut5_I2_O)        0.048    -0.309 r  vga1/v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    vga1/plusOp__0[4]
    SLICE_X53Y81         FDRE                                         r  vga1/v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.825    -0.848    vga1/CLK
    SLICE_X53Y81         FDRE                                         r  vga1/v_reg[4]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.105    -0.489    vga1/v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga1/v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.481%)  route 0.122ns (39.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.556    -0.608    vga1/CLK
    SLICE_X52Y80         FDRE                                         r  vga1/v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  vga1/v_reg[0]/Q
                         net (fo=16, routed)          0.122    -0.346    vga1/v_reg[0]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  vga1/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.301    vga1/vs_i_1_n_0
    SLICE_X53Y80         FDRE                                         r  vga1/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.824    -0.849    vga1/CLK
    SLICE_X53Y80         FDRE                                         r  vga1/vs_reg/C
                         clock pessimism              0.254    -0.595    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.092    -0.503    vga1/vs_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga1/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.555    -0.609    vga1/CLK
    SLICE_X51Y78         FDRE                                         r  vga1/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga1/h_reg[1]/Q
                         net (fo=14, routed)          0.155    -0.313    vga1/h_reg__0[1]
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.268 r  vga1/h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vga1/plusOp[2]
    SLICE_X50Y78         FDRE                                         r  vga1/h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.823    -0.850    vga1/CLK
    SLICE_X50Y78         FDRE                                         r  vga1/h_reg[2]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.120    -0.476    vga1/h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga1/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.555    -0.609    vga1/CLK
    SLICE_X51Y78         FDRE                                         r  vga1/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga1/h_reg[1]/Q
                         net (fo=14, routed)          0.159    -0.309    vga1/h_reg__0[1]
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.045    -0.264 r  vga1/h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    vga1/plusOp[3]
    SLICE_X50Y78         FDRE                                         r  vga1/h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.823    -0.850    vga1/CLK
    SLICE_X50Y78         FDRE                                         r  vga1/h_reg[3]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.121    -0.475    vga1/h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.558    -0.606    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.127    -0.315    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X31Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.827    -0.846    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X31Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism              0.253    -0.593    
    SLICE_X31Y118        FDRE (Hold_fdre_C_D)         0.066    -0.527    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.552    -0.612    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.332    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.821    -0.852    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y121        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X62Y121        FDRE (Hold_fdre_C_D)         0.059    -0.553    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.558    -0.606    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.321    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.827    -0.846    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism              0.240    -0.606    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.059    -0.547    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.558    -0.606    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.321    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.827    -0.846    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X30Y118        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism              0.240    -0.606    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.052    -0.554    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.542%)  route 0.198ns (58.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560    -0.604    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y101        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=129, routed)         0.198    -0.265    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X60Y100        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.832    -0.841    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y100        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.063    -0.503    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.664%)  route 0.197ns (58.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560    -0.604    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y101        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=129, routed)         0.197    -0.266    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X60Y100        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.832    -0.841    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y100        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.052    -0.514    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y25     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y24     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y33     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y28     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y100    vga1/r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y100    vga1/r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y100    vga1/r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y79     vga1/v_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     vga1/v_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y81     vga1/v_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y81     vga1/v_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y81     vga1/v_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     vga1/v_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y100    vga1/b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y100    vga1/r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y100    vga1/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y100    vga1/r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y80     vga1/v_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y80     vga1/v_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     vga1/v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y81     vga1/v_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y81     vga1/v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y81     vga1/v_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y81     vga1/v_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   mydcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBOUT



