// Seed: 618593174
module module_0;
  wire id_1, id_2;
  wor id_3, id_4;
  wire id_5;
  tri1 id_6;
  always_comb @(negedge 1) if (id_6) id_4 = 1;
  assign id_4 = 1;
  assign module_3.id_2 = 0;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    output tri id_0,
    output tri id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_3;
  tri1 id_1, id_2;
  assign id_1 = id_1 - id_2;
  module_0 modCall_1 ();
endmodule
module module_4 (
    input supply0 id_0,
    input tri id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output uwire id_6,
    output supply0 id_7,
    input supply0 id_8
    , id_16,
    input wor id_9,
    output tri0 id_10,
    input tri0 id_11,
    input uwire id_12,
    output supply0 id_13,
    output tri1 id_14
);
  wire id_17;
  supply0 id_18 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign id_16 = 0;
  wire id_19, id_20, id_21, id_22;
  always return 1'b0;
  wire id_23;
endmodule
