
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 14.83

==========================================================================
resizer report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 5.17 fmax = 193.43

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[9]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    17    0.21    0.52    0.39    0.59 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net73 (net)
                  0.52    0.00    0.59 ^ mem_rdata[9]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_rdata[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: ext_data_reg[19]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ext_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.07    0.37    0.37 v ext_data_reg[19]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net86 (net)
                  0.07    0.00    0.37 v _2692_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.43 ^ _2692_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0929_ (net)
                  0.07    0.00    0.43 ^ _2708_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.05    0.48 v _2708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0037_ (net)
                  0.05    0.00    0.48 v ext_data_reg[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    17    0.21    0.52    0.39    0.59 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net73 (net)
                  0.52    0.00    0.59 ^ place180/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    63    0.78    1.41    0.93    1.52 ^ place180/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net180 (net)
                  1.41    0.00    1.52 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.57   19.43   library recovery time
                                 19.43   data required time
-----------------------------------------------------------------------------
                                 19.43   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    34    0.55    1.01    1.08    1.08 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  1.01    0.00    1.08 ^ _2377_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    22    0.33    0.63    0.46    1.55 v _2377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0630_ (net)
                  0.63    0.00    1.55 v _3121_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.47    0.73    2.28 ^ _3121_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.47    0.00    2.28 ^ _2357_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.10    0.23    2.51 ^ _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0613_ (net)
                  0.10    0.00    2.51 ^ _2358_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.02    0.17    0.12    2.63 v _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0614_ (net)
                  0.17    0.00    2.63 v _2359_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     9    0.16    0.36    0.44    3.07 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _0615_ (net)
                  0.36    0.00    3.07 v _2399_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    19    0.27    1.48    0.91    3.98 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _0646_ (net)
                  1.48    0.00    3.98 ^ _2403_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    26    0.42    1.52    0.99    4.97 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0650_ (net)
                  1.52    0.00    4.97 ^ _2673_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.36   -0.01    4.96 v _2673_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0035_ (net)
                  0.36    0.00    4.96 v ext_data_reg[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.96   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_data_reg[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.21   19.79   library setup time
                                 19.79   data required time
-----------------------------------------------------------------------------
                                 19.79   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                 14.83   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    17    0.21    0.52    0.39    0.59 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net73 (net)
                  0.52    0.00    0.59 ^ place180/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    63    0.78    1.41    0.93    1.52 ^ place180/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net180 (net)
                  1.41    0.00    1.52 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.57   19.43   library recovery time
                                 19.43   data required time
-----------------------------------------------------------------------------
                                 19.43   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 17.90   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    34    0.55    1.01    1.08    1.08 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  1.01    0.00    1.08 ^ _2377_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
    22    0.33    0.63    0.46    1.55 v _2377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0630_ (net)
                  0.63    0.00    1.55 v _3121_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.47    0.73    2.28 ^ _3121_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.47    0.00    2.28 ^ _2357_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.10    0.23    2.51 ^ _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0613_ (net)
                  0.10    0.00    2.51 ^ _2358_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.02    0.17    0.12    2.63 v _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0614_ (net)
                  0.17    0.00    2.63 v _2359_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     9    0.16    0.36    0.44    3.07 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _0615_ (net)
                  0.36    0.00    3.07 v _2399_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    19    0.27    1.48    0.91    3.98 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _0646_ (net)
                  1.48    0.00    3.98 ^ _2403_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    26    0.42    1.52    0.99    4.97 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0650_ (net)
                  1.52    0.00    4.97 ^ _2673_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.36   -0.01    4.96 v _2673_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0035_ (net)
                  0.36    0.00    4.96 v ext_data_reg[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.96   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_data_reg[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.21   19.79   library setup time
                                 19.79   data required time
-----------------------------------------------------------------------------
                                 19.79   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                 14.83   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.275881052017212

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4557

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.1408866047859192

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6315

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   1.08    1.08 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.47    1.55 v _2377_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.73    2.28 ^ _3121_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.23    2.51 ^ _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.12    2.63 v _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.44    3.07 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.91    3.98 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
   0.99    4.97 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
  -0.01    4.96 v _2673_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    4.96 v ext_data_reg[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.96   data arrival time

  20.00   20.00   clock core_clock (rise edge)
   0.00   20.00   clock network delay (ideal)
   0.00   20.00   clock reconvergence pessimism
          20.00 ^ ext_data_reg[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.21   19.79   library setup time
          19.79   data required time
---------------------------------------------------------
          19.79   data required time
          -4.96   data arrival time
---------------------------------------------------------
          14.83   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ext_data_reg[19]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ext_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v ext_data_reg[19]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.43 ^ _2692_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.48 v _2708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.48 v ext_data_reg[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.48   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ext_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.48   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.9564

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
14.8301

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
299.211121

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.05e-02   9.29e-03   3.45e-07   5.98e-02  38.5%
Combinational          6.45e-02   3.10e-02   3.72e-07   9.55e-02  61.5%
Clock                  0.00e+00   0.00e+00   3.05e-08   3.05e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-01   4.03e-02   7.48e-07   1.55e-01 100.0%
                          74.0%      26.0%       0.0%
