$date
	Sun Oct 23 09:14:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1000237
b10110 !
1"
#1000238
b10110 &
b10110 %
1$
#1000239
0"
#1000242
b1011 &
b1011 %
#1000246
b100010 &
b100010 %
#1000250
b10001 &
b10001 %
#1000254
b110100 &
b110100 %
#1000258
b11010 &
b11010 %
#1000262
b1101 &
b1101 %
#1000266
b101000 &
b101000 %
#1000270
b10100 &
b10100 %
#1000274
b1010 &
b1010 %
#1000278
b101 &
b101 %
#1000282
b10000 &
b10000 %
#1000286
b1000 &
b1000 %
#1000290
b100 &
b100 %
#1000294
b10 &
b10 %
#1000298
b1 &
b1 %
1#
#1000302
b0 &
0#
b0 %
0$
#2003089
b1000 !
1"
#2003090
b1000 &
b1000 %
1$
#2003091
0"
#2003094
b100 &
b100 %
#2003098
b10 &
b10 %
#2003102
b1 &
1#
b1 %
#2003106
b0 &
b0 %
0#
0$
#3002879
b101 !
1"
#3002882
b101 &
b101 %
1$
#3002883
0"
#3002886
b10000 &
b10000 %
#3002890
b1000 &
b1000 %
#3002894
b100 &
b100 %
#3002898
b10 &
b10 %
#3002902
b1 &
1#
b1 %
#3002906
b0 &
b0 %
0#
0$
#4500012
