Index: rtl8366sr_phy.c
===================================================================
--- rtl8366sr_phy.c	(revision 16011)
+++ rtl8366sr_phy.c	(working copy)
@@ -243,7 +243,7 @@
 rtl8366sr_phy_setup(int ethUnit)
 {
     int     phyUnit;
-    uint32_t  phyHwStatus;
+    uint32_t  phyHwStatus, checkvalue;
 //    uint16_t  timeout;
     int     liveLinks = 0;    
 //    BOOL    foundPhy = FALSE;
@@ -262,6 +262,9 @@
     if(!init_first){
     	//smi_reset();
     	smi_init();
+    	switch_reg_read(0x6,&checkvalue);
+    	printk(KERN_EMERG "rtl8366sr register 0x6 state = %08X\n",checkvalue);
+    	switch_reg_write(0x6,0x108);
     
 		switch_reg_read(RTL8366S_CHIP_ID_REG,&phyHwStatus);
 		switch_reg_read(RTL8366S_CHIP_ID_REG,&phyHwStatus);
Index: ag7100.c
===================================================================
--- ag7100.c	(revision 16011)
+++ ag7100.c	(working copy)
@@ -157,10 +157,11 @@
 MODULE_PARM_DESC(fifo_5, "fifo cfg 5 settings");
 
 #define addr_to_words(addr, w1, w2)  {                                 \
-    w1 = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3]; \
-    w2 = (addr[4] << 24) | (addr[5] << 16) | 0;                        \
+    w1 = (addr[5] << 24) | (addr[4] << 16) | (addr[3] << 8) | addr[2]; \
+    w2 = (addr[1] << 24) | (addr[0] << 16) | 0;                        \
 }
 
+
 /*
  * Defines specific to this implemention
  */
@@ -414,11 +415,9 @@
 #ifndef CONFIG_PORT0_AS_SWITCH
     if(mac->mac_unit) {
 #ifdef CONFIG_DUAL_F1E_PHY
-    ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN |
-        AG7100_MAC_CFG1_TX_EN|AG7100_MAC_CFG1_RX_FCTL));
+    ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN | AG7100_MAC_CFG1_TX_EN|AG7100_MAC_CFG1_RX_FCTL));
 #else
-	 ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN |
-        AG7100_MAC_CFG1_TX_EN|AG7100_MAC_CFG1_RX_FCTL|AG7100_MAC_CFG1_TX_FCTL));
+    ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN | AG7100_MAC_CFG1_TX_EN | AG7100_MAC_CFG1_RX_FCTL | AG7100_MAC_CFG1_TX_FCTL));
 #endif
     }
     else {
@@ -914,8 +913,8 @@
     int                 rc;
 
     /* workaround for dma hang, seen on DIR-825 */
-    if(check_for_dma_hang(mac))
-        goto done;
+//    if(check_for_dma_hang(mac))
+//        goto done;
 
     /* The vitesse switch uses an indirect method to communicate phy status
     * so it is best to limit the number of calls to what is necessary.
@@ -984,7 +983,7 @@
     mod_timer(&mac->mac_phy_timer, jiffies + AG7100_PHY_POLL_SECONDS*HZ);
 
 /* "Hydra WAN + RealTek PHY with a specific NetGear Hub" Rx hang workaround */
-#ifndef CONFIG_AR9100 //1//DMA mac hang
+#if 0//ndef CONFIG_AR9100 //1//DMA mac hang
      {
         unsigned int perf_cnt = ag7100_get_rx_count(mac);
         if (perf_cnt == 0xffffffff) {
@@ -1438,10 +1437,10 @@
 #if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,24)
 	ag7100_mac_t *mac = container_of(napi, ag7100_mac_t, mac_napi);
 	struct net_device *dev = mac->mac_dev;
-	int work_done,      max_work  = budget, status = 0;
+	int work_done=0,      max_work  = budget, status = 0;
 #else
 	ag7100_mac_t       *mac       = (ag7100_mac_t *)netdev_priv(dev);
-	int work_done,      max_work  = min(*budget, dev->quota), status = 0;
+	int work_done=0,      max_work  = min(*budget, dev->quota), status = 0;
 #endif
     ag7100_rx_status_t  ret;
     u32                 flags;
@@ -1670,6 +1669,7 @@
         bp->buf_pkt         = NULL;
         dev->last_rx        = jiffies;
 
+        *work_done++;
         quota--;
 
 #if defined(CONFIG_PHY_LAYER)
@@ -1715,14 +1715,14 @@
     /*
     * more pkts arrived; if we have quota left, get rolling again
     */
-    if (quota)      goto process_pkts;
+//    if (quota)      goto process_pkts;
     /*
     * out of quota
     */
     ret = AG7100_RX_STATUS_NOT_DONE;
 
 done:
-    *work_done   = (iquota - quota);
+//    *work_done   = (iquota - quota);
 
     if (unlikely(ag7100_rx_ring_full(mac))) 
         return AG7100_RX_STATUS_OOM;
@@ -2035,7 +2035,7 @@
     int val;
 
     ag7100_trc(data,"data");
-    ag7100_rx_replenish(mac);
+//    ag7100_rx_replenish(mac);
     if (ag7100_rx_ring_full(mac))
     {
         val = mod_timer(&mac->mac_oom_timer, jiffies+1);
Index: check.diff
===================================================================
--- check.diff	(revision 16124)
+++ check.diff	(working copy)
@@ -1,477 +1,122 @@
-Index: athrs16_phy.c
+Index: rtl8366sr_phy.c
 ===================================================================
---- athrs16_phy.c	(revision 13694)
-+++ athrs16_phy.c	(working copy)
-@@ -34,7 +34,7 @@
- 
- #define DRV_LOG(DBG_SW, X0, X1, X2, X3, X4, X5, X6)
- #define DRV_MSG(x,a,b,c,d,e,f)
--#define DRV_PRINT(DBG_SW,X)
-+#define DRV_PRINT(DBG_SW,X) printk X;
- 
- #define ATHR_LAN_PORT_VLAN          1
- #define ATHR_WAN_PORT_VLAN          2
-@@ -81,9 +81,9 @@
- static athrPhyInfo_t athrPhyInfo[] = {
-     {TRUE,   /* phy port 0 -- LAN port 0 */
-      FALSE,
--     ENET_UNIT_WAN,
-+     ENET_UNIT_LAN,
-      0,
--     ATHR_PHY4_ADDR,
-+     ATHR_PHY0_ADDR,
-      ATHR_LAN_PORT_VLAN
-     },
- 
-@@ -91,7 +91,7 @@
-      FALSE,
-      ENET_UNIT_LAN,
-      0,
--     ATHR_PHY0_ADDR,
-+     ATHR_PHY1_ADDR,
-      ATHR_LAN_PORT_VLAN
-     },
- 
-@@ -99,7 +99,7 @@
-      FALSE,
-      ENET_UNIT_LAN,
-      0,
--     ATHR_PHY1_ADDR, 
-+     ATHR_PHY2_ADDR, 
-      ATHR_LAN_PORT_VLAN
-     },
- 
-@@ -107,15 +107,15 @@
-      FALSE,
-      ENET_UNIT_LAN,
-      0,
--     ATHR_PHY2_ADDR, 
-+     ATHR_PHY3_ADDR, 
-      ATHR_LAN_PORT_VLAN
-     },
- 
-     {TRUE,   /* phy port 4 -- WAN port or LAN port 4 */
-      FALSE,
--     ENET_UNIT_LAN,
-+     ENET_UNIT_WAN,
-      0,
--     ATHR_PHY3_ADDR, 
-+     ATHR_PHY4_ADDR, 
-      ATHR_LAN_PORT_VLAN   /* Send to all ports */
-     },
+--- rtl8366sr_phy.c	(revision 16011)
++++ rtl8366sr_phy.c	(working copy)
+@@ -243,7 +243,7 @@
+ rtl8366sr_phy_setup(int ethUnit)
+ {
+     int     phyUnit;
+-    uint32_t  phyHwStatus;
++    uint32_t  phyHwStatus, checkvalue;
+ //    uint16_t  timeout;
+     int     liveLinks = 0;    
+ //    BOOL    foundPhy = FALSE;
+@@ -262,6 +262,9 @@
+     if(!init_first){
+     	//smi_reset();
+     	smi_init();
++    	switch_reg_read(0x6,&checkvalue);
++    	printk(KERN_EMERG "rtl8366sr register 0x6 state = %08X\n",checkvalue);
++    	switch_reg_write(0x6,0x108);
      
-@@ -128,7 +128,7 @@
-     },
- };
+ 		switch_reg_read(RTL8366S_CHIP_ID_REG,&phyHwStatus);
+ 		switch_reg_read(RTL8366S_CHIP_ID_REG,&phyHwStatus);
+Index: ag7100.c
+===================================================================
+--- ag7100.c	(revision 16011)
++++ ag7100.c	(working copy)
+@@ -157,10 +157,11 @@
+ MODULE_PARM_DESC(fifo_5, "fifo cfg 5 settings");
  
--static uint8_t athr16_init_flag = 1;
-+static uint8_t athr16_init_flag = 0;
- 
- //#define ATHR_PHY_MAX (sizeof(ipPhyInfo) / sizeof(ipPhyInfo[0]))
- #define ATHR_PHY_MAX 5
-@@ -157,12 +157,10 @@
- static uint32_t athrs16_reg_read(uint32_t reg_addr);
- static void athrs16_reg_write(uint32_t reg_addr, uint32_t reg_val);
- 
--void phy_mode_setup(void) 
-+void phy_mode_setup() 
- {
--//#define show_phy(a,ofs) printk(KERN_INFO "phy reg 0x%08X ofs %d = 0x08X\n",phy_reg_read(ATHR_PHYBASE(a), ATHR_PHYADDR(a), ofs));
-     printk("phy_mode_setup\n");
--//    show_phy(ATHR_IND_PHY,29);
--   return;
-+
-     /*work around for phy4 rgmii mode*/
-     phy_reg_write(ATHR_PHYBASE(ATHR_IND_PHY), ATHR_PHYADDR(ATHR_IND_PHY), 29, 18);     
-     phy_reg_write(ATHR_PHYBASE(ATHR_IND_PHY), ATHR_PHYADDR(ATHR_IND_PHY), 30, 0x480c);    
-@@ -181,24 +179,7 @@
- {
-     /* if using header for register configuration, we have to     */
-     /* configure s16 register after frame transmission is enabled */
--//   if (athr16_init_flag)
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x208,athrs16_reg_read(0x208));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x108,athrs16_reg_read(0x108));
--
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x8,athrs16_reg_read(0x8));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x100,athrs16_reg_read(0x100));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x200,athrs16_reg_read(0x200));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x300,athrs16_reg_read(0x300));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x400,athrs16_reg_read(0x400));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x500,athrs16_reg_read(0x500));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x600,athrs16_reg_read(0x600));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x2c,athrs16_reg_read(0x2c));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x104,athrs16_reg_read(0x104));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x204,athrs16_reg_read(0x204));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x304,athrs16_reg_read(0x304));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x404,athrs16_reg_read(0x404));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x504,athrs16_reg_read(0x504));
--    printk(KERN_INFO "reg 0x%04X = 0x%08X\n",0x604,athrs16_reg_read(0x604));
-+    if (athr16_init_flag)
-         return;
- 
-     /*Power on strip mode setup*/
-@@ -298,7 +279,7 @@
-     uint32_t  phyBase = 0;
-     BOOL      foundPhy = FALSE;
-     uint32_t  phyAddr = 0;
--    return TRUE;
-+    
- 
-     /* See if there's any configuration data for this enet */
-     /* start auto negogiation on each phy */
-@@ -397,7 +378,6 @@
-                          ATHR_PHYADDR(phyUnit),
-                          ATHR_PHY_SPEC_STATUS)));
-     }
--    
-     phy_mode_setup();    
-     return (liveLinks > 0);
+ #define addr_to_words(addr, w1, w2)  {                                 \
+-    w1 = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3]; \
+-    w2 = (addr[4] << 24) | (addr[5] << 16) | 0;                        \
++    w1 = (addr[5] << 24) | (addr[4] << 16) | (addr[3] << 8) | addr[2]; \
++    w2 = (addr[1] << 24) | (addr[0] << 16) | 0;                        \
  }
-@@ -434,10 +414,12 @@
-             phyAddr = ATHR_PHYADDR(phyUnit);
  
-             do {
--                phyHwStatus = ag7100_mii_read (phyBase, phyAddr, 
-+                phyHwStatus = phy_reg_read (phyBase, phyAddr, 
-                                                ATHR_PHY_SPEC_STATUS);
-+		if(phyHwStatus & ATHR_STATUS_RESOVLED)
-+			break;
-                 mdelay(10);
--            } while((!(phyHwStatus & ATHR_STATUS_RESOVLED)) && --ii);
-+            } while(--ii);
-             
-             if (phyHwStatus & ATHER_STATUS_FULL_DEPLEX)
-                 return TRUE;
-@@ -447,7 +429,6 @@
-     return FALSE;
- }
- 
--
- /******************************************************************************
- *
- * athrs16_phy_speed - Determines the speed of phy ports associated with the
-@@ -466,42 +447,58 @@
-     uint32_t  phyBase;
-     uint32_t  phyAddr;
-     int       ii = 200;
-+    ag7100_phy_speed_t phySpeed;
- 
--    if (ethUnit == ENET_UNIT_LAN)
--        return AG7100_PHY_SPEED_1000T;
--        
-     for (phyUnit=0; phyUnit < ATHR_PHY_MAX; phyUnit++) {
-         if (!ATHR_IS_ETHUNIT(phyUnit, ethUnit)) {
-             continue;
-         }
- 
-+        phyBase = ATHR_PHYBASE(phyUnit);
-+        phyAddr = ATHR_PHYADDR(phyUnit);
-+        phySpeed = AG7100_PHY_SPEED_10T;
 +
-         if (athrs16_phy_is_link_alive(phyUnit)) {
- 
--            phyBase = ATHR_PHYBASE(phyUnit);
--            phyAddr = ATHR_PHYADDR(phyUnit);
-             do {
--                phyHwStatus = ag7100_mii_read(phyBase, phyAddr, 
-+                phyHwStatus = phy_reg_read(phyBase, phyAddr, 
-                                               ATHR_PHY_SPEC_STATUS);
-+		        if(phyHwStatus & ATHR_STATUS_RESOVLED)
-+			        break;
-                 mdelay(10);
--            }while((!(phyHwStatus & ATHR_STATUS_RESOVLED)) && --ii);
-+            }while(--ii);
-             
-             phyHwStatus = ((phyHwStatus & ATHER_STATUS_LINK_MASK) >>
-                            ATHER_STATUS_LINK_SHIFT);
- 
-             switch(phyHwStatus) {
-             case 0:
--                return AG7100_PHY_SPEED_10T;
-+                phySpeed = AG7100_PHY_SPEED_10T;
-+                break;
-             case 1:
--                return AG7100_PHY_SPEED_100TX;
-+                phySpeed = AG7100_PHY_SPEED_100TX;
-+                break;
-             case 2:
--                return AG7100_PHY_SPEED_1000T;
-+                phySpeed = AG7100_PHY_SPEED_1000T;
-+                break;
-             default:
-                 printk("Unkown speed read!\n");
-             }
-+        } 
-+
-+        phy_reg_write(phyBase, phyAddr, ATHR_DEBUG_PORT_ADDRESS, 0x18);
-+        
-+        if(phySpeed == AG7100_PHY_SPEED_100TX) {
-+            phy_reg_write(phyBase, phyAddr, ATHR_DEBUG_PORT_DATA, 0xba8);
-+        } else {            
-+            phy_reg_write(phyBase, phyAddr, ATHR_DEBUG_PORT_DATA, 0x2ea);
-         }
+ /*
+  * Defines specific to this implemention
+  */
+@@ -414,11 +415,9 @@
+ #ifndef CONFIG_PORT0_AS_SWITCH
+     if(mac->mac_unit) {
+ #ifdef CONFIG_DUAL_F1E_PHY
+-    ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN |
+-        AG7100_MAC_CFG1_TX_EN|AG7100_MAC_CFG1_RX_FCTL));
++    ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN | AG7100_MAC_CFG1_TX_EN|AG7100_MAC_CFG1_RX_FCTL));
+ #else
+-	 ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN |
+-        AG7100_MAC_CFG1_TX_EN|AG7100_MAC_CFG1_RX_FCTL|AG7100_MAC_CFG1_TX_FCTL));
++    ag7100_reg_wr(mac, AG7100_MAC_CFG1, (AG7100_MAC_CFG1_RX_EN | AG7100_MAC_CFG1_TX_EN | AG7100_MAC_CFG1_RX_FCTL | AG7100_MAC_CFG1_TX_FCTL));
+ #endif
      }
+     else {
+@@ -914,8 +913,8 @@
+     int                 rc;
  
--    return AG7100_PHY_SPEED_10T;
-+    if (ethUnit == ENET_UNIT_LAN)
-+         phySpeed = AG7100_PHY_SPEED_1000T;
-+
-+    return phySpeed;
- }
+     /* workaround for dma hang, seen on DIR-825 */
+-    if(check_for_dma_hang(mac))
+-        goto done;
++//    if(check_for_dma_hang(mac))
++//        goto done;
  
- /*****************************************************************************
-@@ -612,7 +609,7 @@
- 
-     return reg_val;   
- }
--#if 1
-+
- static void
- athrs16_reg_write(uint32_t reg_addr, uint32_t reg_val)
- {
-@@ -648,7 +645,7 @@
-     phy_val = (uint16_t) (reg_val & 0xffff);
-     phy_reg_write(0, phy_addr, phy_reg, phy_val); 
- }
--#endif
-+
- int
- athr_ioctl(uint32_t *args, int cmd)
- {
-Index: ag7100.c
-===================================================================
---- ag7100.c	(revision 13731)
-+++ ag7100.c	(working copy)
-@@ -55,10 +55,10 @@
- static int ag7100_poll(struct net_device *dev, int *budget);
- #endif
- static void ag7100_buffer_free(struct sk_buff *skb);
--#ifdef CONFIG_AR9100
-+//#ifdef CONFIG_AR9100
- void ag7100_dma_reset(ag7100_mac_t *mac);
- int board_version;
--#endif
-+//#endif
- int  ag7100_recv_packets(struct net_device *dev, ag7100_mac_t *mac,
-     int max_work, int *work_done);
- static irqreturn_t ag7100_intr(int cpl, void *dev_id);
-@@ -829,6 +829,11 @@
-     netif_start_queue(dev);
- 
- done:
-+#if defined(CONFIG_ATHRS26_PHY) || defined(CONFIG_ATHRS16_PHY)    
-+    if(!phy_up)    
-+        mod_timer(&mac->mac_phy_timer, jiffies + AG7100_PHY_POLL_SECONDS*HZ/4);
-+    else
-+#endif        
+     /* The vitesse switch uses an indirect method to communicate phy status
+     * so it is best to limit the number of calls to what is necessary.
+@@ -984,7 +983,7 @@
      mod_timer(&mac->mac_phy_timer, jiffies + AG7100_PHY_POLL_SECONDS*HZ);
  
-     return 0;
-@@ -954,12 +959,12 @@
- 
-     ag7100_trc_new(ds,"ds addr");
-     ag7100_trc_new(ds,"ds len");
--#ifdef CONFIG_AR9100
-+//#ifdef CONFIG_AR9100
-     if(ag7100_tx_owned_by_dma(ds))
-         ag7100_dma_reset(mac);
--#else
--    assert(!ag7100_tx_owned_by_dma(ds));
--#endif
-+//#else
-+//    assert(!ag7100_tx_owned_by_dma(ds));
-+//#endif
- 
-     ds->pkt_size       = len_this_ds;
-     ds->pkt_start_addr = virt_to_phys(*start);
-@@ -1205,7 +1210,7 @@
-   * will be removed once we have a hardware fix. 
-   */
- 
--#ifdef CONFIG_AR9100
-+#if 1//def CONFIG_AR9100
- 
- void ag7100_dma_reset(ag7100_mac_t *mac)
- {
-@@ -1266,7 +1271,7 @@
-     netif_rx_complete(dev);
-     }
+ /* "Hydra WAN + RealTek PHY with a specific NetGear Hub" Rx hang workaround */
+-#ifndef CONFIG_AR9100 //1//DMA mac hang
++#if 0//ndef CONFIG_AR9100 //1//DMA mac hang
+      {
+         unsigned int perf_cnt = ag7100_get_rx_count(mac);
+         if (perf_cnt == 0xffffffff) {
+@@ -1438,10 +1437,10 @@
+ #if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,24)
+ 	ag7100_mac_t *mac = container_of(napi, ag7100_mac_t, mac_napi);
+ 	struct net_device *dev = mac->mac_dev;
+-	int work_done,      max_work  = budget, status = 0;
++	int work_done=0,      max_work  = budget, status = 0;
+ #else
+ 	ag7100_mac_t       *mac       = (ag7100_mac_t *)netdev_priv(dev);
+-	int work_done,      max_work  = min(*budget, dev->quota), status = 0;
++	int work_done=0,      max_work  = min(*budget, dev->quota), status = 0;
  #endif
--#ifdef CONFIG_AR9100
-+#if 1//def CONFIG_AR9100
-     if(ret == AG7100_RX_DMA_HANG)
-     {
-         status = 0;
-@@ -1361,7 +1366,7 @@
+     ag7100_rx_status_t  ret;
+     u32                 flags;
+@@ -1670,6 +1669,7 @@
+         bp->buf_pkt         = NULL;
+         dev->last_rx        = jiffies;
  
-         if (ag7100_rx_owned_by_dma(ds))
-         {
--#ifdef CONFIG_AR9100
-+#if 1//def CONFIG_AR9100
-             if(quota == iquota)
-             {
-                 *work_done = quota = 0;
-@@ -1479,13 +1484,13 @@
-     r->ring_head   =  head;
++        *work_done++;
+         quota--;
  
-     rep = ag7100_rx_replenish(mac);
--#ifdef CONFIG_AR9100
-+//#ifdef CONFIG_AR9100
-     if(rep < 0)
-     {
-         *work_done =0 ;
-         return AG7100_RX_DMA_HANG;
-     }
--#endif
-+//#endif
+ #if defined(CONFIG_PHY_LAYER)
+@@ -1715,14 +1715,14 @@
      /*
-     * let's see what changed while we were slogging.
-     * ack Rx in the loop above is no flush version. It will get flushed now.
-@@ -1567,7 +1572,8 @@
-         ds                  = &r->ring_desc[tail];
+     * more pkts arrived; if we have quota left, get rolling again
+     */
+-    if (quota)      goto process_pkts;
++//    if (quota)      goto process_pkts;
+     /*
+     * out of quota
+     */
+     ret = AG7100_RX_STATUS_NOT_DONE;
  
-         ag7100_trc(ds,"ds");
--#ifdef CONFIG_AR9100
-+#if 1// CONFIG_AR9100
-+
-         if(ag7100_rx_owned_by_dma(ds))
-         {
-             return -1;
-@@ -1619,7 +1625,7 @@
-     ag7100_trc_new(tail,"tl");
+ done:
+-    *work_done   = (iquota - quota);
++//    *work_done   = (iquota - quota);
  
-     ar7100_flush_ge(mac->mac_unit);
--
-+    spin_lock_irqsave(&mac->mac_lock, flags);
-     while(tail != head)
-     {
-         ds   = &r->ring_desc[tail];
-@@ -1648,6 +1654,7 @@
+     if (unlikely(ag7100_rx_ring_full(mac))) 
+         return AG7100_RX_STATUS_OOM;
+@@ -2035,7 +2035,7 @@
+     int val;
  
-         reaped ++;
-     }
-+    spin_unlock_irqrestore(&mac->mac_lock, flags);
- 
-     r->ring_tail = tail;
- 
-Index: athrs26_phy.c
-===================================================================
---- athrs26_phy.c	(revision 13694)
-+++ athrs26_phy.c	(working copy)
-@@ -118,7 +118,7 @@
-     },
- };
- 
--static uint8_t athr26_init_flag = 1;
-+static uint8_t athr26_init_flag = 0;
- 
- static cmd_resp_t cmd_resp;
- static DECLARE_WAIT_QUEUE_HEAD (hd_conf_wait);
-@@ -589,10 +589,12 @@
-             phyAddr = ATHR_PHYADDR(phyUnit);
- 
-             do {
--                phyHwStatus = ag7100_mii_read (phyBase, phyAddr, 
-+                phyHwStatus = phy_reg_read (phyBase, phyAddr, 
-                                                ATHR_PHY_SPEC_STATUS);
-+		        if(phyHwStatus & ATHR_STATUS_RESOVLED)
-+			        break;
-                 mdelay(10);
--            } while((!(phyHwStatus & ATHR_STATUS_RESOVLED)) && --ii);
-+            } while(--ii);
-             
-             if (phyHwStatus & ATHER_STATUS_FULL_DEPLEX)
-                 return TRUE;
-@@ -602,7 +604,6 @@
-     return FALSE;
- }
- 
--
- /******************************************************************************
- *
- * athrs26_phy_speed - Determines the speed of phy ports associated with the
-@@ -621,42 +622,58 @@
-     uint32_t  phyBase;
-     uint32_t  phyAddr;
-     int       ii = 200;
-+    ag7100_phy_speed_t phySpeed;
- 
--    if (ethUnit == ENET_UNIT_LAN)
--        return AG7100_PHY_SPEED_100TX;
--
-     for (phyUnit=0; phyUnit < ATHR_PHY_MAX; phyUnit++) {
-         if (!ATHR_IS_ETHUNIT(phyUnit, ethUnit)) {
-             continue;
-         }
- 
-+        phyBase = ATHR_PHYBASE(phyUnit);
-+        phyAddr = ATHR_PHYADDR(phyUnit);
-+        phySpeed = AG7100_PHY_SPEED_10T;
-+
-         if (athrs26_phy_is_link_alive(phyUnit)) {
- 
--            phyBase = ATHR_PHYBASE(phyUnit);
--            phyAddr = ATHR_PHYADDR(phyUnit);
-             do {
--                phyHwStatus = ag7100_mii_read(phyBase, phyAddr, 
-+                phyHwStatus = phy_reg_read(phyBase, phyAddr, 
-                                               ATHR_PHY_SPEC_STATUS);
-+		        if(phyHwStatus & ATHR_STATUS_RESOVLED)
-+			        break;
-                 mdelay(10);
--            }while((!(phyHwStatus & ATHR_STATUS_RESOVLED)) && --ii);
-+            }while(--ii);
-             
-             phyHwStatus = ((phyHwStatus & ATHER_STATUS_LINK_MASK) >>
-                            ATHER_STATUS_LINK_SHIFT);
- 
-             switch(phyHwStatus) {
-             case 0:
--                return AG7100_PHY_SPEED_10T;
-+                phySpeed = AG7100_PHY_SPEED_10T;
-+                break;
-             case 1:
--                return AG7100_PHY_SPEED_100TX;
-+                phySpeed = AG7100_PHY_SPEED_100TX;
-+                break;
-             case 2:
--                return AG7100_PHY_SPEED_1000T;
-+                phySpeed = AG7100_PHY_SPEED_1000T;
-+                break;
-             default:
-                 printk("Unkown speed read!\n");
-             }
-+        } 
-+
-+        phy_reg_write(phyBase, phyAddr, ATHR_DEBUG_PORT_ADDRESS, 0x18);
-+        
-+        if(phySpeed == AG7100_PHY_SPEED_100TX) {
-+            phy_reg_write(phyBase, phyAddr, ATHR_DEBUG_PORT_DATA, 0xba8);
-+        } else {            
-+            phy_reg_write(phyBase, phyAddr, ATHR_DEBUG_PORT_DATA, 0x2ea);
-         }
-     }
- 
--    return AG7100_PHY_SPEED_10T;
-+    if (ethUnit == ENET_UNIT_LAN)
-+         phySpeed = AG7100_PHY_SPEED_100TX;
-+
-+    return phySpeed;
- }
- 
- /*****************************************************************************
-Index: athrs26_phy.h
-===================================================================
---- athrs26_phy.h	(revision 13694)
-+++ athrs26_phy.h	(working copy)
-@@ -145,7 +145,10 @@
- void athrs26_phy_off(ag7100_mac_t *mac);
- void athrs26_phy_on(ag7100_mac_t *mac);
- void athrs26_mac_speed_set(ag7100_mac_t *mac, ag7100_phy_speed_t speed);
-+void set_cpu_egress_tagged(uint8_t is_tagged);
-+inline uint16_t athrs26_defvid_get(uint32_t port_id);
- int athr_ioctl(uint32_t *args, int cmd);
-+inline uint8_t is_cpu_egress_tagged(void);
- 
- #endif
- 
+     ag7100_trc(data,"data");
+-    ag7100_rx_replenish(mac);
++//    ag7100_rx_replenish(mac);
+     if (ag7100_rx_ring_full(mac))
+     {
+         val = mod_timer(&mac->mac_oom_timer, jiffies+1);
