{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621401281807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621401281819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 06:14:41 2021 " "Processing started: Wed May 19 06:14:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621401281819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401281819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401281819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621401282488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621401282488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_pos45_rom " "Found entity 1: flap_3_pos45_rom" {  } { { "sprites/flap_3_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_neg45_rom " "Found entity 1: flap_3_neg45_rom" {  } { { "sprites/flap_3_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_pos45_rom " "Found entity 1: flap_2_pos45_rom" {  } { { "sprites/flap_2_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_neg45_rom " "Found entity 1: flap_2_neg45_rom" {  } { { "sprites/flap_2_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_pos45_rom " "Found entity 1: flap_1_pos45_rom" {  } { { "sprites/flap_1_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_neg45_rom " "Found entity 1: flap_1_neg45_rom" {  } { { "sprites/flap_1_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(11) " "Verilog HDL information at clk_divider.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621401291746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621401291771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291778 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(13) " "Verilog HDL Declaration warning at pipes.v(13): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621401291782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(19) " "Verilog HDL Declaration information at flappy_bird.v(19): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621401291788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file score_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_BCD " "Found entity 1: bin_to_BCD" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401291810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401291810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_bird " "Elaborating entity \"flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621401292061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flappy_bird.v(144) " "Verilog HDL assignment warning at flappy_bird.v(144): truncated value with size 32 to match size of target (10)" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292063 "|flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "flappy_bird.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "flappy_bird.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "flappy_bird.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "flappy_bird.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(31) " "Verilog HDL assignment warning at vga_gen.v(31): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292074 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(44) " "Verilog HDL assignment warning at vga_gen.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292074 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(56) " "Verilog HDL assignment warning at vga_gen.v(56): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292074 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(57) " "Verilog HDL assignment warning at vga_gen.v(57): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292074 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(58) " "Verilog HDL assignment warning at vga_gen.v(58): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292074 "|flappy_bird|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "flappy_bird.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter keyboard_input:kb\|key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"keyboard_input:kb\|key_filter:p_edge\"" {  } { { "keyboard_input.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "flappy_bird.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292082 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(21) " "Verilog HDL Case Statement information at game_FSM.v(21): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621401292082 "|flappy_bird|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "flappy_bird.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "flappy_bird.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "flappy_bird.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292092 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(47) " "Verilog HDL Case Statement information at pipes.v(47): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621401292096 "|flappy_bird|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen pipes:pipe_shift\|random_number_gen:rand " "Elaborating entity \"random_number_gen\" for hierarchy \"pipes:pipe_shift\|random_number_gen:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:scr " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:scr\"" {  } { { "flappy_bird.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292102 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore score_counter.v(17) " "Verilog HDL Always Construct warning at score_counter.v(17): variable \"hiscore\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hiscore score_counter.v(12) " "Verilog HDL Always Construct warning at score_counter.v(12): inferring latch(es) for variable \"hiscore\", which holds its previous value in one or more paths through the always construct" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[0\] score_counter.v(17) " "Inferred latch for \"hiscore\[0\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[1\] score_counter.v(17) " "Inferred latch for \"hiscore\[1\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[2\] score_counter.v(17) " "Inferred latch for \"hiscore\[2\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[3\] score_counter.v(17) " "Inferred latch for \"hiscore\[3\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[4\] score_counter.v(17) " "Inferred latch for \"hiscore\[4\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[5\] score_counter.v(17) " "Inferred latch for \"hiscore\[5\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[6\] score_counter.v(17) " "Inferred latch for \"hiscore\[6\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[7\] score_counter.v(17) " "Inferred latch for \"hiscore\[7\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292104 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[8\] score_counter.v(17) " "Inferred latch for \"hiscore\[8\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[9\] score_counter.v(17) " "Inferred latch for \"hiscore\[9\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[10\] score_counter.v(17) " "Inferred latch for \"hiscore\[10\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[11\] score_counter.v(17) " "Inferred latch for \"hiscore\[11\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[12\] score_counter.v(17) " "Inferred latch for \"hiscore\[12\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[13\] score_counter.v(17) " "Inferred latch for \"hiscore\[13\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[14\] score_counter.v(17) " "Inferred latch for \"hiscore\[14\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[15\] score_counter.v(17) " "Inferred latch for \"hiscore\[15\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[16\] score_counter.v(17) " "Inferred latch for \"hiscore\[16\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[17\] score_counter.v(17) " "Inferred latch for \"hiscore\[17\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[18\] score_counter.v(17) " "Inferred latch for \"hiscore\[18\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[19\] score_counter.v(17) " "Inferred latch for \"hiscore\[19\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[20\] score_counter.v(17) " "Inferred latch for \"hiscore\[20\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[21\] score_counter.v(17) " "Inferred latch for \"hiscore\[21\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[22\] score_counter.v(17) " "Inferred latch for \"hiscore\[22\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[23\] score_counter.v(17) " "Inferred latch for \"hiscore\[23\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[24\] score_counter.v(17) " "Inferred latch for \"hiscore\[24\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[25\] score_counter.v(17) " "Inferred latch for \"hiscore\[25\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[26\] score_counter.v(17) " "Inferred latch for \"hiscore\[26\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[27\] score_counter.v(17) " "Inferred latch for \"hiscore\[27\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[28\] score_counter.v(17) " "Inferred latch for \"hiscore\[28\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292105 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[29\] score_counter.v(17) " "Inferred latch for \"hiscore\[29\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292106 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[30\] score_counter.v(17) " "Inferred latch for \"hiscore\[30\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292106 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[31\] score_counter.v(17) " "Inferred latch for \"hiscore\[31\]\" at score_counter.v(17)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292106 "|flappy_bird|score_counter:scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg score_counter:scr\|hex_to_7seg:seven_seg_loop\[0\].display " "Elaborating entity \"hex_to_7seg\" for hierarchy \"score_counter:scr\|hex_to_7seg:seven_seg_loop\[0\].display\"" {  } { { "score_counter.v" "seven_seg_loop\[0\].display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_BCD score_counter:scr\|bin_to_BCD:scr " "Elaborating entity \"bin_to_BCD\" for hierarchy \"score_counter:scr\|bin_to_BCD:scr\"" {  } { { "score_counter.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_BCD.v(19) " "Verilog HDL assignment warning at bin_to_BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292120 "|bin_to_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:display " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:display\"" {  } { { "flappy_bird.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292124 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_colour image_renderer.v(280) " "Verilog HDL warning at image_renderer.v(280): object bg_colour used but never assigned" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 280 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1621401292126 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bg0_gfx image_renderer.v(282) " "Verilog HDL or VHDL warning at image_renderer.v(282): object \"bg0_gfx\" assigned a value but never read" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621401292126 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bg1_gfx image_renderer.v(283) " "Verilog HDL or VHDL warning at image_renderer.v(283): object \"bg1_gfx\" assigned a value but never read" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621401292126 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "medal_gfx image_renderer.v(389) " "Verilog HDL or VHDL warning at image_renderer.v(389): object \"medal_gfx\" assigned a value but never read" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621401292127 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(63) " "Verilog HDL Case Statement information at image_renderer.v(63): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621401292128 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_renderer.v(265) " "Verilog HDL assignment warning at image_renderer.v(265): truncated value with size 32 to match size of target (16)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292136 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_renderer.v(274) " "Verilog HDL assignment warning at image_renderer.v(274): truncated value with size 32 to match size of target (16)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621401292136 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_renderer.v(345) " "Verilog HDL Always Construct warning at image_renderer.v(345): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292144 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_renderer.v(349) " "Verilog HDL Always Construct warning at image_renderer.v(349): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292144 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_renderer.v(336) " "Verilog HDL Always Construct warning at image_renderer.v(336): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621401292147 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_renderer.v(336) " "Verilog HDL Always Construct warning at image_renderer.v(336): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621401292148 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_state image_renderer.v(510) " "Verilog HDL Always Construct warning at image_renderer.v(510): variable \"game_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292152 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(515) " "Verilog HDL Always Construct warning at image_renderer.v(515): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292152 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(517) " "Verilog HDL Always Construct warning at image_renderer.v(517): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 517 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292152 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(528) " "Verilog HDL Always Construct warning at image_renderer.v(528): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 528 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292155 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(530) " "Verilog HDL Always Construct warning at image_renderer.v(530): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 530 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292155 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(536) " "Verilog HDL Always Construct warning at image_renderer.v(536): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 536 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292155 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(538) " "Verilog HDL Always Construct warning at image_renderer.v(538): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 538 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292156 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(546) " "Verilog HDL Always Construct warning at image_renderer.v(546): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 546 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292160 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(552) " "Verilog HDL Always Construct warning at image_renderer.v(552): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 552 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621401292160 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "image_renderer.v(510) " "Verilog HDL Case Statement warning at image_renderer.v(510): incomplete case statement has no default case item" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1621401292161 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(510) " "Verilog HDL Case Statement information at image_renderer.v(510): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 510 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621401292161 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i image_renderer.v(409) " "Verilog HDL Always Construct warning at image_renderer.v(409): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 409 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621401292164 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_colour\[1\] 0 image_renderer.v(280) " "Net \"bg_colour\[1\]\" at image_renderer.v(280) has no driver or initial value, using a default initial value '0'" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 280 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1621401292172 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[0\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292181 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[1\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292181 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[2\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292181 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[3\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292181 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[4\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292181 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[5\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[5\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[6\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[6\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[7\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[7\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[8\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[8\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[9\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[9\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[10\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[10\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[11\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[11\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[12\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[12\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[13\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[13\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[14\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[14\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[15\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[15\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[16\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[16\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292182 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[17\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[17\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[18\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[18\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[19\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[19\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[20\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[20\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[21\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[21\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[22\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[22\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[23\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[23\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[24\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[24\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[25\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[25\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[26\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[26\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292183 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[27\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[27\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[28\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[28\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[29\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[29\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[30\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[30\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[31\] image_renderer.v(336) " "Inferred latch for \"pipe_col\[31\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[0\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[1\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[2\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[3\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[4\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[5\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292184 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[6\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[6\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[7\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[7\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[8\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[8\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[9\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[9\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[10\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[10\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[11\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[11\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[12\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[12\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[13\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[13\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[14\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[14\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[15\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[15\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[16\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[16\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[17\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[17\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292185 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[18\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[18\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[19\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[19\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[20\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[20\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[21\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[21\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[22\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[22\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[23\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[23\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[24\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[24\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[25\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[25\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[26\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[26\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[27\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[27\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[28\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[28\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[29\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[29\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292186 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[30\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[30\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292187 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[31\] image_renderer.v(336) " "Inferred latch for \"pipe_row\[31\]\" at image_renderer.v(336)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401292187 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bird_colour " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bird_colour\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621401292235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_renderer:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_renderer:display\|flap_1_rom:bird1\"" {  } { { "image_renderer.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_pos45_rom image_renderer:display\|flap_1_pos45_rom:bird1_pos " "Elaborating entity \"flap_1_pos45_rom\" for hierarchy \"image_renderer:display\|flap_1_pos45_rom:bird1_pos\"" {  } { { "image_renderer.v" "bird1_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_neg45_rom image_renderer:display\|flap_1_neg45_rom:bird1_neg " "Elaborating entity \"flap_1_neg45_rom\" for hierarchy \"image_renderer:display\|flap_1_neg45_rom:bird1_neg\"" {  } { { "image_renderer.v" "bird1_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_renderer:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_renderer:display\|flap_2_rom:bird2\"" {  } { { "image_renderer.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_pos45_rom image_renderer:display\|flap_2_pos45_rom:bird2_pos " "Elaborating entity \"flap_2_pos45_rom\" for hierarchy \"image_renderer:display\|flap_2_pos45_rom:bird2_pos\"" {  } { { "image_renderer.v" "bird2_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_neg45_rom image_renderer:display\|flap_2_neg45_rom:bird2_neg " "Elaborating entity \"flap_2_neg45_rom\" for hierarchy \"image_renderer:display\|flap_2_neg45_rom:bird2_neg\"" {  } { { "image_renderer.v" "bird2_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_renderer:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_renderer:display\|flap_3_rom:bird3\"" {  } { { "image_renderer.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_pos45_rom image_renderer:display\|flap_3_pos45_rom:bird3_pos " "Elaborating entity \"flap_3_pos45_rom\" for hierarchy \"image_renderer:display\|flap_3_pos45_rom:bird3_pos\"" {  } { { "image_renderer.v" "bird3_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_neg45_rom image_renderer:display\|flap_3_neg45_rom:bird3_neg " "Elaborating entity \"flap_3_neg45_rom\" for hierarchy \"image_renderer:display\|flap_3_neg45_rom:bird3_neg\"" {  } { { "image_renderer.v" "bird3_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_renderer:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_renderer:display\|pipe_rom:pipe\"" {  } { { "image_renderer.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_rom image_renderer:display\|numbers_rom:num " "Elaborating entity \"numbers_rom\" for hierarchy \"image_renderer:display\|numbers_rom:num\"" {  } { { "image_renderer.v" "num" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medals_rom image_renderer:display\|medals_rom:medal " "Elaborating entity \"medals_rom\" for hierarchy \"image_renderer:display\|medals_rom:medal\"" {  } { { "image_renderer.v" "medal" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401292305 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292487 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621401292487 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292488 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621401292488 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292490 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621401292490 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621401292491 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621401292491 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div47\"" {  } { { "image_renderer.v" "Div47" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 538 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div45\"" {  } { { "image_renderer.v" "Div45" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 530 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div41\"" {  } { { "image_renderer.v" "Div41" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 530 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div39\"" {  } { { "image_renderer.v" "Div39" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 538 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div37\"" {  } { { "image_renderer.v" "Div37" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 530 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div43\"" {  } { { "image_renderer.v" "Div43" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 538 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div35\"" {  } { { "image_renderer.v" "Div35" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 517 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div33\"" {  } { { "image_renderer.v" "Div33" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 517 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div31\"" {  } { { "image_renderer.v" "Div31" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 517 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div44\"" {  } { { "image_renderer.v" "Div44" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 529 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div38\"" {  } { { "image_renderer.v" "Div38" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 537 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div42\"" {  } { { "image_renderer.v" "Div42" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 537 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div34\"" {  } { { "image_renderer.v" "Div34" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 516 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div32\"" {  } { { "image_renderer.v" "Div32" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 516 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div30\"" {  } { { "image_renderer.v" "Div30" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 516 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div4\"" {  } { { "image_renderer.v" "Div4" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div5\"" {  } { { "image_renderer.v" "Div5" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div28\"" {  } { { "image_renderer.v" "Div28" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div24\"" {  } { { "image_renderer.v" "Div24" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div25\"" {  } { { "image_renderer.v" "Div25" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div19\"" {  } { { "image_renderer.v" "Div19" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div18\"" {  } { { "image_renderer.v" "Div18" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div21\"" {  } { { "image_renderer.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div22\"" {  } { { "image_renderer.v" "Div22" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div27\"" {  } { { "image_renderer.v" "Div27" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div29\"" {  } { { "image_renderer.v" "Div29" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div26\"" {  } { { "image_renderer.v" "Div26" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div20\"" {  } { { "image_renderer.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div23\"" {  } { { "image_renderer.v" "Div23" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621401298720 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621401298720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div47 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div47\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 538 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401298783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div47 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401298783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401298783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401298783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401298783 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 538 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621401298783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401298830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401298830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401298850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401298850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621401298892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401298892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div44 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div44\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 529 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401299081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div44 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div44\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299081 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 529 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621401299081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div4\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401299206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div4 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299206 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621401299206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div5\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401299227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div5 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621401299227 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621401299227 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621401301002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[6\] " "Latch image_renderer:display\|pipe_row\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301143 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[0\] " "Latch image_renderer:display\|pipe_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301143 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[1\] " "Latch image_renderer:display\|pipe_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301143 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[2\] " "Latch image_renderer:display\|pipe_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301143 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[0\] " "Latch image_renderer:display\|pipe_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301143 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[4\] " "Latch image_renderer:display\|pipe_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[4\] " "Latch image_renderer:display\|pipe_row\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[5\] " "Latch image_renderer:display\|pipe_row\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[3\] " "Latch image_renderer:display\|pipe_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 312 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[2\] " "Latch image_renderer:display\|pipe_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[1\] " "Latch image_renderer:display\|pipe_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[3\] " "Latch image_renderer:display\|pipe_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 339 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 336 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_counter:scr\|hiscore\[31\] " "Latch score_counter:scr\|hiscore\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[31\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[31\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_counter:scr\|hiscore\[30\] " "Latch score_counter:scr\|hiscore\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[30\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[30\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_counter:scr\|hiscore\[29\] " "Latch score_counter:scr\|hiscore\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[29\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[29\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621401301144 ""}  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621401301144 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[0\] pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~1 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[0\] pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[0\]~5 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[0\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[0\] pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[0\]~9 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[0\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[0\] pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[0\]~13 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[0\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[5\] pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~17 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[6\] pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~21 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[3\] pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~25 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[4\] pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~29 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~29\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[5\] pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[5\]~33 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[5\]~33\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[6\] pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[6\]~37 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[6\]~37\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[3\] pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[3\]~41 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[3\]~41\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[4\] pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[4\]~45 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[4\]~45\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[5\] pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[5\]~49 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[5\]~49\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[6\] pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[6\]~53 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[6\]~53\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[3\] pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[3\]~57 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[3\]~57\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[4\] pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[4\]~61 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[4\]~61\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[5\] pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[5\]~65 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[5\]~65\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[6\] pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[6\]~69 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[6\]~69\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[3\] pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[3\]~73 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[3\]~73\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[4\] pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[4\]~77 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[4\]~77\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[2\] pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[1\] pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~85 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~85\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[2\] pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[2\]~89 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[2\]~89\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[1\] pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[1\]~93 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[1\]~93\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[2\] pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[2\]~97 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[2\]~97\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[1\] pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[1\]~101 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[1\]~101\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[2\] pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[2\]~105 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[2\]~105\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[1\] pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[1\]~109 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[1\]~109\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621401301167 "|flappy_bird|pipes:pipe_shift|pipeY[3][1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1621401301167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[21\] VCC " "Pin \"seven_seg\[21\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[22\] VCC " "Pin \"seven_seg\[22\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[23\] VCC " "Pin \"seven_seg\[23\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[24\] VCC " "Pin \"seven_seg\[24\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[25\] VCC " "Pin \"seven_seg\[25\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[26\] VCC " "Pin \"seven_seg\[26\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[27\] VCC " "Pin \"seven_seg\[27\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[28\] VCC " "Pin \"seven_seg\[28\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[29\] VCC " "Pin \"seven_seg\[29\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[30\] VCC " "Pin \"seven_seg\[30\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[31\] VCC " "Pin \"seven_seg\[31\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[32\] VCC " "Pin \"seven_seg\[32\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[33\] VCC " "Pin \"seven_seg\[33\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[34\] VCC " "Pin \"seven_seg\[34\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[35\] VCC " "Pin \"seven_seg\[35\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[36\] VCC " "Pin \"seven_seg\[36\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[37\] VCC " "Pin \"seven_seg\[37\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[38\] VCC " "Pin \"seven_seg\[38\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[39\] VCC " "Pin \"seven_seg\[39\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[40\] VCC " "Pin \"seven_seg\[40\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[41\] VCC " "Pin \"seven_seg\[41\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621401305978 "|flappy_bird|seven_seg[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621401305978 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621401306291 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621401310024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401310209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621401310640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621401310640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7804 " "Implemented 7804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621401311023 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621401311023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7719 " "Implemented 7719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621401311023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621401311023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 248 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621401311058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 06:15:11 2021 " "Processing ended: Wed May 19 06:15:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621401311058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621401311058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621401311058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401311058 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 248 s " "Quartus Prime Flow was successful. 0 errors, 248 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621401311712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621401312302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621401312313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 06:15:11 2021 " "Processing started: Wed May 19 06:15:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621401312313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621401312313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621401312313 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1621401312462 ""}
{ "Info" "0" "" "Project  = MiniProject" {  } {  } 0 0 "Project  = MiniProject" 0 0 "Fitter" 0 0 1621401312462 ""}
{ "Info" "0" "" "Revision = MiniProject" {  } {  } 0 0 "Revision = MiniProject" 0 0 "Fitter" 0 0 1621401312462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621401312702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621401312702 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621401312762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621401312820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621401312820 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621401313289 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621401313317 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621401313908 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621401326704 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_divider:VGA\|out_clk~CLKENA0 92 global CLKCTRL_G2 " "clk_divider:VGA\|out_clk~CLKENA0 with 92 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621401327054 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621401327054 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621401327054 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 207 global CLKCTRL_G6 " "clk~inputCLKENA0 with 207 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621401327054 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 355 global CLKCTRL_G4 " "rst~inputCLKENA0 with 355 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621401327054 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621401327054 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621401327054 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621401327054 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621401327054 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621401327055 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621401327055 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621401327055 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621401327055 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621401327055 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621401327057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621401327125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621401327127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621401327132 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621401327136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621401327136 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621401327138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621401328125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621401328129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621401328130 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~13  from: cin  to: sumout " "Cell: display\|Add24~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~17  from: cin  to: sumout " "Cell: display\|Add24~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~1  from: cin  to: sumout " "Cell: display\|Add24~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~21  from: cin  to: sumout " "Cell: display\|Add24~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~25  from: cin  to: sumout " "Cell: display\|Add24~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~29  from: cin  to: sumout " "Cell: display\|Add24~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~33  from: cin  to: sumout " "Cell: display\|Add24~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~37  from: cin  to: sumout " "Cell: display\|Add24~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: cin  to: sumout " "Cell: display\|Add24~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: sharein  to: sumout " "Cell: display\|Add24~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: cin  to: sumout " "Cell: display\|Add24~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: datac  to: sumout " "Cell: display\|Add24~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: sharein  to: sumout " "Cell: display\|Add24~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: cin  to: sumout " "Cell: display\|Add24~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: datac  to: cout " "Cell: display\|Add24~49  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: sharein  to: sumout " "Cell: display\|Add24~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: cin  to: sumout " "Cell: display\|Add24~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: datac  to: sumout " "Cell: display\|Add24~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: sharein  to: sumout " "Cell: display\|Add24~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: cin  to: sumout " "Cell: display\|Add24~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: datac  to: cout " "Cell: display\|Add24~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: sharein  to: sumout " "Cell: display\|Add24~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~5  from: cin  to: sumout " "Cell: display\|Add24~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~62  from: datac  to: cout " "Cell: display\|Add24~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~66  from: datac  to: cout " "Cell: display\|Add24~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~9  from: cin  to: sumout " "Cell: display\|Add24~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~13  from: cin  to: sumout " "Cell: display\|Add26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~17  from: cin  to: sumout " "Cell: display\|Add26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~1  from: cin  to: sumout " "Cell: display\|Add26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~21  from: cin  to: sumout " "Cell: display\|Add26~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~25  from: cin  to: sumout " "Cell: display\|Add26~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~29  from: cin  to: sumout " "Cell: display\|Add26~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~33  from: cin  to: sumout " "Cell: display\|Add26~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~37  from: cin  to: sumout " "Cell: display\|Add26~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: cin  to: sumout " "Cell: display\|Add26~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: cin  to: sumout " "Cell: display\|Add26~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: cin  to: sumout " "Cell: display\|Add26~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: sharein  to: sumout " "Cell: display\|Add26~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: cin  to: sumout " "Cell: display\|Add26~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: datac  to: sumout " "Cell: display\|Add26~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: sharein  to: sumout " "Cell: display\|Add26~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: cin  to: sumout " "Cell: display\|Add26~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: datac  to: cout " "Cell: display\|Add26~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: sharein  to: sumout " "Cell: display\|Add26~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~5  from: cin  to: sumout " "Cell: display\|Add26~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: cin  to: sumout " "Cell: display\|Add26~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: datac  to: sumout " "Cell: display\|Add26~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: sharein  to: sumout " "Cell: display\|Add26~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: cin  to: sumout " "Cell: display\|Add26~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: datac  to: cout " "Cell: display\|Add26~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: sharein  to: sumout " "Cell: display\|Add26~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~70  from: datac  to: cout " "Cell: display\|Add26~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~74  from: datac  to: cout " "Cell: display\|Add26~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~9  from: cin  to: sumout " "Cell: display\|Add26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~13  from: cin  to: sumout " "Cell: display\|Add33~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~17  from: cin  to: sumout " "Cell: display\|Add33~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~1  from: cin  to: sumout " "Cell: display\|Add33~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~21  from: cin  to: sumout " "Cell: display\|Add33~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~25  from: cin  to: sumout " "Cell: display\|Add33~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~29  from: cin  to: sumout " "Cell: display\|Add33~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~33  from: cin  to: sumout " "Cell: display\|Add33~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~37  from: cin  to: sumout " "Cell: display\|Add33~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: cin  to: sumout " "Cell: display\|Add33~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: sharein  to: sumout " "Cell: display\|Add33~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: cin  to: sumout " "Cell: display\|Add33~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: datac  to: sumout " "Cell: display\|Add33~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: sharein  to: sumout " "Cell: display\|Add33~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: cin  to: sumout " "Cell: display\|Add33~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: datac  to: cout " "Cell: display\|Add33~49  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: sharein  to: sumout " "Cell: display\|Add33~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: cin  to: sumout " "Cell: display\|Add33~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: datac  to: sumout " "Cell: display\|Add33~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: sharein  to: sumout " "Cell: display\|Add33~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: cin  to: sumout " "Cell: display\|Add33~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: datac  to: cout " "Cell: display\|Add33~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: sharein  to: sumout " "Cell: display\|Add33~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~5  from: cin  to: sumout " "Cell: display\|Add33~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~62  from: datac  to: cout " "Cell: display\|Add33~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~66  from: datac  to: cout " "Cell: display\|Add33~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~9  from: cin  to: sumout " "Cell: display\|Add33~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~13  from: cin  to: sumout " "Cell: display\|Add35~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~17  from: cin  to: sumout " "Cell: display\|Add35~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~1  from: cin  to: sumout " "Cell: display\|Add35~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~21  from: cin  to: sumout " "Cell: display\|Add35~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~25  from: cin  to: sumout " "Cell: display\|Add35~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~29  from: cin  to: sumout " "Cell: display\|Add35~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~33  from: cin  to: sumout " "Cell: display\|Add35~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~37  from: cin  to: sumout " "Cell: display\|Add35~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: cin  to: sumout " "Cell: display\|Add35~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: cin  to: sumout " "Cell: display\|Add35~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: cin  to: sumout " "Cell: display\|Add35~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: sharein  to: sumout " "Cell: display\|Add35~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: cin  to: sumout " "Cell: display\|Add35~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: datac  to: sumout " "Cell: display\|Add35~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: sharein  to: sumout " "Cell: display\|Add35~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: cin  to: sumout " "Cell: display\|Add35~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: datac  to: cout " "Cell: display\|Add35~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: sharein  to: sumout " "Cell: display\|Add35~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~5  from: cin  to: sumout " "Cell: display\|Add35~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: cin  to: sumout " "Cell: display\|Add35~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: datac  to: sumout " "Cell: display\|Add35~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: sharein  to: sumout " "Cell: display\|Add35~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: cin  to: sumout " "Cell: display\|Add35~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: datac  to: cout " "Cell: display\|Add35~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: sharein  to: sumout " "Cell: display\|Add35~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~70  from: datac  to: cout " "Cell: display\|Add35~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~74  from: datac  to: cout " "Cell: display\|Add35~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~9  from: cin  to: sumout " "Cell: display\|Add35~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~13  from: cin  to: sumout " "Cell: display\|Add42~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~17  from: cin  to: sumout " "Cell: display\|Add42~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~1  from: cin  to: sumout " "Cell: display\|Add42~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~21  from: cin  to: sumout " "Cell: display\|Add42~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~25  from: cin  to: sumout " "Cell: display\|Add42~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~29  from: cin  to: sumout " "Cell: display\|Add42~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~33  from: cin  to: sumout " "Cell: display\|Add42~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~37  from: cin  to: sumout " "Cell: display\|Add42~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: cin  to: sumout " "Cell: display\|Add42~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: sharein  to: sumout " "Cell: display\|Add42~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: cin  to: sumout " "Cell: display\|Add42~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: datac  to: sumout " "Cell: display\|Add42~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: sharein  to: sumout " "Cell: display\|Add42~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: cin  to: sumout " "Cell: display\|Add42~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: datac  to: cout " "Cell: display\|Add42~49  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: sharein  to: sumout " "Cell: display\|Add42~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: cin  to: sumout " "Cell: display\|Add42~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: datac  to: sumout " "Cell: display\|Add42~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: sharein  to: sumout " "Cell: display\|Add42~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: cin  to: sumout " "Cell: display\|Add42~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: datac  to: cout " "Cell: display\|Add42~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: sharein  to: sumout " "Cell: display\|Add42~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~5  from: cin  to: sumout " "Cell: display\|Add42~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~62  from: datac  to: cout " "Cell: display\|Add42~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~66  from: datac  to: cout " "Cell: display\|Add42~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~9  from: cin  to: sumout " "Cell: display\|Add42~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~13  from: cin  to: sumout " "Cell: display\|Add44~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~17  from: cin  to: sumout " "Cell: display\|Add44~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~1  from: cin  to: sumout " "Cell: display\|Add44~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~21  from: cin  to: sumout " "Cell: display\|Add44~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~25  from: cin  to: sumout " "Cell: display\|Add44~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~29  from: cin  to: sumout " "Cell: display\|Add44~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~33  from: cin  to: sumout " "Cell: display\|Add44~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~37  from: cin  to: sumout " "Cell: display\|Add44~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: cin  to: sumout " "Cell: display\|Add44~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: cin  to: sumout " "Cell: display\|Add44~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: cin  to: sumout " "Cell: display\|Add44~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: sharein  to: sumout " "Cell: display\|Add44~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: cin  to: sumout " "Cell: display\|Add44~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: datac  to: sumout " "Cell: display\|Add44~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: sharein  to: sumout " "Cell: display\|Add44~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: cin  to: sumout " "Cell: display\|Add44~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: datac  to: cout " "Cell: display\|Add44~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: sharein  to: sumout " "Cell: display\|Add44~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~5  from: cin  to: sumout " "Cell: display\|Add44~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: cin  to: sumout " "Cell: display\|Add44~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: datac  to: sumout " "Cell: display\|Add44~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: sharein  to: sumout " "Cell: display\|Add44~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: cin  to: sumout " "Cell: display\|Add44~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: datac  to: cout " "Cell: display\|Add44~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: sharein  to: sumout " "Cell: display\|Add44~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~70  from: datac  to: cout " "Cell: display\|Add44~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~74  from: datac  to: cout " "Cell: display\|Add44~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~9  from: cin  to: sumout " "Cell: display\|Add44~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: sharein  to: sumout " "Cell: display\|Add51~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: datac  to: sumout " "Cell: display\|Add51~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: sharein  to: sumout " "Cell: display\|Add51~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: datac  to: cout " "Cell: display\|Add51~49  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datac  to: sumout " "Cell: display\|Add51~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datac  to: cout " "Cell: display\|Add51~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~62  from: datac  to: cout " "Cell: display\|Add51~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~66  from: datac  to: cout " "Cell: display\|Add51~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~13  from: cin  to: sumout " "Cell: display\|Add54~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~17  from: cin  to: sumout " "Cell: display\|Add54~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~1  from: cin  to: sumout " "Cell: display\|Add54~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~21  from: cin  to: sumout " "Cell: display\|Add54~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~25  from: cin  to: sumout " "Cell: display\|Add54~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~29  from: cin  to: sumout " "Cell: display\|Add54~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~33  from: cin  to: sumout " "Cell: display\|Add54~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~37  from: cin  to: sumout " "Cell: display\|Add54~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~41  from: cin  to: sumout " "Cell: display\|Add54~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~45  from: cin  to: sumout " "Cell: display\|Add54~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: cin  to: sumout " "Cell: display\|Add54~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: sharein  to: sumout " "Cell: display\|Add54~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: cin  to: sumout " "Cell: display\|Add54~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: datac  to: sumout " "Cell: display\|Add54~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: sharein  to: sumout " "Cell: display\|Add54~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: cin  to: sumout " "Cell: display\|Add54~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: datac  to: cout " "Cell: display\|Add54~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: sharein  to: sumout " "Cell: display\|Add54~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~5  from: cin  to: sumout " "Cell: display\|Add54~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: cin  to: sumout " "Cell: display\|Add54~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: datac  to: sumout " "Cell: display\|Add54~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: sharein  to: sumout " "Cell: display\|Add54~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: cin  to: sumout " "Cell: display\|Add54~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: datac  to: cout " "Cell: display\|Add54~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: sharein  to: sumout " "Cell: display\|Add54~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~70  from: datac  to: cout " "Cell: display\|Add54~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~74  from: datac  to: cout " "Cell: display\|Add54~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~9  from: cin  to: sumout " "Cell: display\|Add54~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401328173 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621401328173 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621401328207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621401328208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621401328210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621401328790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621401328793 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621401328793 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621401329038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621401335695 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621401336961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621401348664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621401363104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621401379750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621401379751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621401381833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 2.5% " "5e+03 ns of routing delay (approximately 2.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1621401395863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621401415156 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621401415156 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1621401678459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621401712277 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621401712277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:26 " "Fitter routing operations ending: elapsed time is 00:05:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621401712286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.51 " "Total time spent on timing analysis during the Fitter is 24.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621401723837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621401723947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621401727184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621401727188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621401729801 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621401742949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621401744028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6656 " "Peak virtual memory: 6656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621401746016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 06:22:26 2021 " "Processing ended: Wed May 19 06:22:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621401746016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:15 " "Elapsed time: 00:07:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621401746016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:02 " "Total CPU time (on all processors): 00:09:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621401746016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621401746016 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 256 s " "Quartus Prime Flow was successful. 0 errors, 256 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621401746782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621401747250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621401747263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 06:22:27 2021 " "Processing started: Wed May 19 06:22:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621401747263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621401747263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621401747263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621401749200 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621401758131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621401758603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 06:22:38 2021 " "Processing ended: Wed May 19 06:22:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621401758603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621401758603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621401758603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621401758603 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 257 s " "Quartus Prime Flow was successful. 0 errors, 257 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621401759265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621401759892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621401759901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 06:22:39 2021 " "Processing started: Wed May 19 06:22:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621401759901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401759901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401759901 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1621401760044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401761925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401761925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401761979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401761980 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401762739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401762911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401762912 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk " "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621401762932 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621401762932 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_clk PS2_clk " "create_clock -period 1.000 -name PS2_clk PS2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621401762932 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk " "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621401762932 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621401762932 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipes:pipe_shift\|score_count\[0\] pipes:pipe_shift\|score_count\[0\] " "create_clock -period 1.000 -name pipes:pipe_shift\|score_count\[0\] pipes:pipe_shift\|score_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621401762932 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401762932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~13  from: cin  to: sumout " "Cell: display\|Add24~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~17  from: cin  to: sumout " "Cell: display\|Add24~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~1  from: cin  to: sumout " "Cell: display\|Add24~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~21  from: cin  to: sumout " "Cell: display\|Add24~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~25  from: cin  to: sumout " "Cell: display\|Add24~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~29  from: cin  to: sumout " "Cell: display\|Add24~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~33  from: cin  to: sumout " "Cell: display\|Add24~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~37  from: cin  to: sumout " "Cell: display\|Add24~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: cin  to: sumout " "Cell: display\|Add24~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: sharein  to: sumout " "Cell: display\|Add24~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: cin  to: sumout " "Cell: display\|Add24~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: datac  to: sumout " "Cell: display\|Add24~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: sharein  to: sumout " "Cell: display\|Add24~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: cin  to: sumout " "Cell: display\|Add24~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: datad  to: sumout " "Cell: display\|Add24~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: sharein  to: sumout " "Cell: display\|Add24~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: cin  to: sumout " "Cell: display\|Add24~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: datad  to: sumout " "Cell: display\|Add24~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: sharein  to: sumout " "Cell: display\|Add24~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: cin  to: sumout " "Cell: display\|Add24~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: datac  to: sumout " "Cell: display\|Add24~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: sharein  to: sumout " "Cell: display\|Add24~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~5  from: cin  to: sumout " "Cell: display\|Add24~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~62  from: datad  to: cout " "Cell: display\|Add24~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~66  from: datad  to: cout " "Cell: display\|Add24~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~9  from: cin  to: sumout " "Cell: display\|Add24~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~13  from: cin  to: sumout " "Cell: display\|Add26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~17  from: cin  to: sumout " "Cell: display\|Add26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~1  from: cin  to: sumout " "Cell: display\|Add26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~21  from: cin  to: sumout " "Cell: display\|Add26~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~25  from: cin  to: sumout " "Cell: display\|Add26~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~29  from: cin  to: sumout " "Cell: display\|Add26~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~33  from: cin  to: sumout " "Cell: display\|Add26~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~37  from: cin  to: sumout " "Cell: display\|Add26~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: cin  to: sumout " "Cell: display\|Add26~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: cin  to: sumout " "Cell: display\|Add26~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: cin  to: sumout " "Cell: display\|Add26~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: sharein  to: sumout " "Cell: display\|Add26~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: cin  to: sumout " "Cell: display\|Add26~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: datad  to: sumout " "Cell: display\|Add26~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: sharein  to: sumout " "Cell: display\|Add26~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: cin  to: sumout " "Cell: display\|Add26~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: datab  to: sumout " "Cell: display\|Add26~57  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: sharein  to: sumout " "Cell: display\|Add26~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~5  from: cin  to: sumout " "Cell: display\|Add26~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: cin  to: sumout " "Cell: display\|Add26~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: datac  to: sumout " "Cell: display\|Add26~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: sharein  to: sumout " "Cell: display\|Add26~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: cin  to: sumout " "Cell: display\|Add26~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: datac  to: sumout " "Cell: display\|Add26~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: sharein  to: sumout " "Cell: display\|Add26~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~70  from: datac  to: cout " "Cell: display\|Add26~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~74  from: datad  to: cout " "Cell: display\|Add26~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~9  from: cin  to: sumout " "Cell: display\|Add26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~13  from: cin  to: sumout " "Cell: display\|Add33~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~17  from: cin  to: sumout " "Cell: display\|Add33~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~1  from: cin  to: sumout " "Cell: display\|Add33~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~21  from: cin  to: sumout " "Cell: display\|Add33~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~25  from: cin  to: sumout " "Cell: display\|Add33~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~29  from: cin  to: sumout " "Cell: display\|Add33~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~33  from: cin  to: sumout " "Cell: display\|Add33~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~37  from: cin  to: sumout " "Cell: display\|Add33~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: cin  to: sumout " "Cell: display\|Add33~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: sharein  to: sumout " "Cell: display\|Add33~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: cin  to: sumout " "Cell: display\|Add33~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: datad  to: sumout " "Cell: display\|Add33~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: sharein  to: sumout " "Cell: display\|Add33~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: cin  to: sumout " "Cell: display\|Add33~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: datac  to: sumout " "Cell: display\|Add33~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: sharein  to: sumout " "Cell: display\|Add33~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: cin  to: sumout " "Cell: display\|Add33~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: datac  to: sumout " "Cell: display\|Add33~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: sharein  to: sumout " "Cell: display\|Add33~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: cin  to: sumout " "Cell: display\|Add33~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: datad  to: sumout " "Cell: display\|Add33~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: sharein  to: sumout " "Cell: display\|Add33~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~5  from: cin  to: sumout " "Cell: display\|Add33~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~62  from: datad  to: cout " "Cell: display\|Add33~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~66  from: dataa  to: cout " "Cell: display\|Add33~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~9  from: cin  to: sumout " "Cell: display\|Add33~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~13  from: cin  to: sumout " "Cell: display\|Add35~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~17  from: cin  to: sumout " "Cell: display\|Add35~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~1  from: cin  to: sumout " "Cell: display\|Add35~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~21  from: cin  to: sumout " "Cell: display\|Add35~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~25  from: cin  to: sumout " "Cell: display\|Add35~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~29  from: cin  to: sumout " "Cell: display\|Add35~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~33  from: cin  to: sumout " "Cell: display\|Add35~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~37  from: cin  to: sumout " "Cell: display\|Add35~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: cin  to: sumout " "Cell: display\|Add35~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: cin  to: sumout " "Cell: display\|Add35~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: cin  to: sumout " "Cell: display\|Add35~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: sharein  to: sumout " "Cell: display\|Add35~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: cin  to: sumout " "Cell: display\|Add35~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: datac  to: sumout " "Cell: display\|Add35~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: sharein  to: sumout " "Cell: display\|Add35~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: cin  to: sumout " "Cell: display\|Add35~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: datac  to: sumout " "Cell: display\|Add35~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: sharein  to: sumout " "Cell: display\|Add35~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~5  from: cin  to: sumout " "Cell: display\|Add35~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: cin  to: sumout " "Cell: display\|Add35~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: datac  to: sumout " "Cell: display\|Add35~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: sharein  to: sumout " "Cell: display\|Add35~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: cin  to: sumout " "Cell: display\|Add35~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: datad  to: sumout " "Cell: display\|Add35~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: sharein  to: sumout " "Cell: display\|Add35~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~70  from: datab  to: cout " "Cell: display\|Add35~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~74  from: dataa  to: cout " "Cell: display\|Add35~74  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~9  from: cin  to: sumout " "Cell: display\|Add35~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~13  from: cin  to: sumout " "Cell: display\|Add42~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~17  from: cin  to: sumout " "Cell: display\|Add42~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~1  from: cin  to: sumout " "Cell: display\|Add42~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~21  from: cin  to: sumout " "Cell: display\|Add42~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~25  from: cin  to: sumout " "Cell: display\|Add42~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~29  from: cin  to: sumout " "Cell: display\|Add42~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~33  from: cin  to: sumout " "Cell: display\|Add42~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~37  from: cin  to: sumout " "Cell: display\|Add42~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: cin  to: sumout " "Cell: display\|Add42~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: sharein  to: sumout " "Cell: display\|Add42~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: cin  to: sumout " "Cell: display\|Add42~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: datac  to: sumout " "Cell: display\|Add42~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: sharein  to: sumout " "Cell: display\|Add42~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: cin  to: sumout " "Cell: display\|Add42~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: datad  to: sumout " "Cell: display\|Add42~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: sharein  to: sumout " "Cell: display\|Add42~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: cin  to: sumout " "Cell: display\|Add42~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: datad  to: sumout " "Cell: display\|Add42~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: sharein  to: sumout " "Cell: display\|Add42~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: cin  to: sumout " "Cell: display\|Add42~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: datad  to: sumout " "Cell: display\|Add42~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: sharein  to: sumout " "Cell: display\|Add42~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~5  from: cin  to: sumout " "Cell: display\|Add42~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~62  from: datad  to: cout " "Cell: display\|Add42~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~66  from: datac  to: cout " "Cell: display\|Add42~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~9  from: cin  to: sumout " "Cell: display\|Add42~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~13  from: cin  to: sumout " "Cell: display\|Add44~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~17  from: cin  to: sumout " "Cell: display\|Add44~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~1  from: cin  to: sumout " "Cell: display\|Add44~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~21  from: cin  to: sumout " "Cell: display\|Add44~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~25  from: cin  to: sumout " "Cell: display\|Add44~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~29  from: cin  to: sumout " "Cell: display\|Add44~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~33  from: cin  to: sumout " "Cell: display\|Add44~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~37  from: cin  to: sumout " "Cell: display\|Add44~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: cin  to: sumout " "Cell: display\|Add44~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: cin  to: sumout " "Cell: display\|Add44~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: cin  to: sumout " "Cell: display\|Add44~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: sharein  to: sumout " "Cell: display\|Add44~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: cin  to: sumout " "Cell: display\|Add44~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: datac  to: sumout " "Cell: display\|Add44~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: sharein  to: sumout " "Cell: display\|Add44~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: cin  to: sumout " "Cell: display\|Add44~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: datac  to: sumout " "Cell: display\|Add44~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: sharein  to: sumout " "Cell: display\|Add44~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~5  from: cin  to: sumout " "Cell: display\|Add44~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: cin  to: sumout " "Cell: display\|Add44~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: datad  to: sumout " "Cell: display\|Add44~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: sharein  to: sumout " "Cell: display\|Add44~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: cin  to: sumout " "Cell: display\|Add44~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: datad  to: sumout " "Cell: display\|Add44~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: sharein  to: sumout " "Cell: display\|Add44~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~70  from: datad  to: cout " "Cell: display\|Add44~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~74  from: datad  to: cout " "Cell: display\|Add44~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~9  from: cin  to: sumout " "Cell: display\|Add44~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: sharein  to: sumout " "Cell: display\|Add51~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: datac  to: sumout " "Cell: display\|Add51~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: sharein  to: sumout " "Cell: display\|Add51~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: datab  to: sumout " "Cell: display\|Add51~49  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: dataa  to: sumout " "Cell: display\|Add51~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~62  from: datad  to: cout " "Cell: display\|Add51~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~66  from: dataa  to: cout " "Cell: display\|Add51~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~13  from: cin  to: sumout " "Cell: display\|Add54~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~17  from: cin  to: sumout " "Cell: display\|Add54~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~1  from: cin  to: sumout " "Cell: display\|Add54~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~21  from: cin  to: sumout " "Cell: display\|Add54~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~25  from: cin  to: sumout " "Cell: display\|Add54~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~29  from: cin  to: sumout " "Cell: display\|Add54~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~33  from: cin  to: sumout " "Cell: display\|Add54~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~37  from: cin  to: sumout " "Cell: display\|Add54~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~41  from: cin  to: sumout " "Cell: display\|Add54~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~45  from: cin  to: sumout " "Cell: display\|Add54~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: cin  to: sumout " "Cell: display\|Add54~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: sharein  to: sumout " "Cell: display\|Add54~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: cin  to: sumout " "Cell: display\|Add54~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: datad  to: sumout " "Cell: display\|Add54~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: sharein  to: sumout " "Cell: display\|Add54~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: cin  to: sumout " "Cell: display\|Add54~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: datac  to: sumout " "Cell: display\|Add54~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: sharein  to: sumout " "Cell: display\|Add54~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~5  from: cin  to: sumout " "Cell: display\|Add54~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: cin  to: sumout " "Cell: display\|Add54~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: datac  to: sumout " "Cell: display\|Add54~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: sharein  to: sumout " "Cell: display\|Add54~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: cin  to: sumout " "Cell: display\|Add54~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: datac  to: sumout " "Cell: display\|Add54~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: sharein  to: sumout " "Cell: display\|Add54~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~70  from: datad  to: cout " "Cell: display\|Add54~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~74  from: datad  to: cout " "Cell: display\|Add54~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~9  from: cin  to: sumout " "Cell: display\|Add54~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401762956 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401762956 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401762981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763106 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1621401763108 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621401763119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621401763582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.236 " "Worst-case setup slack is -46.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.236            -538.181 rst  " "  -46.236            -538.181 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.552           -1381.011 clk_divider:VGA\|out_clk  " "  -45.552           -1381.011 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.894           -1264.741 clk  " "   -8.894           -1264.741 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.222           -1080.862 clk_divider:FLOOR\|out_clk  " "   -7.222           -1080.862 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.532             -56.050 pipes:pipe_shift\|score_count\[0\]  " "   -6.532             -56.050 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.021            -259.090 PS2_clk  " "   -5.021            -259.090 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.280 " "Worst-case hold slack is -7.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.280            -136.417 pipes:pipe_shift\|score_count\[0\]  " "   -7.280            -136.417 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.869             -60.564 rst  " "   -6.869             -60.564 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.503             -21.424 clk_divider:VGA\|out_clk  " "   -2.503             -21.424 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670             -12.883 clk  " "   -1.670             -12.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655             -37.334 clk_divider:FLOOR\|out_clk  " "   -1.655             -37.334 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 PS2_clk  " "    0.219               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.116 " "Worst-case recovery slack is -7.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.116           -1257.680 clk_divider:FLOOR\|out_clk  " "   -7.116           -1257.680 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.386            -316.074 clk_divider:VGA\|out_clk  " "   -5.386            -316.074 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.859            -646.336 clk  " "   -4.859            -646.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.507               0.000 pipes:pipe_shift\|score_count\[0\]  " "    2.507               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.857 " "Worst-case removal slack is -5.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.857            -172.027 pipes:pipe_shift\|score_count\[0\]  " "   -5.857            -172.027 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 clk_divider:VGA\|out_clk  " "    0.529               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 clk  " "    1.719               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.340               0.000 clk_divider:FLOOR\|out_clk  " "    3.340               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.638 " "Worst-case minimum pulse width slack is -3.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.638           -1249.209 rst  " "   -3.638           -1249.209 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500            -138.297 clk  " "   -0.500            -138.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404            -130.673 clk_divider:FLOOR\|out_clk  " "   -0.404            -130.673 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -54.216 clk_divider:VGA\|out_clk  " "   -0.394             -54.216 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.313 PS2_clk  " "   -0.394             -34.313 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -7.989 pipes:pipe_shift\|score_count\[0\]  " "   -0.330              -7.989 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401763690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763690 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621401763751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401763793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767171 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~13  from: cin  to: sumout " "Cell: display\|Add24~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~17  from: cin  to: sumout " "Cell: display\|Add24~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~1  from: cin  to: sumout " "Cell: display\|Add24~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~21  from: cin  to: sumout " "Cell: display\|Add24~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~25  from: cin  to: sumout " "Cell: display\|Add24~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~29  from: cin  to: sumout " "Cell: display\|Add24~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~33  from: cin  to: sumout " "Cell: display\|Add24~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~37  from: cin  to: sumout " "Cell: display\|Add24~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: cin  to: sumout " "Cell: display\|Add24~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: sharein  to: sumout " "Cell: display\|Add24~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: cin  to: sumout " "Cell: display\|Add24~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: datac  to: sumout " "Cell: display\|Add24~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: sharein  to: sumout " "Cell: display\|Add24~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: cin  to: sumout " "Cell: display\|Add24~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: datad  to: sumout " "Cell: display\|Add24~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: sharein  to: sumout " "Cell: display\|Add24~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: cin  to: sumout " "Cell: display\|Add24~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: datad  to: sumout " "Cell: display\|Add24~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: sharein  to: sumout " "Cell: display\|Add24~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: cin  to: sumout " "Cell: display\|Add24~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: datac  to: sumout " "Cell: display\|Add24~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: sharein  to: sumout " "Cell: display\|Add24~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~5  from: cin  to: sumout " "Cell: display\|Add24~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~62  from: datad  to: cout " "Cell: display\|Add24~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~66  from: datad  to: cout " "Cell: display\|Add24~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~9  from: cin  to: sumout " "Cell: display\|Add24~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~13  from: cin  to: sumout " "Cell: display\|Add26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~17  from: cin  to: sumout " "Cell: display\|Add26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~1  from: cin  to: sumout " "Cell: display\|Add26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~21  from: cin  to: sumout " "Cell: display\|Add26~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~25  from: cin  to: sumout " "Cell: display\|Add26~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~29  from: cin  to: sumout " "Cell: display\|Add26~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~33  from: cin  to: sumout " "Cell: display\|Add26~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~37  from: cin  to: sumout " "Cell: display\|Add26~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: cin  to: sumout " "Cell: display\|Add26~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: cin  to: sumout " "Cell: display\|Add26~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: cin  to: sumout " "Cell: display\|Add26~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: sharein  to: sumout " "Cell: display\|Add26~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: cin  to: sumout " "Cell: display\|Add26~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: datad  to: sumout " "Cell: display\|Add26~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: sharein  to: sumout " "Cell: display\|Add26~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: cin  to: sumout " "Cell: display\|Add26~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: datab  to: sumout " "Cell: display\|Add26~57  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: sharein  to: sumout " "Cell: display\|Add26~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~5  from: cin  to: sumout " "Cell: display\|Add26~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: cin  to: sumout " "Cell: display\|Add26~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: datac  to: sumout " "Cell: display\|Add26~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: sharein  to: sumout " "Cell: display\|Add26~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: cin  to: sumout " "Cell: display\|Add26~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: datac  to: sumout " "Cell: display\|Add26~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: sharein  to: sumout " "Cell: display\|Add26~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~70  from: datac  to: cout " "Cell: display\|Add26~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~74  from: datad  to: cout " "Cell: display\|Add26~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~9  from: cin  to: sumout " "Cell: display\|Add26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~13  from: cin  to: sumout " "Cell: display\|Add33~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~17  from: cin  to: sumout " "Cell: display\|Add33~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~1  from: cin  to: sumout " "Cell: display\|Add33~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~21  from: cin  to: sumout " "Cell: display\|Add33~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~25  from: cin  to: sumout " "Cell: display\|Add33~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~29  from: cin  to: sumout " "Cell: display\|Add33~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~33  from: cin  to: sumout " "Cell: display\|Add33~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~37  from: cin  to: sumout " "Cell: display\|Add33~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: cin  to: sumout " "Cell: display\|Add33~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: sharein  to: sumout " "Cell: display\|Add33~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: cin  to: sumout " "Cell: display\|Add33~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: datad  to: sumout " "Cell: display\|Add33~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: sharein  to: sumout " "Cell: display\|Add33~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: cin  to: sumout " "Cell: display\|Add33~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: datac  to: sumout " "Cell: display\|Add33~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: sharein  to: sumout " "Cell: display\|Add33~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: cin  to: sumout " "Cell: display\|Add33~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: datac  to: sumout " "Cell: display\|Add33~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: sharein  to: sumout " "Cell: display\|Add33~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: cin  to: sumout " "Cell: display\|Add33~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: datad  to: sumout " "Cell: display\|Add33~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: sharein  to: sumout " "Cell: display\|Add33~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~5  from: cin  to: sumout " "Cell: display\|Add33~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~62  from: datad  to: cout " "Cell: display\|Add33~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~66  from: dataa  to: cout " "Cell: display\|Add33~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~9  from: cin  to: sumout " "Cell: display\|Add33~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~13  from: cin  to: sumout " "Cell: display\|Add35~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~17  from: cin  to: sumout " "Cell: display\|Add35~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~1  from: cin  to: sumout " "Cell: display\|Add35~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~21  from: cin  to: sumout " "Cell: display\|Add35~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~25  from: cin  to: sumout " "Cell: display\|Add35~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~29  from: cin  to: sumout " "Cell: display\|Add35~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~33  from: cin  to: sumout " "Cell: display\|Add35~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~37  from: cin  to: sumout " "Cell: display\|Add35~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: cin  to: sumout " "Cell: display\|Add35~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: cin  to: sumout " "Cell: display\|Add35~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: cin  to: sumout " "Cell: display\|Add35~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: sharein  to: sumout " "Cell: display\|Add35~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: cin  to: sumout " "Cell: display\|Add35~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: datac  to: sumout " "Cell: display\|Add35~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: sharein  to: sumout " "Cell: display\|Add35~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: cin  to: sumout " "Cell: display\|Add35~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: datac  to: sumout " "Cell: display\|Add35~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: sharein  to: sumout " "Cell: display\|Add35~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~5  from: cin  to: sumout " "Cell: display\|Add35~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: cin  to: sumout " "Cell: display\|Add35~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: datac  to: sumout " "Cell: display\|Add35~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: sharein  to: sumout " "Cell: display\|Add35~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: cin  to: sumout " "Cell: display\|Add35~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: datad  to: sumout " "Cell: display\|Add35~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: sharein  to: sumout " "Cell: display\|Add35~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~70  from: datab  to: cout " "Cell: display\|Add35~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~74  from: dataa  to: cout " "Cell: display\|Add35~74  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~9  from: cin  to: sumout " "Cell: display\|Add35~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~13  from: cin  to: sumout " "Cell: display\|Add42~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~17  from: cin  to: sumout " "Cell: display\|Add42~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~1  from: cin  to: sumout " "Cell: display\|Add42~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~21  from: cin  to: sumout " "Cell: display\|Add42~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~25  from: cin  to: sumout " "Cell: display\|Add42~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~29  from: cin  to: sumout " "Cell: display\|Add42~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~33  from: cin  to: sumout " "Cell: display\|Add42~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~37  from: cin  to: sumout " "Cell: display\|Add42~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: cin  to: sumout " "Cell: display\|Add42~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: sharein  to: sumout " "Cell: display\|Add42~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: cin  to: sumout " "Cell: display\|Add42~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: datac  to: sumout " "Cell: display\|Add42~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: sharein  to: sumout " "Cell: display\|Add42~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: cin  to: sumout " "Cell: display\|Add42~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: datad  to: sumout " "Cell: display\|Add42~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: sharein  to: sumout " "Cell: display\|Add42~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: cin  to: sumout " "Cell: display\|Add42~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: datad  to: sumout " "Cell: display\|Add42~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: sharein  to: sumout " "Cell: display\|Add42~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: cin  to: sumout " "Cell: display\|Add42~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: datad  to: sumout " "Cell: display\|Add42~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: sharein  to: sumout " "Cell: display\|Add42~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~5  from: cin  to: sumout " "Cell: display\|Add42~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~62  from: datad  to: cout " "Cell: display\|Add42~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~66  from: datac  to: cout " "Cell: display\|Add42~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~9  from: cin  to: sumout " "Cell: display\|Add42~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~13  from: cin  to: sumout " "Cell: display\|Add44~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~17  from: cin  to: sumout " "Cell: display\|Add44~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~1  from: cin  to: sumout " "Cell: display\|Add44~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~21  from: cin  to: sumout " "Cell: display\|Add44~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~25  from: cin  to: sumout " "Cell: display\|Add44~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~29  from: cin  to: sumout " "Cell: display\|Add44~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~33  from: cin  to: sumout " "Cell: display\|Add44~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~37  from: cin  to: sumout " "Cell: display\|Add44~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: cin  to: sumout " "Cell: display\|Add44~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: cin  to: sumout " "Cell: display\|Add44~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: cin  to: sumout " "Cell: display\|Add44~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: sharein  to: sumout " "Cell: display\|Add44~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: cin  to: sumout " "Cell: display\|Add44~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: datac  to: sumout " "Cell: display\|Add44~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: sharein  to: sumout " "Cell: display\|Add44~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: cin  to: sumout " "Cell: display\|Add44~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: datac  to: sumout " "Cell: display\|Add44~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: sharein  to: sumout " "Cell: display\|Add44~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~5  from: cin  to: sumout " "Cell: display\|Add44~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: cin  to: sumout " "Cell: display\|Add44~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: datad  to: sumout " "Cell: display\|Add44~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: sharein  to: sumout " "Cell: display\|Add44~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: cin  to: sumout " "Cell: display\|Add44~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: datad  to: sumout " "Cell: display\|Add44~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: sharein  to: sumout " "Cell: display\|Add44~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~70  from: datad  to: cout " "Cell: display\|Add44~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~74  from: datad  to: cout " "Cell: display\|Add44~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~9  from: cin  to: sumout " "Cell: display\|Add44~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: sharein  to: sumout " "Cell: display\|Add51~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: datac  to: sumout " "Cell: display\|Add51~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: sharein  to: sumout " "Cell: display\|Add51~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: datab  to: sumout " "Cell: display\|Add51~49  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: dataa  to: sumout " "Cell: display\|Add51~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~62  from: datad  to: cout " "Cell: display\|Add51~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~66  from: dataa  to: cout " "Cell: display\|Add51~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~13  from: cin  to: sumout " "Cell: display\|Add54~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~17  from: cin  to: sumout " "Cell: display\|Add54~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~1  from: cin  to: sumout " "Cell: display\|Add54~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~21  from: cin  to: sumout " "Cell: display\|Add54~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~25  from: cin  to: sumout " "Cell: display\|Add54~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~29  from: cin  to: sumout " "Cell: display\|Add54~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~33  from: cin  to: sumout " "Cell: display\|Add54~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~37  from: cin  to: sumout " "Cell: display\|Add54~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~41  from: cin  to: sumout " "Cell: display\|Add54~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~45  from: cin  to: sumout " "Cell: display\|Add54~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: cin  to: sumout " "Cell: display\|Add54~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: sharein  to: sumout " "Cell: display\|Add54~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: cin  to: sumout " "Cell: display\|Add54~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: datad  to: sumout " "Cell: display\|Add54~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: sharein  to: sumout " "Cell: display\|Add54~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: cin  to: sumout " "Cell: display\|Add54~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: datac  to: sumout " "Cell: display\|Add54~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: sharein  to: sumout " "Cell: display\|Add54~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~5  from: cin  to: sumout " "Cell: display\|Add54~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: cin  to: sumout " "Cell: display\|Add54~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: datac  to: sumout " "Cell: display\|Add54~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: sharein  to: sumout " "Cell: display\|Add54~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: cin  to: sumout " "Cell: display\|Add54~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: datac  to: sumout " "Cell: display\|Add54~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: sharein  to: sumout " "Cell: display\|Add54~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~70  from: datad  to: cout " "Cell: display\|Add54~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~74  from: datad  to: cout " "Cell: display\|Add54~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~9  from: cin  to: sumout " "Cell: display\|Add54~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401767544 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621401767812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.362 " "Worst-case setup slack is -48.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.362            -556.764 rst  " "  -48.362            -556.764 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.218           -1361.998 clk_divider:VGA\|out_clk  " "  -47.218           -1361.998 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.532           -1215.511 clk  " "   -8.532           -1215.511 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.103           -1068.172 clk_divider:FLOOR\|out_clk  " "   -7.103           -1068.172 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.283             -54.545 pipes:pipe_shift\|score_count\[0\]  " "   -6.283             -54.545 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.951            -256.541 PS2_clk  " "   -4.951            -256.541 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.840 " "Worst-case hold slack is -6.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.840            -128.294 pipes:pipe_shift\|score_count\[0\]  " "   -6.840            -128.294 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.836             -61.025 rst  " "   -6.836             -61.025 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555             -24.494 clk_divider:VGA\|out_clk  " "   -2.555             -24.494 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598             -23.714 clk  " "   -1.598             -23.714 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508             -31.074 clk_divider:FLOOR\|out_clk  " "   -1.508             -31.074 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 PS2_clk  " "    0.270               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.033 " "Worst-case recovery slack is -7.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.033           -1247.805 clk_divider:FLOOR\|out_clk  " "   -7.033           -1247.805 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.206            -305.351 clk_divider:VGA\|out_clk  " "   -5.206            -305.351 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632            -616.811 clk  " "   -4.632            -616.811 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162               0.000 pipes:pipe_shift\|score_count\[0\]  " "    2.162               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.450 " "Worst-case removal slack is -5.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.450            -157.873 pipes:pipe_shift\|score_count\[0\]  " "   -5.450            -157.873 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 clk_divider:VGA\|out_clk  " "    0.477               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.572               0.000 clk  " "    1.572               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.383               0.000 clk_divider:FLOOR\|out_clk  " "    3.383               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.667 " "Worst-case minimum pulse width slack is -3.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.667           -1323.438 rst  " "   -3.667           -1323.438 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527            -149.361 clk  " "   -0.527            -149.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -127.998 clk_divider:FLOOR\|out_clk  " "   -0.394            -127.998 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -59.152 clk_divider:VGA\|out_clk  " "   -0.394             -59.152 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.060 PS2_clk  " "   -0.394             -35.060 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -2.111 pipes:pipe_shift\|score_count\[0\]  " "   -0.171              -2.111 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401767914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401767914 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621401767969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401768138 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401771352 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~13  from: cin  to: sumout " "Cell: display\|Add24~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~17  from: cin  to: sumout " "Cell: display\|Add24~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~1  from: cin  to: sumout " "Cell: display\|Add24~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~21  from: cin  to: sumout " "Cell: display\|Add24~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~25  from: cin  to: sumout " "Cell: display\|Add24~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~29  from: cin  to: sumout " "Cell: display\|Add24~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~33  from: cin  to: sumout " "Cell: display\|Add24~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~37  from: cin  to: sumout " "Cell: display\|Add24~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: cin  to: sumout " "Cell: display\|Add24~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: sharein  to: sumout " "Cell: display\|Add24~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: cin  to: sumout " "Cell: display\|Add24~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: datac  to: sumout " "Cell: display\|Add24~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: sharein  to: sumout " "Cell: display\|Add24~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: cin  to: sumout " "Cell: display\|Add24~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: datad  to: sumout " "Cell: display\|Add24~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: sharein  to: sumout " "Cell: display\|Add24~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: cin  to: sumout " "Cell: display\|Add24~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: datad  to: sumout " "Cell: display\|Add24~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: sharein  to: sumout " "Cell: display\|Add24~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: cin  to: sumout " "Cell: display\|Add24~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: datac  to: sumout " "Cell: display\|Add24~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: sharein  to: sumout " "Cell: display\|Add24~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~5  from: cin  to: sumout " "Cell: display\|Add24~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~62  from: datad  to: cout " "Cell: display\|Add24~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~66  from: datad  to: cout " "Cell: display\|Add24~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~9  from: cin  to: sumout " "Cell: display\|Add24~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~13  from: cin  to: sumout " "Cell: display\|Add26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~17  from: cin  to: sumout " "Cell: display\|Add26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~1  from: cin  to: sumout " "Cell: display\|Add26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~21  from: cin  to: sumout " "Cell: display\|Add26~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~25  from: cin  to: sumout " "Cell: display\|Add26~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~29  from: cin  to: sumout " "Cell: display\|Add26~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~33  from: cin  to: sumout " "Cell: display\|Add26~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~37  from: cin  to: sumout " "Cell: display\|Add26~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: cin  to: sumout " "Cell: display\|Add26~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: cin  to: sumout " "Cell: display\|Add26~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: cin  to: sumout " "Cell: display\|Add26~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: sharein  to: sumout " "Cell: display\|Add26~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: cin  to: sumout " "Cell: display\|Add26~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: datad  to: sumout " "Cell: display\|Add26~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: sharein  to: sumout " "Cell: display\|Add26~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: cin  to: sumout " "Cell: display\|Add26~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: datab  to: sumout " "Cell: display\|Add26~57  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: sharein  to: sumout " "Cell: display\|Add26~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~5  from: cin  to: sumout " "Cell: display\|Add26~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: cin  to: sumout " "Cell: display\|Add26~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: datac  to: sumout " "Cell: display\|Add26~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: sharein  to: sumout " "Cell: display\|Add26~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: cin  to: sumout " "Cell: display\|Add26~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: datac  to: sumout " "Cell: display\|Add26~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: sharein  to: sumout " "Cell: display\|Add26~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~70  from: datac  to: cout " "Cell: display\|Add26~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~74  from: datad  to: cout " "Cell: display\|Add26~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~9  from: cin  to: sumout " "Cell: display\|Add26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~13  from: cin  to: sumout " "Cell: display\|Add33~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~17  from: cin  to: sumout " "Cell: display\|Add33~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~1  from: cin  to: sumout " "Cell: display\|Add33~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~21  from: cin  to: sumout " "Cell: display\|Add33~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~25  from: cin  to: sumout " "Cell: display\|Add33~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~29  from: cin  to: sumout " "Cell: display\|Add33~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~33  from: cin  to: sumout " "Cell: display\|Add33~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~37  from: cin  to: sumout " "Cell: display\|Add33~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: cin  to: sumout " "Cell: display\|Add33~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: sharein  to: sumout " "Cell: display\|Add33~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: cin  to: sumout " "Cell: display\|Add33~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: datad  to: sumout " "Cell: display\|Add33~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: sharein  to: sumout " "Cell: display\|Add33~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: cin  to: sumout " "Cell: display\|Add33~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: datac  to: sumout " "Cell: display\|Add33~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: sharein  to: sumout " "Cell: display\|Add33~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: cin  to: sumout " "Cell: display\|Add33~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: datac  to: sumout " "Cell: display\|Add33~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: sharein  to: sumout " "Cell: display\|Add33~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: cin  to: sumout " "Cell: display\|Add33~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: datad  to: sumout " "Cell: display\|Add33~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: sharein  to: sumout " "Cell: display\|Add33~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~5  from: cin  to: sumout " "Cell: display\|Add33~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~62  from: datad  to: cout " "Cell: display\|Add33~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~66  from: dataa  to: cout " "Cell: display\|Add33~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~9  from: cin  to: sumout " "Cell: display\|Add33~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~13  from: cin  to: sumout " "Cell: display\|Add35~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~17  from: cin  to: sumout " "Cell: display\|Add35~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~1  from: cin  to: sumout " "Cell: display\|Add35~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~21  from: cin  to: sumout " "Cell: display\|Add35~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~25  from: cin  to: sumout " "Cell: display\|Add35~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~29  from: cin  to: sumout " "Cell: display\|Add35~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~33  from: cin  to: sumout " "Cell: display\|Add35~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~37  from: cin  to: sumout " "Cell: display\|Add35~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: cin  to: sumout " "Cell: display\|Add35~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: cin  to: sumout " "Cell: display\|Add35~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: cin  to: sumout " "Cell: display\|Add35~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: sharein  to: sumout " "Cell: display\|Add35~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: cin  to: sumout " "Cell: display\|Add35~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: datac  to: sumout " "Cell: display\|Add35~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: sharein  to: sumout " "Cell: display\|Add35~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: cin  to: sumout " "Cell: display\|Add35~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: datac  to: sumout " "Cell: display\|Add35~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: sharein  to: sumout " "Cell: display\|Add35~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~5  from: cin  to: sumout " "Cell: display\|Add35~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: cin  to: sumout " "Cell: display\|Add35~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: datac  to: sumout " "Cell: display\|Add35~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: sharein  to: sumout " "Cell: display\|Add35~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: cin  to: sumout " "Cell: display\|Add35~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: datad  to: sumout " "Cell: display\|Add35~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: sharein  to: sumout " "Cell: display\|Add35~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~70  from: datab  to: cout " "Cell: display\|Add35~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~74  from: dataa  to: cout " "Cell: display\|Add35~74  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~9  from: cin  to: sumout " "Cell: display\|Add35~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~13  from: cin  to: sumout " "Cell: display\|Add42~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~17  from: cin  to: sumout " "Cell: display\|Add42~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~1  from: cin  to: sumout " "Cell: display\|Add42~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~21  from: cin  to: sumout " "Cell: display\|Add42~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~25  from: cin  to: sumout " "Cell: display\|Add42~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~29  from: cin  to: sumout " "Cell: display\|Add42~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~33  from: cin  to: sumout " "Cell: display\|Add42~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~37  from: cin  to: sumout " "Cell: display\|Add42~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: cin  to: sumout " "Cell: display\|Add42~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: sharein  to: sumout " "Cell: display\|Add42~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: cin  to: sumout " "Cell: display\|Add42~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: datac  to: sumout " "Cell: display\|Add42~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: sharein  to: sumout " "Cell: display\|Add42~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: cin  to: sumout " "Cell: display\|Add42~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: datad  to: sumout " "Cell: display\|Add42~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: sharein  to: sumout " "Cell: display\|Add42~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: cin  to: sumout " "Cell: display\|Add42~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: datad  to: sumout " "Cell: display\|Add42~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: sharein  to: sumout " "Cell: display\|Add42~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: cin  to: sumout " "Cell: display\|Add42~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: datad  to: sumout " "Cell: display\|Add42~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: sharein  to: sumout " "Cell: display\|Add42~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~5  from: cin  to: sumout " "Cell: display\|Add42~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~62  from: datad  to: cout " "Cell: display\|Add42~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~66  from: datac  to: cout " "Cell: display\|Add42~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~9  from: cin  to: sumout " "Cell: display\|Add42~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~13  from: cin  to: sumout " "Cell: display\|Add44~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~17  from: cin  to: sumout " "Cell: display\|Add44~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~1  from: cin  to: sumout " "Cell: display\|Add44~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~21  from: cin  to: sumout " "Cell: display\|Add44~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~25  from: cin  to: sumout " "Cell: display\|Add44~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~29  from: cin  to: sumout " "Cell: display\|Add44~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~33  from: cin  to: sumout " "Cell: display\|Add44~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~37  from: cin  to: sumout " "Cell: display\|Add44~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: cin  to: sumout " "Cell: display\|Add44~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: cin  to: sumout " "Cell: display\|Add44~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: cin  to: sumout " "Cell: display\|Add44~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: sharein  to: sumout " "Cell: display\|Add44~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: cin  to: sumout " "Cell: display\|Add44~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: datac  to: sumout " "Cell: display\|Add44~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: sharein  to: sumout " "Cell: display\|Add44~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: cin  to: sumout " "Cell: display\|Add44~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: datac  to: sumout " "Cell: display\|Add44~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: sharein  to: sumout " "Cell: display\|Add44~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~5  from: cin  to: sumout " "Cell: display\|Add44~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: cin  to: sumout " "Cell: display\|Add44~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: datad  to: sumout " "Cell: display\|Add44~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: sharein  to: sumout " "Cell: display\|Add44~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: cin  to: sumout " "Cell: display\|Add44~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: datad  to: sumout " "Cell: display\|Add44~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: sharein  to: sumout " "Cell: display\|Add44~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~70  from: datad  to: cout " "Cell: display\|Add44~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~74  from: datad  to: cout " "Cell: display\|Add44~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~9  from: cin  to: sumout " "Cell: display\|Add44~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: sharein  to: sumout " "Cell: display\|Add51~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: datac  to: sumout " "Cell: display\|Add51~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: sharein  to: sumout " "Cell: display\|Add51~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: datab  to: sumout " "Cell: display\|Add51~49  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: dataa  to: sumout " "Cell: display\|Add51~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~62  from: datad  to: cout " "Cell: display\|Add51~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~66  from: dataa  to: cout " "Cell: display\|Add51~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~13  from: cin  to: sumout " "Cell: display\|Add54~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~17  from: cin  to: sumout " "Cell: display\|Add54~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~1  from: cin  to: sumout " "Cell: display\|Add54~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~21  from: cin  to: sumout " "Cell: display\|Add54~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~25  from: cin  to: sumout " "Cell: display\|Add54~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~29  from: cin  to: sumout " "Cell: display\|Add54~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~33  from: cin  to: sumout " "Cell: display\|Add54~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~37  from: cin  to: sumout " "Cell: display\|Add54~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~41  from: cin  to: sumout " "Cell: display\|Add54~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~45  from: cin  to: sumout " "Cell: display\|Add54~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: cin  to: sumout " "Cell: display\|Add54~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: sharein  to: sumout " "Cell: display\|Add54~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: cin  to: sumout " "Cell: display\|Add54~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: datad  to: sumout " "Cell: display\|Add54~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: sharein  to: sumout " "Cell: display\|Add54~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: cin  to: sumout " "Cell: display\|Add54~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: datac  to: sumout " "Cell: display\|Add54~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: sharein  to: sumout " "Cell: display\|Add54~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~5  from: cin  to: sumout " "Cell: display\|Add54~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: cin  to: sumout " "Cell: display\|Add54~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: datac  to: sumout " "Cell: display\|Add54~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: sharein  to: sumout " "Cell: display\|Add54~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: cin  to: sumout " "Cell: display\|Add54~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: datac  to: sumout " "Cell: display\|Add54~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: sharein  to: sumout " "Cell: display\|Add54~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~70  from: datad  to: cout " "Cell: display\|Add54~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~74  from: datad  to: cout " "Cell: display\|Add54~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~9  from: cin  to: sumout " "Cell: display\|Add54~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401771716 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401771716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401771847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621401771920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401771920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.769 " "Worst-case setup slack is -24.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.769            -286.038 rst  " "  -24.769            -286.038 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.610            -817.691 clk_divider:VGA\|out_clk  " "  -24.610            -817.691 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.359            -690.503 clk  " "   -5.359            -690.503 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.800             -39.905 pipes:pipe_shift\|score_count\[0\]  " "   -4.800             -39.905 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.064            -595.978 clk_divider:FLOOR\|out_clk  " "   -4.064            -595.978 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.465            -122.253 PS2_clk  " "   -2.465            -122.253 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401771924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401771924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.519 " "Worst-case hold slack is -4.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.519             -89.837 pipes:pipe_shift\|score_count\[0\]  " "   -4.519             -89.837 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.360             -39.877 rst  " "   -4.360             -39.877 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373             -11.868 clk_divider:VGA\|out_clk  " "   -1.373             -11.868 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135             -26.948 clk_divider:FLOOR\|out_clk  " "   -1.135             -26.948 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001             -12.694 clk  " "   -1.001             -12.694 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 PS2_clk  " "    0.139               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.305 " "Worst-case recovery slack is -4.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.305            -756.481 clk_divider:FLOOR\|out_clk  " "   -4.305            -756.481 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.265            -191.705 clk_divider:VGA\|out_clk  " "   -3.265            -191.705 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019            -401.594 clk  " "   -3.019            -401.594 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.064               0.000 pipes:pipe_shift\|score_count\[0\]  " "    2.064               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.795 " "Worst-case removal slack is -3.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.795            -111.154 pipes:pipe_shift\|score_count\[0\]  " "   -3.795            -111.154 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 clk_divider:VGA\|out_clk  " "    0.318               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 clk  " "    0.929               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 clk_divider:FLOOR\|out_clk  " "    1.709               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.427 " "Worst-case minimum pulse width slack is -2.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.427            -795.447 rst  " "   -2.427            -795.447 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603             -28.701 pipes:pipe_shift\|score_count\[0\]  " "   -0.603             -28.701 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501             -22.975 clk  " "   -0.501             -22.975 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375             -24.829 PS2_clk  " "   -0.375             -24.829 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171             -14.873 clk_divider:FLOOR\|out_clk  " "   -0.171             -14.873 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clk_divider:VGA\|out_clk  " "    0.059               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772025 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621401772087 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~13  from: cin  to: sumout " "Cell: display\|Add24~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~17  from: cin  to: sumout " "Cell: display\|Add24~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~1  from: cin  to: sumout " "Cell: display\|Add24~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~21  from: cin  to: sumout " "Cell: display\|Add24~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~25  from: cin  to: sumout " "Cell: display\|Add24~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~29  from: cin  to: sumout " "Cell: display\|Add24~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~33  from: cin  to: sumout " "Cell: display\|Add24~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~37  from: cin  to: sumout " "Cell: display\|Add24~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: cin  to: sumout " "Cell: display\|Add24~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~41  from: sharein  to: sumout " "Cell: display\|Add24~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: cin  to: sumout " "Cell: display\|Add24~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: datac  to: sumout " "Cell: display\|Add24~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~45  from: sharein  to: sumout " "Cell: display\|Add24~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: cin  to: sumout " "Cell: display\|Add24~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: datad  to: sumout " "Cell: display\|Add24~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~49  from: sharein  to: sumout " "Cell: display\|Add24~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: cin  to: sumout " "Cell: display\|Add24~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: datad  to: sumout " "Cell: display\|Add24~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~53  from: sharein  to: sumout " "Cell: display\|Add24~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: cin  to: sumout " "Cell: display\|Add24~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: datac  to: sumout " "Cell: display\|Add24~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~57  from: sharein  to: sumout " "Cell: display\|Add24~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~5  from: cin  to: sumout " "Cell: display\|Add24~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~62  from: datad  to: cout " "Cell: display\|Add24~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~66  from: datad  to: cout " "Cell: display\|Add24~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add24~9  from: cin  to: sumout " "Cell: display\|Add24~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~13  from: cin  to: sumout " "Cell: display\|Add26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~17  from: cin  to: sumout " "Cell: display\|Add26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~1  from: cin  to: sumout " "Cell: display\|Add26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~21  from: cin  to: sumout " "Cell: display\|Add26~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~25  from: cin  to: sumout " "Cell: display\|Add26~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~29  from: cin  to: sumout " "Cell: display\|Add26~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~33  from: cin  to: sumout " "Cell: display\|Add26~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~37  from: cin  to: sumout " "Cell: display\|Add26~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~41  from: cin  to: sumout " "Cell: display\|Add26~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~45  from: cin  to: sumout " "Cell: display\|Add26~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: cin  to: sumout " "Cell: display\|Add26~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~49  from: sharein  to: sumout " "Cell: display\|Add26~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: cin  to: sumout " "Cell: display\|Add26~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: datad  to: sumout " "Cell: display\|Add26~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~53  from: sharein  to: sumout " "Cell: display\|Add26~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: cin  to: sumout " "Cell: display\|Add26~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: datab  to: sumout " "Cell: display\|Add26~57  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~57  from: sharein  to: sumout " "Cell: display\|Add26~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~5  from: cin  to: sumout " "Cell: display\|Add26~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: cin  to: sumout " "Cell: display\|Add26~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: datac  to: sumout " "Cell: display\|Add26~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~61  from: sharein  to: sumout " "Cell: display\|Add26~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: cin  to: sumout " "Cell: display\|Add26~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: datac  to: sumout " "Cell: display\|Add26~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~65  from: sharein  to: sumout " "Cell: display\|Add26~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~70  from: datac  to: cout " "Cell: display\|Add26~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~74  from: datad  to: cout " "Cell: display\|Add26~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add26~9  from: cin  to: sumout " "Cell: display\|Add26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~13  from: cin  to: sumout " "Cell: display\|Add33~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~17  from: cin  to: sumout " "Cell: display\|Add33~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~1  from: cin  to: sumout " "Cell: display\|Add33~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~21  from: cin  to: sumout " "Cell: display\|Add33~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~25  from: cin  to: sumout " "Cell: display\|Add33~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~29  from: cin  to: sumout " "Cell: display\|Add33~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~33  from: cin  to: sumout " "Cell: display\|Add33~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~37  from: cin  to: sumout " "Cell: display\|Add33~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: cin  to: sumout " "Cell: display\|Add33~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~41  from: sharein  to: sumout " "Cell: display\|Add33~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: cin  to: sumout " "Cell: display\|Add33~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: datad  to: sumout " "Cell: display\|Add33~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~45  from: sharein  to: sumout " "Cell: display\|Add33~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: cin  to: sumout " "Cell: display\|Add33~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: datac  to: sumout " "Cell: display\|Add33~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~49  from: sharein  to: sumout " "Cell: display\|Add33~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: cin  to: sumout " "Cell: display\|Add33~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: datac  to: sumout " "Cell: display\|Add33~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~53  from: sharein  to: sumout " "Cell: display\|Add33~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: cin  to: sumout " "Cell: display\|Add33~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: datad  to: sumout " "Cell: display\|Add33~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~57  from: sharein  to: sumout " "Cell: display\|Add33~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~5  from: cin  to: sumout " "Cell: display\|Add33~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~62  from: datad  to: cout " "Cell: display\|Add33~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~66  from: dataa  to: cout " "Cell: display\|Add33~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add33~9  from: cin  to: sumout " "Cell: display\|Add33~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~13  from: cin  to: sumout " "Cell: display\|Add35~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~17  from: cin  to: sumout " "Cell: display\|Add35~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~1  from: cin  to: sumout " "Cell: display\|Add35~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~21  from: cin  to: sumout " "Cell: display\|Add35~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~25  from: cin  to: sumout " "Cell: display\|Add35~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~29  from: cin  to: sumout " "Cell: display\|Add35~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~33  from: cin  to: sumout " "Cell: display\|Add35~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~37  from: cin  to: sumout " "Cell: display\|Add35~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~41  from: cin  to: sumout " "Cell: display\|Add35~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~45  from: cin  to: sumout " "Cell: display\|Add35~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: cin  to: sumout " "Cell: display\|Add35~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~49  from: sharein  to: sumout " "Cell: display\|Add35~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: cin  to: sumout " "Cell: display\|Add35~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: datac  to: sumout " "Cell: display\|Add35~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~53  from: sharein  to: sumout " "Cell: display\|Add35~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: cin  to: sumout " "Cell: display\|Add35~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: datac  to: sumout " "Cell: display\|Add35~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~57  from: sharein  to: sumout " "Cell: display\|Add35~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~5  from: cin  to: sumout " "Cell: display\|Add35~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: cin  to: sumout " "Cell: display\|Add35~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: datac  to: sumout " "Cell: display\|Add35~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~61  from: sharein  to: sumout " "Cell: display\|Add35~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: cin  to: sumout " "Cell: display\|Add35~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: datad  to: sumout " "Cell: display\|Add35~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~65  from: sharein  to: sumout " "Cell: display\|Add35~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~70  from: datab  to: cout " "Cell: display\|Add35~70  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~74  from: dataa  to: cout " "Cell: display\|Add35~74  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add35~9  from: cin  to: sumout " "Cell: display\|Add35~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~13  from: cin  to: sumout " "Cell: display\|Add42~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~17  from: cin  to: sumout " "Cell: display\|Add42~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~1  from: cin  to: sumout " "Cell: display\|Add42~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~21  from: cin  to: sumout " "Cell: display\|Add42~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~25  from: cin  to: sumout " "Cell: display\|Add42~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~29  from: cin  to: sumout " "Cell: display\|Add42~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~33  from: cin  to: sumout " "Cell: display\|Add42~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~37  from: cin  to: sumout " "Cell: display\|Add42~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: cin  to: sumout " "Cell: display\|Add42~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~41  from: sharein  to: sumout " "Cell: display\|Add42~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: cin  to: sumout " "Cell: display\|Add42~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: datac  to: sumout " "Cell: display\|Add42~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~45  from: sharein  to: sumout " "Cell: display\|Add42~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: cin  to: sumout " "Cell: display\|Add42~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: datad  to: sumout " "Cell: display\|Add42~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~49  from: sharein  to: sumout " "Cell: display\|Add42~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: cin  to: sumout " "Cell: display\|Add42~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: datad  to: sumout " "Cell: display\|Add42~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~53  from: sharein  to: sumout " "Cell: display\|Add42~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: cin  to: sumout " "Cell: display\|Add42~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: datad  to: sumout " "Cell: display\|Add42~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~57  from: sharein  to: sumout " "Cell: display\|Add42~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~5  from: cin  to: sumout " "Cell: display\|Add42~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~62  from: datad  to: cout " "Cell: display\|Add42~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~66  from: datac  to: cout " "Cell: display\|Add42~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add42~9  from: cin  to: sumout " "Cell: display\|Add42~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~13  from: cin  to: sumout " "Cell: display\|Add44~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~17  from: cin  to: sumout " "Cell: display\|Add44~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~1  from: cin  to: sumout " "Cell: display\|Add44~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~21  from: cin  to: sumout " "Cell: display\|Add44~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~25  from: cin  to: sumout " "Cell: display\|Add44~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~29  from: cin  to: sumout " "Cell: display\|Add44~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~33  from: cin  to: sumout " "Cell: display\|Add44~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~37  from: cin  to: sumout " "Cell: display\|Add44~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~41  from: cin  to: sumout " "Cell: display\|Add44~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~45  from: cin  to: sumout " "Cell: display\|Add44~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: cin  to: sumout " "Cell: display\|Add44~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~49  from: sharein  to: sumout " "Cell: display\|Add44~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: cin  to: sumout " "Cell: display\|Add44~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: datac  to: sumout " "Cell: display\|Add44~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~53  from: sharein  to: sumout " "Cell: display\|Add44~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: cin  to: sumout " "Cell: display\|Add44~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: datac  to: sumout " "Cell: display\|Add44~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~57  from: sharein  to: sumout " "Cell: display\|Add44~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~5  from: cin  to: sumout " "Cell: display\|Add44~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: cin  to: sumout " "Cell: display\|Add44~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: datad  to: sumout " "Cell: display\|Add44~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~61  from: sharein  to: sumout " "Cell: display\|Add44~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: cin  to: sumout " "Cell: display\|Add44~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: datad  to: sumout " "Cell: display\|Add44~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~65  from: sharein  to: sumout " "Cell: display\|Add44~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~70  from: datad  to: cout " "Cell: display\|Add44~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~74  from: datad  to: cout " "Cell: display\|Add44~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add44~9  from: cin  to: sumout " "Cell: display\|Add44~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: sharein  to: sumout " "Cell: display\|Add51~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: datac  to: sumout " "Cell: display\|Add51~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: sharein  to: sumout " "Cell: display\|Add51~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: datab  to: sumout " "Cell: display\|Add51~49  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: dataa  to: sumout " "Cell: display\|Add51~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datad  to: sumout " "Cell: display\|Add51~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~62  from: datad  to: cout " "Cell: display\|Add51~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~66  from: dataa  to: cout " "Cell: display\|Add51~66  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~13  from: cin  to: sumout " "Cell: display\|Add54~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~17  from: cin  to: sumout " "Cell: display\|Add54~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~1  from: cin  to: sumout " "Cell: display\|Add54~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~21  from: cin  to: sumout " "Cell: display\|Add54~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~25  from: cin  to: sumout " "Cell: display\|Add54~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~29  from: cin  to: sumout " "Cell: display\|Add54~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~33  from: cin  to: sumout " "Cell: display\|Add54~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~37  from: cin  to: sumout " "Cell: display\|Add54~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~41  from: cin  to: sumout " "Cell: display\|Add54~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~45  from: cin  to: sumout " "Cell: display\|Add54~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: cin  to: sumout " "Cell: display\|Add54~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~49  from: sharein  to: sumout " "Cell: display\|Add54~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: cin  to: sumout " "Cell: display\|Add54~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: datad  to: sumout " "Cell: display\|Add54~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~53  from: sharein  to: sumout " "Cell: display\|Add54~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: cin  to: sumout " "Cell: display\|Add54~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: datac  to: sumout " "Cell: display\|Add54~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~57  from: sharein  to: sumout " "Cell: display\|Add54~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~5  from: cin  to: sumout " "Cell: display\|Add54~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: cin  to: sumout " "Cell: display\|Add54~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: datac  to: sumout " "Cell: display\|Add54~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~61  from: sharein  to: sumout " "Cell: display\|Add54~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: cin  to: sumout " "Cell: display\|Add54~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: datac  to: sumout " "Cell: display\|Add54~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~65  from: sharein  to: sumout " "Cell: display\|Add54~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~70  from: datad  to: cout " "Cell: display\|Add54~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~74  from: datad  to: cout " "Cell: display\|Add54~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add54~9  from: cin  to: sumout " "Cell: display\|Add54~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~50  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~110  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~74  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~78  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621401772431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621401772637 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.801 " "Worst-case setup slack is -23.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.801            -270.311 rst  " "  -23.801            -270.311 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.527            -735.371 clk_divider:VGA\|out_clk  " "  -23.527            -735.371 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.954            -620.361 clk  " "   -4.954            -620.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.069             -34.014 pipes:pipe_shift\|score_count\[0\]  " "   -4.069             -34.014 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.589            -530.828 clk_divider:FLOOR\|out_clk  " "   -3.589            -530.828 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152            -106.283 PS2_clk  " "   -2.152            -106.283 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.020 " "Worst-case hold slack is -4.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020             -37.037 rst  " "   -4.020             -37.037 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.965             -78.857 pipes:pipe_shift\|score_count\[0\]  " "   -3.965             -78.857 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462             -17.728 clk_divider:VGA\|out_clk  " "   -1.462             -17.728 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029             -18.380 clk  " "   -1.029             -18.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027             -23.131 clk_divider:FLOOR\|out_clk  " "   -1.027             -23.131 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 PS2_clk  " "    0.146               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.205 " "Worst-case recovery slack is -4.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205            -744.676 clk_divider:FLOOR\|out_clk  " "   -4.205            -744.676 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139            -184.361 clk_divider:VGA\|out_clk  " "   -3.139            -184.361 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889            -384.239 clk  " "   -2.889            -384.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713               0.000 pipes:pipe_shift\|score_count\[0\]  " "    1.713               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.182 " "Worst-case removal slack is -3.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.182             -93.593 pipes:pipe_shift\|score_count\[0\]  " "   -3.182             -93.593 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clk_divider:VGA\|out_clk  " "    0.217               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 clk  " "    0.821               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 clk_divider:FLOOR\|out_clk  " "    1.699               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.188 " "Worst-case minimum pulse width slack is -2.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188            -719.939 rst  " "   -2.188            -719.939 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513             -23.001 clk  " "   -0.513             -23.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371             -15.858 pipes:pipe_shift\|score_count\[0\]  " "   -0.371             -15.858 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367             -23.481 PS2_clk  " "   -0.367             -23.481 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -6.569 clk_divider:FLOOR\|out_clk  " "   -0.106              -6.569 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 clk_divider:VGA\|out_clk  " "    0.051               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621401772741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401772741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401774952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401774953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5234 " "Peak virtual memory: 5234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621401775104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 06:22:55 2021 " "Processing ended: Wed May 19 06:22:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621401775104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621401775104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621401775104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401775104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 264 s " "Quartus Prime Flow was successful. 0 errors, 264 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621401775910 ""}
