Analysis & Synthesis report for greenscreen
Wed May 09 17:50:17 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |greenscreen|digital_cam_impl4:camera|state_current
 11. State Machine - |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|state_reg
 12. State Machine - |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_resend|state_reg
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 22. Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 23. Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 24. Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 25. Source assignments for display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated
 26. Source assignments for sld_signaltap:auto_signaltap_0
 27. Source assignments for digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated
 28. Source assignments for digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated
 29. Source assignments for digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ol61:auto_generated
 30. Parameter Settings for User Entity Instance: PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i
 31. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider
 37. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper
 38. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem
 39. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer
 40. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1
 41. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2
 42. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer
 43. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp
 44. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter
 45. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter
 46. Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl
 47. Parameter Settings for User Entity Instance: display1:display|image_memory:image_memory|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: display1:display|onboard_controller:onboard
 49. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 50. Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0
 51. Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0
 52. Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 53. Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0
 54. altpll Parameter Settings by Entity Instance
 55. altsyncram Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "display1:display|onboard_controller:onboard"
 57. Port Connectivity Checks: "display1:display|image_memory:image_memory"
 58. Port Connectivity Checks: "display1:display"
 59. Port Connectivity Checks: "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper"
 60. Port Connectivity Checks: "digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider"
 61. Port Connectivity Checks: "digital_cam_impl4:camera|Address_Generator:Inst_Address_Generator"
 62. Port Connectivity Checks: "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 63. Port Connectivity Checks: "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller"
 64. Port Connectivity Checks: "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll"
 65. Port Connectivity Checks: "digital_cam_impl4:camera"
 66. Port Connectivity Checks: "PLL100:pll"
 67. SignalTap II Logic Analyzer Settings
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Connections to In-System Debugging Instance "auto_signaltap_0"
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 09 17:50:17 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; greenscreen                                 ;
; Top-level Entity Name           ; greenscreen                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2389                                        ;
; Total pins                      ; 194                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,168,128                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; greenscreen        ; greenscreen        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; PLL100.v                                                           ; yes             ; User Wizard-Generated File                            ; Y:/Documents/greenscreen/PLL100.v                                                           ;             ;
; image_memory(1).mif                                                ; yes             ; User Memory Initialization File                       ; Y:/Documents/greenscreen/image_memory(1).mif                                                ;             ;
; my_frame_buffer_15to0.vhd                                          ; yes             ; User Wizard-Generated File                            ; Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd                                          ;             ;
; my_altpll.vhd                                                      ; yes             ; User Wizard-Generated File                            ; Y:/Documents/greenscreen/my_altpll.vhd                                                      ;             ;
; greenscreen.v                                                      ; yes             ; User Verilog HDL File                                 ; Y:/Documents/greenscreen/greenscreen.v                                                      ;             ;
; ed_cache_system.vhd                                                ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_cache_system.vhd                                                ;             ;
; debounce.vhd                                                       ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/debounce.vhd                                                       ;             ;
; binary_divider.vhd                                                 ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/binary_divider.vhd                                                 ;             ;
; ov7670_controller.vhd                                              ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ov7670_controller.vhd                                              ;             ;
; do_edge_detection.vhd                                              ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/do_edge_detection.vhd                                              ;             ;
; do_black_white.vhd                                                 ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/do_black_white.vhd                                                 ;             ;
; vga.vhd                                                            ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/vga.vhd                                                            ;             ;
; ed_counter.vhd                                                     ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_counter.vhd                                                     ;             ;
; ov7670_registers.vhd                                               ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ov7670_registers.vhd                                               ;             ;
; RGB.vhd                                                            ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/RGB.vhd                                                            ;             ;
; i2c_sender.vhd                                                     ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/i2c_sender.vhd                                                     ;             ;
; ed_sobel_kernel.vhd                                                ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_sobel_kernel.vhd                                                ;             ;
; frame_buffer.vhd                                                   ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/frame_buffer.vhd                                                   ;             ;
; ov7670_capture.vhd                                                 ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ov7670_capture.vhd                                                 ;             ;
; ed_fifo_linebuffer.vhd                                             ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd                                             ;             ;
; ed_double_fifo_linebuffer.vhd                                      ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd                                      ;             ;
; address_Generator.vhd                                              ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/address_Generator.vhd                                              ;             ;
; ed_sync_signals_delayer.vhd                                        ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd                                        ;             ;
; ed_edge_sobel_wrapper.vhd                                          ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd                                          ;             ;
; top_level.vhd                                                      ; yes             ; User VHDL File                                        ; Y:/Documents/greenscreen/top_level.vhd                                                      ;             ;
; i2c_touch_config.v                                                 ; yes             ; User Verilog HDL File                                 ; Y:/Documents/greenscreen/i2c_touch_config.v                                                 ;             ;
; PLL33/PLL33_0002.v                                                 ; yes             ; User Verilog HDL File                                 ; Y:/Documents/greenscreen/PLL33/PLL33_0002.v                                                 ; PLL33       ;
; PLL100/PLL100_0002.v                                               ; yes             ; User Verilog HDL File                                 ; Y:/Documents/greenscreen/PLL100/PLL100_0002.v                                               ; PLL100      ;
; image_memory.v                                                     ; yes             ; User Wizard-Generated File                            ; Y:/Documents/greenscreen/image_memory.v                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                           ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;             ;
; db/my_altpll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/my_altpll_altpll.v                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                         ;             ;
; db/altsyncram_2pv3.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/decode_61a.tdf                                                  ;             ;
; db/mux_8hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/mux_8hb.tdf                                                     ;             ;
; db/altsyncram_6lo1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf                                             ;             ;
; db/mux_bhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/mux_bhb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd               ;             ;
; db/altsyncram_ie84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/altsyncram_ie84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                         ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;             ;
; db/cntr_jai.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cntr_jai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                          ; altera_sld  ;
; db/ip/sld117059c3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; Y:/Documents/greenscreen/db/ip/sld117059c3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;             ;
; db/altsyncram_bio1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/altsyncram_bio1.tdf                                             ;             ;
; db/altsyncram_ol61.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/altsyncram_ol61.tdf                                             ;             ;
; greenscreen.greenscreen0.rtl.mif                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Y:/Documents/greenscreen/db/greenscreen.greenscreen0.rtl.mif                                ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                       ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                      ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                  ;             ;
; db/lpm_divide_9am.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/lpm_divide_9am.tdf                                              ;             ;
; db/sign_div_unsign_fkh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/sign_div_unsign_fkh.tdf                                         ;             ;
; db/alt_u_div_4te.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/alt_u_div_4te.tdf                                               ;             ;
; db/lpm_divide_lbm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/lpm_divide_lbm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_sve.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; Y:/Documents/greenscreen/db/alt_u_div_sve.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1476           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1612           ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 326            ;
;     -- 5 input functions                    ; 319            ;
;     -- 4 input functions                    ; 140            ;
;     -- <=3 input functions                  ; 825            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2389           ;
;                                             ;                ;
; I/O pins                                    ; 194            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3168128        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1251           ;
; Total fan-out                               ; 27542          ;
; Average fan-out                             ; 5.56           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |greenscreen                                                                                                                            ; 1612 (174)          ; 2389 (40)                 ; 3168128           ; 0          ; 194  ; 0            ; |greenscreen                                                                                                                                                                                                                                                                                                                                            ; greenscreen                       ; work         ;
;    |digital_cam_impl4:camera|                                                                                                           ; 948 (61)            ; 481 (8)                   ; 3152384           ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera                                                                                                                                                                                                                                                                                                                   ; digital_cam_impl4                 ; work         ;
;       |Address_Generator:Inst_Address_Generator|                                                                                        ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|Address_Generator:Inst_Address_Generator                                                                                                                                                                                                                                                                          ; Address_Generator                 ; work         ;
;       |RGB:Inst_RGB|                                                                                                                    ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|RGB:Inst_RGB                                                                                                                                                                                                                                                                                                      ; RGB                               ; work         ;
;       |VGA:Inst_VGA|                                                                                                                    ; 35 (35)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|VGA:Inst_VGA                                                                                                                                                                                                                                                                                                      ; VGA                               ; work         ;
;       |debounce:Inst_debounce_normal_or_edgedetect|                                                                                     ; 35 (35)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect                                                                                                                                                                                                                                                                       ; debounce                          ; work         ;
;       |debounce:Inst_debounce_resend|                                                                                                   ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_resend                                                                                                                                                                                                                                                                                     ; debounce                          ; work         ;
;       |do_black_white:Inst_black_white|                                                                                                 ; 125 (72)            ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white                                                                                                                                                                                                                                                                                   ; do_black_white                    ; work         ;
;          |binary_divider_ver1:Inst_binary_divider|                                                                                      ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider                                                                                                                                                                                                                                           ; binary_divider_ver1               ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_9am:auto_generated|                                                                                          ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                                                                                                                                                             ; lpm_divide_9am                    ; work         ;
;                   |sign_div_unsign_fkh:divider|                                                                                         ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                 ; sign_div_unsign_fkh               ; work         ;
;                      |alt_u_div_4te:divider|                                                                                            ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                                                                                                                           ; alt_u_div_4te                     ; work         ;
;       |do_edge_detection:Inst_edge_detection|                                                                                           ; 353 (89)            ; 206 (68)                  ; 2560              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection                                                                                                                                                                                                                                                                             ; do_edge_detection                 ; work         ;
;          |edge_sobel_wrapper:Inst_edge_sobel_wrapper|                                                                                   ; 264 (0)             ; 138 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper                                                                                                                                                                                                                                  ; edge_sobel_wrapper                ; work         ;
;             |CacheSystem:CacheSystem|                                                                                                   ; 166 (89)            ; 134 (36)                  ; 2560              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem                                                                                                                                                                                                          ; CacheSystem                       ; work         ;
;                |Counter:ColsCounter|                                                                                                    ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter                                                                                                                                                                                      ; Counter                           ; work         ;
;                |Counter:RowsCounter|                                                                                                    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter                                                                                                                                                                                      ; Counter                           ; work         ;
;                |DoubleFiFOLineBuffer:DoubleLineBuffer|                                                                                  ; 37 (0)              ; 63 (0)                    ; 2560              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer                                                                                                                                                                    ; DoubleFiFOLineBuffer              ; work         ;
;                   |FIFOLineBuffer:LineBuffer1|                                                                                          ; 28 (28)             ; 36 (36)                   ; 1280              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1                                                                                                                                         ; FIFOLineBuffer                    ; work         ;
;                      |altsyncram:ram_array_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0                                                                                                              ; altsyncram                        ; work         ;
;                         |altsyncram_bio1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated                                                                               ; altsyncram_bio1                   ; work         ;
;                   |FIFOLineBuffer:LineBuffer2|                                                                                          ; 9 (9)               ; 27 (27)                   ; 1280              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2                                                                                                                                         ; FIFOLineBuffer                    ; work         ;
;                      |altsyncram:ram_array_rtl_0|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0                                                                                                              ; altsyncram                        ; work         ;
;                         |altsyncram_bio1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated                                                                               ; altsyncram_bio1                   ; work         ;
;                |SyncSignalsDelayer:Delayer|                                                                                             ; 23 (15)             ; 18 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer                                                                                                                                                                               ; SyncSignalsDelayer                ; work         ;
;                   |Counter:RowsCounterComp|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp                                                                                                                                                       ; Counter                           ; work         ;
;             |edge_sobel:krnl|                                                                                                           ; 98 (98)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl                                                                                                                                                                                                                  ; edge_sobel                        ; work         ;
;       |frame_buffer:Inst_frame_buf_1|                                                                                                   ; 84 (60)             ; 3 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1                                                                                                                                                                                                                                                                                     ; frame_buffer                      ; work         ;
;          |my_frame_buffer_15to0:Inst_buffer_bottom|                                                                                     ; 10 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                                                                                                                            ; my_frame_buffer_15to0             ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 10 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_2pv3:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                                                                                                             ; altsyncram_2pv3                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                                                                                                    ; decode_61a                        ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                                                                                                          ; decode_dla                        ; work         ;
;          |my_frame_buffer_15to0:Inst_buffer_top|                                                                                        ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                                                                                                                               ; my_frame_buffer_15to0             ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_2pv3:auto_generated|                                                                                         ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                                                                                                                ; altsyncram_2pv3                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                                                                                                       ; decode_61a                        ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                                                                                                             ; decode_dla                        ; work         ;
;       |frame_buffer:Inst_frame_buf_2|                                                                                                   ; 26 (2)              ; 3 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2                                                                                                                                                                                                                                                                                     ; frame_buffer                      ; work         ;
;          |my_frame_buffer_15to0:Inst_buffer_bottom|                                                                                     ; 10 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                                                                                                                            ; my_frame_buffer_15to0             ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 10 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_2pv3:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                                                                                                             ; altsyncram_2pv3                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                                                                                                    ; decode_61a                        ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                                                                                                          ; decode_dla                        ; work         ;
;          |my_frame_buffer_15to0:Inst_buffer_top|                                                                                        ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                                                                                                                               ; my_frame_buffer_15to0             ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_2pv3:auto_generated|                                                                                         ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                                                                                                                ; altsyncram_2pv3                   ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                                                                                                       ; decode_61a                        ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                                                                                                             ; decode_dla                        ; work         ;
;       |my_altpll:Inst_four_clocks_pll|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll                                                                                                                                                                                                                                                                                    ; my_altpll                         ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;             |my_altpll_altpll:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                                                                                                                                                                            ; my_altpll_altpll                  ; work         ;
;       |ov7670_capture:Inst_ov7670_capture|                                                                                              ; 23 (23)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|ov7670_capture:Inst_ov7670_capture                                                                                                                                                                                                                                                                                ; ov7670_capture                    ; work         ;
;       |ov7670_controller:Inst_ov7670_controller|                                                                                        ; 103 (0)             ; 80 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller                                                                                                                                                                                                                                                                          ; ov7670_controller                 ; work         ;
;          |i2c_sender:Inst_i2c_sender|                                                                                                   ; 92 (92)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                                                                                                                                                                               ; i2c_sender                        ; work         ;
;          |ov7670_registers:Inst_ov7670_registers|                                                                                       ; 11 (11)             ; 8 (8)                     ; 4096              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                                                                                                                                                                                   ; ov7670_registers                  ; work         ;
;             |altsyncram:Mux0_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_ol61:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ol61:auto_generated                                                                                                                                                                              ; altsyncram_ol61                   ; work         ;
;    |display1:display|                                                                                                                   ; 40 (1)              ; 27 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display                                                                                                                                                                                                                                                                                                                           ; display1                          ; work         ;
;       |onboard_controller:onboard|                                                                                                      ; 39 (39)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display|onboard_controller:onboard                                                                                                                                                                                                                                                                                                ; onboard_controller                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 359 (2)             ; 1750 (246)                ; 15744             ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 357 (0)             ; 1504 (0)                  ; 15744             ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 357 (67)            ; 1504 (566)                ; 15744             ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 15744             ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ie84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 15744             ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ie84:auto_generated                                                                                                                                                 ; altsyncram_ie84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 150 (1)             ; 631 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 123 (0)             ; 615 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 369 (369)                 ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 123 (0)             ; 246 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 26 (26)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (12)             ; 172 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated                                                             ; cntr_jai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 123 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 320          ; 4            ; 320          ; 4            ; 1280   ; None                             ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 320          ; 4            ; 320          ; 4            ; 1280   ; None                             ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                             ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                             ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                             ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                             ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ol61:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; greenscreen.greenscreen0.rtl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ie84:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 128          ; 123          ; 128          ; 123          ; 15744  ; None                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |greenscreen|display1:display|image_memory:image_memory                                                                                                                                                                                                                          ; image_memory.v  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greenscreen|digital_cam_impl4:camera|state_current                                                                                                                                                                                                        ;
+------------------------------------+------------------------------------+--------------------------+-----------------------------+---------------------------+--------------------------+-----------------------------+---------------------------+------------------------+
; Name                               ; state_current.S7_NORMAL_VIDEO_MODE ; state_current.S6_DONE_ED ; state_current.S5_PROCESS_ED ; state_current.S4_RESET_ED ; state_current.S3_DONE_BW ; state_current.S2_PROCESS_BW ; state_current.S1_RESET_BW ; state_current.S0_RESET ;
+------------------------------------+------------------------------------+--------------------------+-----------------------------+---------------------------+--------------------------+-----------------------------+---------------------------+------------------------+
; state_current.S0_RESET             ; 0                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 0                           ; 0                         ; 0                      ;
; state_current.S1_RESET_BW          ; 0                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 0                           ; 1                         ; 1                      ;
; state_current.S2_PROCESS_BW        ; 0                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 1                           ; 0                         ; 1                      ;
; state_current.S3_DONE_BW           ; 0                                  ; 0                        ; 0                           ; 0                         ; 1                        ; 0                           ; 0                         ; 1                      ;
; state_current.S4_RESET_ED          ; 0                                  ; 0                        ; 0                           ; 1                         ; 0                        ; 0                           ; 0                         ; 1                      ;
; state_current.S5_PROCESS_ED        ; 0                                  ; 0                        ; 1                           ; 0                         ; 0                        ; 0                           ; 0                         ; 1                      ;
; state_current.S6_DONE_ED           ; 0                                  ; 1                        ; 0                           ; 0                         ; 0                        ; 0                           ; 0                         ; 1                      ;
; state_current.S7_NORMAL_VIDEO_MODE ; 1                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 0                           ; 0                         ; 1                      ;
+------------------------------------+------------------------------------+--------------------------+-----------------------------+---------------------------+--------------------------+-----------------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|state_reg                                                                ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; Name              ; state_reg.wait0_3 ; state_reg.wait0_2 ; state_reg.wait0_1 ; state_reg.one ; state_reg.wait1_3 ; state_reg.wait1_2 ; state_reg.wait1_1 ; state_reg.zero ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; state_reg.zero    ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 0              ;
; state_reg.wait1_1 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 1                 ; 1              ;
; state_reg.wait1_2 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 1                 ; 0                 ; 1              ;
; state_reg.wait1_3 ; 0                 ; 0                 ; 0                 ; 0             ; 1                 ; 0                 ; 0                 ; 1              ;
; state_reg.one     ; 0                 ; 0                 ; 0                 ; 1             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_1 ; 0                 ; 0                 ; 1                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_2 ; 0                 ; 1                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_3 ; 1                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_resend|state_reg                                                                              ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; Name              ; state_reg.wait0_3 ; state_reg.wait0_2 ; state_reg.wait0_1 ; state_reg.one ; state_reg.wait1_3 ; state_reg.wait1_2 ; state_reg.wait1_1 ; state_reg.zero ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; state_reg.zero    ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 0              ;
; state_reg.wait1_1 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 1                 ; 1              ;
; state_reg.wait1_2 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 1                 ; 0                 ; 1              ;
; state_reg.wait1_3 ; 0                 ; 0                 ; 0                 ; 0             ; 1                 ; 0                 ; 0                 ; 1              ;
; state_reg.one     ; 0                 ; 0                 ; 0                 ; 1             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_1 ; 0                 ; 0                 ; 1                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_2 ; 0                 ; 1                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_3 ; 1                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                                              ; Latch Enable Signal                                                                                                                             ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|fsync_temp ; GND                                                                                                                                             ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5]                         ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; Number of user-specified and inferred latches = 33                                                                                                                      ;                                                                                                                                                 ;                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display1:display|green[0..6]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; display1:display|blue[0,1,3,4,7]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; display1:display|green[7]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[0..3,8..11,16..19]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[8..11,16..19]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[16..19]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[0..3,8..11]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                       ; Merged with digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                   ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                       ; Merged with digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                   ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                       ; Merged with digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                   ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                       ; Merged with digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                   ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                       ; Merged with digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                   ;
; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                       ; Merged with digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                   ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[18]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[18]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[17]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[17]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[16]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[16]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[15]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[15]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[14]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[14]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[13]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[13]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[12]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[12]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[11]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[11]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[10]                                                                                                                                                   ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[10]                                                                                                                                    ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[9]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[9]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[8]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[8]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[7]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[7]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[6]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[6]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[5]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[5]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[4]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[4]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[3]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[3]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[2]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[2]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[1]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[1]                                                                                                                                     ;
; digital_cam_impl4:camera|debounce:Inst_debounce_resend|q_reg[0]                                                                                                                                                    ; Merged with digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|q_reg[0]                                                                                                                                     ;
; display1:display|blue[5,6]                                                                                                                                                                                         ; Merged with display1:display|blue[2]                                                                                                                                                                                          ;
; display1:display|red[1..7]                                                                                                                                                                                         ; Merged with display1:display|red[0]                                                                                                                                                                                           ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[16]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[16]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[13]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[13]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[14]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[14]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[15]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[15]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[0]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[0]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[1]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[1]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[2]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[2]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[3]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[3]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[4]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[4]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[5]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[5]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[6]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[6]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[7]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[7]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[8]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[8]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[9]                                                                                                                                    ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[9]                                                                                                                                         ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[10]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[10]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[11]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[11]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wraddr_buf2_r[12]                                                                                                                                   ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[12]                                                                                                                                        ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[0]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[1]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[2]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[3]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[4]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[5]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[6]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[7]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[8]  ; Merged with digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                        ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                                                            ; Merged with digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                                           ;
; Total Number of Removed Registers = 119                                                                                                                                                                            ;                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[0] ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[16],                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[8],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[0], ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[1], ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[2], ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[3], ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[16],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[17],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[18],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[19],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[0],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[8],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[9],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[10],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[11],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[0],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[1],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[2],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[3]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[1] ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[17],                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[9],                                                                     ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[1]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[2] ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[18],                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[10],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[2]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[3] ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[19],                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[11],                                                                    ;
;                                                                                                                                                                                                                 ;                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[3]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[16]                                                                    ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[8],                                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[0]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[17]                                                                    ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[9],                                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[1]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[18]                                                                    ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[10],                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[2]                                                                      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[19]                                                                    ; Stuck at GND              ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[11],                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[3]                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2389  ;
; Number of registers using Synchronous Clear  ; 337   ;
; Number of registers using Synchronous Load   ; 234   ;
; Number of registers using Asynchronous Clear ; 671   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 900   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; digital_cam_impl4:camera|VGA:Inst_VGA|Vcnt[9]                                                                                                                                                                                                                                                                                   ; 5       ;
; digital_cam_impl4:camera|VGA:Inst_VGA|Vcnt[3]                                                                                                                                                                                                                                                                                   ; 4       ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|state[1]                                                                                                                                                                                                                                                         ; 13      ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|state[2]                                                                                                                                                                                                                                                         ; 14      ;
; digital_cam_impl4:camera|do_black_white:Inst_black_white|state[0]                                                                                                                                                                                                                                                               ; 10      ;
; digital_cam_impl4:camera|do_black_white:Inst_black_white|state[2]                                                                                                                                                                                                                                                               ; 11      ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                                                                                                                                                         ; 4       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                                                                                                                                                        ; 2       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                                                                                                                                                        ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]                                                                                                                                                                                                                         ; 1       ;
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                                                 ; RAM Name                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[0]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[2]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[4]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[6]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[8]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[10] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[12] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[14] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[16] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[18] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[19] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[20] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[21] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[22] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[0]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[1]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[2]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[4]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[6]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[8]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]  ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[10] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[12] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[14] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[16] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[18] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22] ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                        ; Megafunction                                                                                                        ; Type ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------+
; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |greenscreen|digital_cam_impl4:camera|Address_Generator:Inst_Address_Generator|val[5]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |greenscreen|digital_cam_impl4:camera|ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |greenscreen|display1:display|onboard_controller:onboard|display_col[11]                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |greenscreen|display1:display|onboard_controller:onboard|display_row[0]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[3]                        ;
; 9:1                ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|rdaddr_buf1_r[14]                                                                                                                                     ;
; 9:1                ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|wraddr_buf1_r[4]                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|led_done_r                                                                                                                                      ;
; 10:1               ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|rdaddr_buf1_r[16]                                                                                                                               ;
; 10:1               ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|rw_cntr[14]                                                                                                                                           ;
; 11:1               ; 17 bits   ; 119 LEs       ; 0 LEs                ; 119 LEs                ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|rd_cntr[9]                                                                                                                                      ;
; 11:1               ; 17 bits   ; 119 LEs       ; 0 LEs                ; 119 LEs                ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|wr_cntr[12]                                                                                                                                     ;
; 12:1               ; 9 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|ColsCounter[1]                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |greenscreen|digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |greenscreen|digital_cam_impl4:camera|do_black_white:Inst_black_white|state[0]                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5]                                                                ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; No         ; |greenscreen|digital_cam_impl4:camera|Selector31                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7]                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4]                                                                ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; No         ; |greenscreen|digital_cam_impl4:camera|Selector58                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7]                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6]                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7]                                                                ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|q[11]                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_normal_or_edgedetect|Selector1                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|debounce:Inst_debounce_resend|Selector5                                                                                                                                               ;
; 18:1               ; 12 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |greenscreen|digital_cam_impl4:camera|RGB:Inst_RGB|R[2]                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_ol61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                    ;
+--------------------------------------+------------------------+-----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                  ;
; fractional_vco_multiplier            ; false                  ; String                                  ;
; pll_type                             ; General                ; String                                  ;
; pll_subtype                          ; General                ; String                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                          ;
; operation_mode                       ; direct                 ; String                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                          ;
; data_rate                            ; 0                      ; Signed Integer                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                          ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                  ;
; phase_shift0                         ; 0 ps                   ; String                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                  ;
; phase_shift1                         ; 0 ps                   ; String                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                  ;
; phase_shift2                         ; 0 ps                   ; String                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                  ;
; phase_shift3                         ; 0 ps                   ; String                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                  ;
; phase_shift4                         ; 0 ps                   ; String                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                  ;
; phase_shift5                         ; 0 ps                   ; String                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                  ;
; phase_shift6                         ; 0 ps                   ; String                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                  ;
; phase_shift7                         ; 0 ps                   ; String                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                  ;
; phase_shift8                         ; 0 ps                   ; String                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                  ;
; phase_shift9                         ; 0 ps                   ; String                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                  ;
; phase_shift10                        ; 0 ps                   ; String                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                  ;
; phase_shift11                        ; 0 ps                   ; String                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                  ;
; phase_shift12                        ; 0 ps                   ; String                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                  ;
; phase_shift13                        ; 0 ps                   ; String                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                  ;
; phase_shift14                        ; 0 ps                   ; String                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                  ;
; phase_shift15                        ; 0 ps                   ; String                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                  ;
; phase_shift16                        ; 0 ps                   ; String                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                  ;
; phase_shift17                        ; 0 ps                   ; String                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                          ;
; clock_name_0                         ;                        ; String                                  ;
; clock_name_1                         ;                        ; String                                  ;
; clock_name_2                         ;                        ; String                                  ;
; clock_name_3                         ;                        ; String                                  ;
; clock_name_4                         ;                        ; String                                  ;
; clock_name_5                         ;                        ; String                                  ;
; clock_name_6                         ;                        ; String                                  ;
; clock_name_7                         ;                        ; String                                  ;
; clock_name_8                         ;                        ; String                                  ;
; clock_name_global_0                  ; false                  ; String                                  ;
; clock_name_global_1                  ; false                  ; String                                  ;
; clock_name_global_2                  ; false                  ; String                                  ;
; clock_name_global_3                  ; false                  ; String                                  ;
; clock_name_global_4                  ; false                  ; String                                  ;
; clock_name_global_5                  ; false                  ; String                                  ;
; clock_name_global_6                  ; false                  ; String                                  ;
; clock_name_global_7                  ; false                  ; String                                  ;
; clock_name_global_8                  ; false                  ; String                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_bypass_en                      ; false                  ; String                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_bypass_en                      ; false                  ; String                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                          ;
; pll_slf_rst                          ; false                  ; String                                  ;
; pll_bw_sel                           ; low                    ; String                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
+--------------------------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                           ;
+-------------------------------+-----------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                        ;
; LOCK_LOW                      ; 1                           ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                        ;
; BANDWIDTH                     ; 0                           ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                           ; Signed Integer                                                 ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer                                                 ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                                                 ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 2                           ; Signed Integer                                                 ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                                 ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                                                 ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                                 ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                                 ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                                 ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                        ;
; VCO_MIN                       ; 0                           ; Untyped                                                        ;
; VCO_MAX                       ; 0                           ; Untyped                                                        ;
; VCO_CENTER                    ; 0                           ; Untyped                                                        ;
; PFD_MIN                       ; 0                           ; Untyped                                                        ;
; PFD_MAX                       ; 0                           ; Untyped                                                        ;
; M_INITIAL                     ; 0                           ; Untyped                                                        ;
; M                             ; 0                           ; Untyped                                                        ;
; N                             ; 1                           ; Untyped                                                        ;
; M2                            ; 1                           ; Untyped                                                        ;
; N2                            ; 1                           ; Untyped                                                        ;
; SS                            ; 1                           ; Untyped                                                        ;
; C0_HIGH                       ; 0                           ; Untyped                                                        ;
; C1_HIGH                       ; 0                           ; Untyped                                                        ;
; C2_HIGH                       ; 0                           ; Untyped                                                        ;
; C3_HIGH                       ; 0                           ; Untyped                                                        ;
; C4_HIGH                       ; 0                           ; Untyped                                                        ;
; C5_HIGH                       ; 0                           ; Untyped                                                        ;
; C6_HIGH                       ; 0                           ; Untyped                                                        ;
; C7_HIGH                       ; 0                           ; Untyped                                                        ;
; C8_HIGH                       ; 0                           ; Untyped                                                        ;
; C9_HIGH                       ; 0                           ; Untyped                                                        ;
; C0_LOW                        ; 0                           ; Untyped                                                        ;
; C1_LOW                        ; 0                           ; Untyped                                                        ;
; C2_LOW                        ; 0                           ; Untyped                                                        ;
; C3_LOW                        ; 0                           ; Untyped                                                        ;
; C4_LOW                        ; 0                           ; Untyped                                                        ;
; C5_LOW                        ; 0                           ; Untyped                                                        ;
; C6_LOW                        ; 0                           ; Untyped                                                        ;
; C7_LOW                        ; 0                           ; Untyped                                                        ;
; C8_LOW                        ; 0                           ; Untyped                                                        ;
; C9_LOW                        ; 0                           ; Untyped                                                        ;
; C0_INITIAL                    ; 0                           ; Untyped                                                        ;
; C1_INITIAL                    ; 0                           ; Untyped                                                        ;
; C2_INITIAL                    ; 0                           ; Untyped                                                        ;
; C3_INITIAL                    ; 0                           ; Untyped                                                        ;
; C4_INITIAL                    ; 0                           ; Untyped                                                        ;
; C5_INITIAL                    ; 0                           ; Untyped                                                        ;
; C6_INITIAL                    ; 0                           ; Untyped                                                        ;
; C7_INITIAL                    ; 0                           ; Untyped                                                        ;
; C8_INITIAL                    ; 0                           ; Untyped                                                        ;
; C9_INITIAL                    ; 0                           ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                        ;
; C0_PH                         ; 0                           ; Untyped                                                        ;
; C1_PH                         ; 0                           ; Untyped                                                        ;
; C2_PH                         ; 0                           ; Untyped                                                        ;
; C3_PH                         ; 0                           ; Untyped                                                        ;
; C4_PH                         ; 0                           ; Untyped                                                        ;
; C5_PH                         ; 0                           ; Untyped                                                        ;
; C6_PH                         ; 0                           ; Untyped                                                        ;
; C7_PH                         ; 0                           ; Untyped                                                        ;
; C8_PH                         ; 0                           ; Untyped                                                        ;
; C9_PH                         ; 0                           ; Untyped                                                        ;
; L0_HIGH                       ; 1                           ; Untyped                                                        ;
; L1_HIGH                       ; 1                           ; Untyped                                                        ;
; G0_HIGH                       ; 1                           ; Untyped                                                        ;
; G1_HIGH                       ; 1                           ; Untyped                                                        ;
; G2_HIGH                       ; 1                           ; Untyped                                                        ;
; G3_HIGH                       ; 1                           ; Untyped                                                        ;
; E0_HIGH                       ; 1                           ; Untyped                                                        ;
; E1_HIGH                       ; 1                           ; Untyped                                                        ;
; E2_HIGH                       ; 1                           ; Untyped                                                        ;
; E3_HIGH                       ; 1                           ; Untyped                                                        ;
; L0_LOW                        ; 1                           ; Untyped                                                        ;
; L1_LOW                        ; 1                           ; Untyped                                                        ;
; G0_LOW                        ; 1                           ; Untyped                                                        ;
; G1_LOW                        ; 1                           ; Untyped                                                        ;
; G2_LOW                        ; 1                           ; Untyped                                                        ;
; G3_LOW                        ; 1                           ; Untyped                                                        ;
; E0_LOW                        ; 1                           ; Untyped                                                        ;
; E1_LOW                        ; 1                           ; Untyped                                                        ;
; E2_LOW                        ; 1                           ; Untyped                                                        ;
; E3_LOW                        ; 1                           ; Untyped                                                        ;
; L0_INITIAL                    ; 1                           ; Untyped                                                        ;
; L1_INITIAL                    ; 1                           ; Untyped                                                        ;
; G0_INITIAL                    ; 1                           ; Untyped                                                        ;
; G1_INITIAL                    ; 1                           ; Untyped                                                        ;
; G2_INITIAL                    ; 1                           ; Untyped                                                        ;
; G3_INITIAL                    ; 1                           ; Untyped                                                        ;
; E0_INITIAL                    ; 1                           ; Untyped                                                        ;
; E1_INITIAL                    ; 1                           ; Untyped                                                        ;
; E2_INITIAL                    ; 1                           ; Untyped                                                        ;
; E3_INITIAL                    ; 1                           ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                        ;
; L0_PH                         ; 0                           ; Untyped                                                        ;
; L1_PH                         ; 0                           ; Untyped                                                        ;
; G0_PH                         ; 0                           ; Untyped                                                        ;
; G1_PH                         ; 0                           ; Untyped                                                        ;
; G2_PH                         ; 0                           ; Untyped                                                        ;
; G3_PH                         ; 0                           ; Untyped                                                        ;
; E0_PH                         ; 0                           ; Untyped                                                        ;
; E1_PH                         ; 0                           ; Untyped                                                        ;
; E2_PH                         ; 0                           ; Untyped                                                        ;
; E3_PH                         ; 0                           ; Untyped                                                        ;
; M_PH                          ; 0                           ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                        ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                                 ;
+-------------------------------+-----------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                                   ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                                                   ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                                   ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                                   ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                                   ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                                                   ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                                                   ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                                   ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                        ;
; window_size    ; 3     ; Signed Integer                                                                                                                                        ;
; row_bits       ; 8     ; Signed Integer                                                                                                                                        ;
; col_bits       ; 9     ; Signed Integer                                                                                                                                        ;
; no_of_rows     ; 240   ; Signed Integer                                                                                                                                        ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                              ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                                                         ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                                                         ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; row_bits       ; 8     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display1:display|image_memory:image_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 15                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; image_memory(1).mif  ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6lo1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display1:display|onboard_controller:onboard ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; HOR_FIELD      ; 639   ; Signed Integer                                                  ;
; HOR_STR_SYNC   ; 655   ; Signed Integer                                                  ;
; HOR_STP_SYNC   ; 751   ; Signed Integer                                                  ;
; HOR_TOTAL      ; 799   ; Signed Integer                                                  ;
; VER_FIELD      ; 479   ; Signed Integer                                                  ;
; VER_STR_SYNC   ; 490   ; Signed Integer                                                  ;
; VER_STP_SYNC   ; 492   ; Signed Integer                                                  ;
; VER_TOTAL      ; 523   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 123                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 123                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 390                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 123                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                            ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 320                  ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 320                  ; Untyped                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                                                                                                                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                            ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 320                  ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 320                  ; Untyped                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                                                                                                                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                                    ;
+------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                                                 ;
; WIDTH_A                            ; 16                               ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 8                                ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 256                              ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                                ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                 ;
; INIT_FILE                          ; greenscreen.greenscreen0.rtl.mif ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ol61                  ; Untyped                                                                                                 ;
+------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                                                 ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Value                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                               ;
; Entity Instance               ; digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                                                                             ;
; Entity Instance                           ; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; display1:display|image_memory:image_memory|altsyncram:altsyncram_component                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
; Entity Instance                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 320                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 320                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 320                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 320                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                      ;
; Entity Instance                           ; digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display|onboard_controller:onboard"                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; display_col[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display_row[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display|image_memory:image_memory"                                                                                                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clock ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display"                                                                                                                                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_HS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; VGA_VS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; VGA_BLANK_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; VGA_SYNC_N  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; VGA_CLOCK   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; CAM_RED     ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CAM_BLUE    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CAM_GREEN   ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; pdata_in[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; fsync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; rsync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; pdata_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; b[7..2] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; q[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; r       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera|Address_Generator:Inst_Address_Generator" ;
+-------+-------+----------+--------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                            ;
+-------+-------+----------+--------------------------------------------------------------------+
; rst_i ; Input ; Info     ; Stuck at GND                                                       ;
+-------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                                               ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                                               ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                                               ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                                               ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; xclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital_cam_impl4:camera"                                                                                               ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clockcamera         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; led_config_finished ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; led_dll_locked      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; led_done            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL100:pll"                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 123                 ; 123              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 548                         ;
;     CLR               ; 42                          ;
;     CLR SCLR          ; 4                           ;
;     ENA               ; 96                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 163                         ;
;     SCLR              ; 70                          ;
;     SLD               ; 1                           ;
;     plain             ; 168                         ;
; arriav_io_obuf        ; 22                          ;
; arriav_lcell_comb     ; 1162                        ;
;     arith             ; 440                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 308                         ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 18                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 655                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 117                         ;
;         4 data inputs ; 82                          ;
;         5 data inputs ; 147                         ;
;         6 data inputs ; 233                         ;
;     shared            ; 65                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 6                           ;
; boundary_port         ; 194                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 408                         ;
;                       ;                             ;
; Max LUT depth         ; 17.60                       ;
; Average LUT depth     ; 6.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                                                                                            ;
; KEY[1]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; KEY[1]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; MTL2MTL_TOUCH_I2C_SCL                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; MTL2MTL_TOUCH_I2C_SCL                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; MTL2MTL_TOUCH_I2C_SDA                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL2MTL_TOUCH_I2C_SDA               ; N/A                                                                                                                                                            ;
; MTL2MTL_TOUCH_I2C_SDA                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL2MTL_TOUCH_I2C_SDA               ; N/A                                                                                                                                                            ;
; display1:display|i2c_touch_config:touch|iRSTN               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|iRSTN               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREADY              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREADY              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_TOUCH_COUNT[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X1[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X2[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X3[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X4[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_X5[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y1[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y2[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y3[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y4[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|i2c_touch_config:touch|oREG_Y5[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[0]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[0]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[1]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[1]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[2]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[2]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[3]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[3]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[4]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[4]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[5]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[5]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[6]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[6]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[7]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[7]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[8]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[8]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[9]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeX[9]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[0]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[0]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[1]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[1]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[2]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[2]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[3]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[3]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[4]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[4]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[5]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[5]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[6]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[6]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[7]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[7]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[8]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; display1:display|vierkantjeY[8]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed May 09 17:48:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file pll33.v
    Info (12023): Found entity 1: PLL33 File: Y:/Documents/greenscreen/PLL33.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll100.v
    Info (12023): Found entity 1: PLL100 File: Y:/Documents/greenscreen/PLL100.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002 File: Y:/Documents/greenscreen/v/Sdram_PLL/Sdram_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3/mac_3_0002.v
    Info (12023): Found entity 1: MAC_3_0002 File: Y:/Documents/greenscreen/v/MAC_3/MAC_3_0002.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: Y:/Documents/greenscreen/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: Y:/Documents/greenscreen/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444 File: Y:/Documents/greenscreen/v/YUV422_to_444.v Line: 1
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits File: Y:/Documents/greenscreen/v/YCbCr2RGB.v Line: 142
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits File: Y:/Documents/greenscreen/v/YCbCr2RGB.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB File: Y:/Documents/greenscreen/v/YCbCr2RGB.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: Y:/Documents/greenscreen/v/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM File: Y:/Documents/greenscreen/v/TP_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect File: Y:/Documents/greenscreen/v/TD_Detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: Y:/Documents/greenscreen/v/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: Y:/Documents/greenscreen/v/SEG7_LUT_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: Y:/Documents/greenscreen/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: Y:/Documents/greenscreen/v/Sdram_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: Y:/Documents/greenscreen/v/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL File: Y:/Documents/greenscreen/v/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: Y:/Documents/greenscreen/v/MAC_3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: Y:/Documents/greenscreen/v/Line_Buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder File: Y:/Documents/greenscreen/v/ITU_656_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: Y:/Documents/greenscreen/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: Y:/Documents/greenscreen/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV File: Y:/Documents/greenscreen/v/DIV.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: Y:/Documents/greenscreen/v/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_tv.v
    Info (12023): Found entity 1: DE1_SoC_TV File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd
    Info (12022): Found design unit 1: my_frame_buffer_15to0-SYN File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 57
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file my_altpll.vhd
    Info (12022): Found design unit 1: my_altpll-SYN File: Y:/Documents/greenscreen/my_altpll.vhd Line: 57
    Info (12023): Found entity 1: my_altpll File: Y:/Documents/greenscreen/my_altpll.vhd Line: 43
Info (12021): Found 3 design units, including 3 entities, in source file greenscreen.v
    Info (12023): Found entity 1: greenscreen File: Y:/Documents/greenscreen/greenscreen.v Line: 6
    Info (12023): Found entity 2: onboard_controller File: Y:/Documents/greenscreen/greenscreen.v Line: 545
    Info (12023): Found entity 3: display1 File: Y:/Documents/greenscreen/greenscreen.v Line: 626
Info (12021): Found 1 design units, including 1 entities, in source file display_input.v
    Info (12023): Found entity 1: display_input File: Y:/Documents/greenscreen/display_input.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ed_cache_system.vhd
    Info (12022): Found design unit 1: CacheSystem-CacheSystem File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 35
    Info (12023): Found entity 1: CacheSystem File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-arch File: Y:/Documents/greenscreen/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: Y:/Documents/greenscreen/debounce.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file binary_divider.vhd
    Info (12022): Found design unit 1: binary_divider_ver1-direct_behavioral File: Y:/Documents/greenscreen/binary_divider.vhd Line: 28
    Info (12023): Found entity 1: binary_divider_ver1 File: Y:/Documents/greenscreen/binary_divider.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: Y:/Documents/greenscreen/ov7670_controller.vhd Line: 22
    Info (12023): Found entity 1: ov7670_controller File: Y:/Documents/greenscreen/ov7670_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file do_edge_detection.vhd
    Info (12022): Found design unit 1: do_edge_detection-my_behavioral File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 37
    Info (12023): Found entity 1: do_edge_detection File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file do_black_white.vhd
    Info (12022): Found design unit 1: do_black_white-my_behavioral File: Y:/Documents/greenscreen/do_black_white.vhd Line: 31
    Info (12023): Found entity 1: do_black_white File: Y:/Documents/greenscreen/do_black_white.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: Y:/Documents/greenscreen/vga.vhd Line: 21
    Info (12023): Found entity 1: VGA File: Y:/Documents/greenscreen/vga.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ed_counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral File: Y:/Documents/greenscreen/ed_counter.vhd Line: 15
    Info (12023): Found entity 1: Counter File: Y:/Documents/greenscreen/ed_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: Y:/Documents/greenscreen/ov7670_registers.vhd Line: 33
    Info (12023): Found entity 1: ov7670_registers File: Y:/Documents/greenscreen/ov7670_registers.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: Y:/Documents/greenscreen/RGB.vhd Line: 17
    Info (12023): Found entity 1: RGB File: Y:/Documents/greenscreen/RGB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: Y:/Documents/greenscreen/i2c_sender.vhd Line: 21
    Info (12023): Found entity 1: i2c_sender File: Y:/Documents/greenscreen/i2c_sender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd
    Info (12022): Found design unit 1: edge_sobel-Behavioral File: Y:/Documents/greenscreen/ed_sobel_kernel.vhd Line: 29
    Info (12023): Found entity 1: edge_sobel File: Y:/Documents/greenscreen/ed_sobel_kernel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN File: Y:/Documents/greenscreen/frame_buffer.vhd Line: 28
    Info (12023): Found entity 1: frame_buffer File: Y:/Documents/greenscreen/frame_buffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: Y:/Documents/greenscreen/ov7670_capture.vhd Line: 25
    Info (12023): Found entity 1: ov7670_capture File: Y:/Documents/greenscreen/ov7670_capture.vhd Line: 12
Info (12021): Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: TYPES File: Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd Line: 3
    Info (12022): Found design unit 2: FIFOLineBuffer-Behavioral File: Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd Line: 29
    Info (12023): Found entity 1: FIFOLineBuffer File: Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: DoubleFiFOLineBuffer-Behavioral File: Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd Line: 21
    Info (12023): Found entity 1: DoubleFiFOLineBuffer File: Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: Y:/Documents/greenscreen/address_Generator.vhd Line: 17
    Info (12023): Found entity 1: Address_Generator File: Y:/Documents/greenscreen/address_Generator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd
    Info (12022): Found design unit 1: SyncSignalsDelayer-Behavioral File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 37
    Info (12023): Found entity 1: SyncSignalsDelayer File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd
    Info (12022): Found design unit 1: edge_sobel_wrapper-Structural File: Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd Line: 33
    Info (12023): Found entity 1: edge_sobel_wrapper File: Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: digital_cam_impl4-my_structural File: Y:/Documents/greenscreen/top_level.vhd Line: 66
    Info (12023): Found entity 1: digital_cam_impl4 File: Y:/Documents/greenscreen/top_level.vhd Line: 32
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: Y:/Documents/greenscreen/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: Y:/Documents/greenscreen/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: Y:/Documents/greenscreen/i2c_touch_config.v Line: 640
Info (12021): Found 1 design units, including 1 entities, in source file pll33.v
    Info (12023): Found entity 1: PLL33 File: Y:/Documents/greenscreen/PLL33.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v
    Info (12023): Found entity 1: PLL33_0002 File: Y:/Documents/greenscreen/PLL33/PLL33_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll100.v
    Info (12023): Found entity 1: PLL100 File: Y:/Documents/greenscreen/PLL100.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v
    Info (12023): Found entity 1: PLL100_0002 File: Y:/Documents/greenscreen/PLL100/PLL100_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file image_memory.v
    Info (12023): Found entity 1: image_memory File: Y:/Documents/greenscreen/image_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll25.v
    Info (12023): Found entity 1: PLL25 File: Y:/Documents/greenscreen/PLL25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll25/pll25_0002.v
    Info (12023): Found entity 1: PLL25_0002 File: Y:/Documents/greenscreen/PLL25/PLL25_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for "GPIO_A" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for "GPIO_B" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 267
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(274): created implicit net for "LED" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 274
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(343): created implicit net for "WR1_FULL" File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 343
Info (12127): Elaborating entity "greenscreen" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(156): object "VGA_Y" assigned a value but never read File: Y:/Documents/greenscreen/greenscreen.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(174): object "desired_Y" assigned a value but never read File: Y:/Documents/greenscreen/greenscreen.v Line: 174
Warning (10230): Verilog HDL assignment warning at greenscreen.v(167): truncated value with size 32 to match size of target (8) File: Y:/Documents/greenscreen/greenscreen.v Line: 167
Warning (10230): Verilog HDL assignment warning at greenscreen.v(169): truncated value with size 32 to match size of target (8) File: Y:/Documents/greenscreen/greenscreen.v Line: 169
Warning (10230): Verilog HDL assignment warning at greenscreen.v(171): truncated value with size 32 to match size of target (8) File: Y:/Documents/greenscreen/greenscreen.v Line: 171
Warning (10034): Output port "DRAM_ADDR" at greenscreen.v(15) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 15
Warning (10034): Output port "DRAM_BA" at greenscreen.v(16) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 16
Warning (10034): Output port "MTL2MTL_B" at greenscreen.v(67) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 67
Warning (10034): Output port "MTL2MTL_G" at greenscreen.v(69) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 69
Warning (10034): Output port "MTL2MTL_R" at greenscreen.v(71) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 71
Warning (10034): Output port "HEX0" at greenscreen.v(86) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 86
Warning (10034): Output port "HEX1" at greenscreen.v(89) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 89
Warning (10034): Output port "HEX2" at greenscreen.v(92) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 92
Warning (10034): Output port "HEX3" at greenscreen.v(95) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 95
Warning (10034): Output port "HEX4" at greenscreen.v(98) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 98
Warning (10034): Output port "HEX5" at greenscreen.v(102) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 102
Warning (10034): Output port "DRAM_CAS_N" at greenscreen.v(17) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 17
Warning (10034): Output port "DRAM_CKE" at greenscreen.v(18) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 18
Warning (10034): Output port "DRAM_CLK" at greenscreen.v(19) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 19
Warning (10034): Output port "DRAM_CS_N" at greenscreen.v(20) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 20
Warning (10034): Output port "DRAM_LDQM" at greenscreen.v(22) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 22
Warning (10034): Output port "DRAM_RAS_N" at greenscreen.v(23) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 23
Warning (10034): Output port "DRAM_UDQM" at greenscreen.v(24) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 24
Warning (10034): Output port "DRAM_WE_N" at greenscreen.v(25) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 25
Warning (10034): Output port "FPGA_I2C_SCLK" at greenscreen.v(28) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 28
Warning (10034): Output port "TD_RESET_N" at greenscreen.v(41) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 41
Warning (10034): Output port "MTL2MTL_DCLK" at greenscreen.v(68) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 68
Warning (10034): Output port "MTL2MTL_HSD" at greenscreen.v(70) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 70
Warning (10034): Output port "MTL2MTL_TOUCH_I2C_SCL" at greenscreen.v(72) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 72
Warning (10034): Output port "MTL2MTL_VSD" at greenscreen.v(75) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 75
Warning (10034): Output port "AUD_DACDAT" at greenscreen.v(81) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 81
Warning (10034): Output port "AUD_XCK" at greenscreen.v(83) has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 83
Info (12128): Elaborating entity "PLL100" for hierarchy "PLL100:pll" File: Y:/Documents/greenscreen/greenscreen.v Line: 110
Info (12128): Elaborating entity "PLL100_0002" for hierarchy "PLL100:pll|PLL100_0002:pll100_inst" File: Y:/Documents/greenscreen/PLL100.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i" File: Y:/Documents/greenscreen/PLL100/PLL100_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i" File: Y:/Documents/greenscreen/PLL100/PLL100_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i" with the following parameter: File: Y:/Documents/greenscreen/PLL100/PLL100_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "digital_cam_impl4" for hierarchy "digital_cam_impl4:camera" File: Y:/Documents/greenscreen/greenscreen.v Line: 134
Warning (10541): VHDL Signal Declaration warning at top_level.vhd(47): used implicit default value for signal "clockcamera" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: Y:/Documents/greenscreen/top_level.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(198): object "dll_locked" assigned a value but never read File: Y:/Documents/greenscreen/top_level.vhd Line: 198
Warning (10492): VHDL Process Statement warning at top_level.vhd(293): signal "rddata_buf_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 293
Warning (10492): VHDL Process Statement warning at top_level.vhd(295): signal "wren_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 295
Warning (10492): VHDL Process Statement warning at top_level.vhd(296): signal "wraddress_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 296
Warning (10492): VHDL Process Statement warning at top_level.vhd(297): signal "wrdata_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 297
Warning (10492): VHDL Process Statement warning at top_level.vhd(298): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 298
Warning (10492): VHDL Process Statement warning at top_level.vhd(301): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 301
Warning (10492): VHDL Process Statement warning at top_level.vhd(302): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 302
Warning (10492): VHDL Process Statement warning at top_level.vhd(303): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 303
Warning (10492): VHDL Process Statement warning at top_level.vhd(306): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 306
Warning (10492): VHDL Process Statement warning at top_level.vhd(308): signal "wren_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 308
Warning (10492): VHDL Process Statement warning at top_level.vhd(309): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 309
Warning (10492): VHDL Process Statement warning at top_level.vhd(310): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 310
Warning (10492): VHDL Process Statement warning at top_level.vhd(311): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 311
Warning (10492): VHDL Process Statement warning at top_level.vhd(314): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 314
Warning (10492): VHDL Process Statement warning at top_level.vhd(315): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 315
Warning (10492): VHDL Process Statement warning at top_level.vhd(316): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 316
Warning (10492): VHDL Process Statement warning at top_level.vhd(323): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 323
Warning (10492): VHDL Process Statement warning at top_level.vhd(325): signal "wren_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 325
Warning (10492): VHDL Process Statement warning at top_level.vhd(326): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 326
Warning (10492): VHDL Process Statement warning at top_level.vhd(327): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 327
Warning (10492): VHDL Process Statement warning at top_level.vhd(328): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 328
Warning (10492): VHDL Process Statement warning at top_level.vhd(331): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 331
Warning (10492): VHDL Process Statement warning at top_level.vhd(332): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 332
Warning (10492): VHDL Process Statement warning at top_level.vhd(333): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 333
Warning (10492): VHDL Process Statement warning at top_level.vhd(341): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 341
Warning (10492): VHDL Process Statement warning at top_level.vhd(343): signal "wren_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 343
Warning (10492): VHDL Process Statement warning at top_level.vhd(344): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 344
Warning (10492): VHDL Process Statement warning at top_level.vhd(345): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 345
Warning (10492): VHDL Process Statement warning at top_level.vhd(346): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 346
Warning (10492): VHDL Process Statement warning at top_level.vhd(349): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 349
Warning (10492): VHDL Process Statement warning at top_level.vhd(350): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 350
Warning (10492): VHDL Process Statement warning at top_level.vhd(351): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 351
Warning (10492): VHDL Process Statement warning at top_level.vhd(355): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 355
Warning (10492): VHDL Process Statement warning at top_level.vhd(358): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 358
Warning (10492): VHDL Process Statement warning at top_level.vhd(359): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 359
Warning (10492): VHDL Process Statement warning at top_level.vhd(360): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 360
Warning (10492): VHDL Process Statement warning at top_level.vhd(363): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 363
Warning (10492): VHDL Process Statement warning at top_level.vhd(364): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 364
Warning (10492): VHDL Process Statement warning at top_level.vhd(365): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 365
Warning (10492): VHDL Process Statement warning at top_level.vhd(369): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 369
Warning (10492): VHDL Process Statement warning at top_level.vhd(372): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 372
Warning (10492): VHDL Process Statement warning at top_level.vhd(373): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 373
Warning (10492): VHDL Process Statement warning at top_level.vhd(374): signal "rdaddress_buf1_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 374
Warning (10492): VHDL Process Statement warning at top_level.vhd(376): signal "wren_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 376
Warning (10492): VHDL Process Statement warning at top_level.vhd(377): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 377
Warning (10492): VHDL Process Statement warning at top_level.vhd(378): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 378
Warning (10492): VHDL Process Statement warning at top_level.vhd(379): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 379
Warning (10492): VHDL Process Statement warning at top_level.vhd(387): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 387
Warning (10492): VHDL Process Statement warning at top_level.vhd(390): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 390
Warning (10492): VHDL Process Statement warning at top_level.vhd(391): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 391
Warning (10492): VHDL Process Statement warning at top_level.vhd(392): signal "rdaddress_buf1_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 392
Warning (10492): VHDL Process Statement warning at top_level.vhd(394): signal "wren_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 394
Warning (10492): VHDL Process Statement warning at top_level.vhd(395): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 395
Warning (10492): VHDL Process Statement warning at top_level.vhd(396): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 396
Warning (10492): VHDL Process Statement warning at top_level.vhd(397): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 397
Warning (10492): VHDL Process Statement warning at top_level.vhd(401): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 401
Warning (10492): VHDL Process Statement warning at top_level.vhd(404): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 404
Warning (10492): VHDL Process Statement warning at top_level.vhd(405): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 405
Warning (10492): VHDL Process Statement warning at top_level.vhd(406): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 406
Warning (10492): VHDL Process Statement warning at top_level.vhd(409): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 409
Warning (10492): VHDL Process Statement warning at top_level.vhd(410): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 410
Warning (10492): VHDL Process Statement warning at top_level.vhd(411): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 411
Warning (10492): VHDL Process Statement warning at top_level.vhd(417): signal "rddata_buf_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 417
Warning (10492): VHDL Process Statement warning at top_level.vhd(419): signal "wren_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 419
Warning (10492): VHDL Process Statement warning at top_level.vhd(420): signal "wraddress_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 420
Warning (10492): VHDL Process Statement warning at top_level.vhd(421): signal "wrdata_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 421
Warning (10492): VHDL Process Statement warning at top_level.vhd(422): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 422
Warning (10492): VHDL Process Statement warning at top_level.vhd(425): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 425
Warning (10492): VHDL Process Statement warning at top_level.vhd(426): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 426
Warning (10492): VHDL Process Statement warning at top_level.vhd(427): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 427
Warning (10492): VHDL Process Statement warning at top_level.vhd(429): signal "done_capture_new_frame" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 429
Warning (10492): VHDL Process Statement warning at top_level.vhd(434): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 434
Warning (10492): VHDL Process Statement warning at top_level.vhd(436): signal "wren_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 436
Warning (10492): VHDL Process Statement warning at top_level.vhd(437): signal "wraddress_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 437
Warning (10492): VHDL Process Statement warning at top_level.vhd(438): signal "wrdata_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 438
Warning (10492): VHDL Process Statement warning at top_level.vhd(439): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 439
Warning (10492): VHDL Process Statement warning at top_level.vhd(442): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 442
Warning (10492): VHDL Process Statement warning at top_level.vhd(443): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 443
Warning (10492): VHDL Process Statement warning at top_level.vhd(444): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Y:/Documents/greenscreen/top_level.vhd Line: 444
Info (12128): Elaborating entity "my_altpll" for hierarchy "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll" File: Y:/Documents/greenscreen/top_level.vhd Line: 456
Info (12128): Elaborating entity "altpll" for hierarchy "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component" File: Y:/Documents/greenscreen/my_altpll.vhd Line: 165
Info (12130): Elaborated megafunction instantiation "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component" File: Y:/Documents/greenscreen/my_altpll.vhd Line: 165
Info (12133): Instantiated megafunction "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component" with the following parameter: File: Y:/Documents/greenscreen/my_altpll.vhd Line: 165
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: Y:/Documents/greenscreen/db/my_altpll_altpll.v Line: 30
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "debounce" for hierarchy "digital_cam_impl4:camera|debounce:Inst_debounce_resend" File: Y:/Documents/greenscreen/top_level.vhd Line: 468
Info (12128): Elaborating entity "frame_buffer" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1" File: Y:/Documents/greenscreen/top_level.vhd Line: 502
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top" File: Y:/Documents/greenscreen/frame_buffer.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 64
Info (12133): Instantiated megafunction "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pv3.tdf
    Info (12023): Found entity 1: altsyncram_2pv3 File: Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2pv3" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: Y:/Documents/greenscreen/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2" File: Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: Y:/Documents/greenscreen/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b" File: Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: Y:/Documents/greenscreen/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "digital_cam_impl4:camera|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|mux_8hb:mux3" File: Y:/Documents/greenscreen/db/altsyncram_2pv3.tdf Line: 49
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller" File: Y:/Documents/greenscreen/top_level.vhd Line: 524
Info (12128): Elaborating entity "i2c_sender" for hierarchy "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: Y:/Documents/greenscreen/ov7670_controller.vhd Line: 62
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: Y:/Documents/greenscreen/ov7670_controller.vhd Line: 77
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "digital_cam_impl4:camera|ov7670_capture:Inst_ov7670_capture" File: Y:/Documents/greenscreen/top_level.vhd Line: 537
Info (12128): Elaborating entity "VGA" for hierarchy "digital_cam_impl4:camera|VGA:Inst_VGA" File: Y:/Documents/greenscreen/top_level.vhd Line: 550
Info (12128): Elaborating entity "RGB" for hierarchy "digital_cam_impl4:camera|RGB:Inst_RGB" File: Y:/Documents/greenscreen/top_level.vhd Line: 559
Info (12128): Elaborating entity "Address_Generator" for hierarchy "digital_cam_impl4:camera|Address_Generator:Inst_Address_Generator" File: Y:/Documents/greenscreen/top_level.vhd Line: 574
Info (12128): Elaborating entity "do_black_white" for hierarchy "digital_cam_impl4:camera|do_black_white:Inst_black_white" File: Y:/Documents/greenscreen/top_level.vhd Line: 590
Warning (10036): Verilog HDL or VHDL warning at do_black_white.vhd(77): object "remainder_not_used" assigned a value but never read File: Y:/Documents/greenscreen/do_black_white.vhd Line: 77
Info (12128): Elaborating entity "binary_divider_ver1" for hierarchy "digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider" File: Y:/Documents/greenscreen/do_black_white.vhd Line: 103
Info (12128): Elaborating entity "do_edge_detection" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection" File: Y:/Documents/greenscreen/top_level.vhd Line: 603
Warning (10036): Verilog HDL or VHDL warning at do_edge_detection.vhd(96): object "hsync_delayed" assigned a value but never read File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at do_edge_detection.vhd(97): object "vsync_delayed" assigned a value but never read File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 97
Info (12128): Elaborating entity "edge_sobel_wrapper" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper" File: Y:/Documents/greenscreen/do_edge_detection.vhd Line: 127
Info (12128): Elaborating entity "CacheSystem" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem" File: Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd Line: 49
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out1", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out2", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out3", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out4", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out5", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out6", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out7", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out8", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out9", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[0]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[1]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[2]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[3]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[4]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[5]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[6]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[7]" at ed_cache_system.vhd(151) File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
Info (12128): Elaborating entity "DoubleFiFOLineBuffer" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer" File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 92
Info (12128): Elaborating entity "FIFOLineBuffer" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1" File: Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd Line: 37
Info (12128): Elaborating entity "SyncSignalsDelayer" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer" File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 106
Warning (10631): VHDL Process Statement warning at ed_sync_signals_delayer.vhd(74): inferring latch(es) for signal or variable "fsync_temp", which holds its previous value in one or more paths through the process File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 74
Info (10041): Inferred latch for "fsync_temp" at ed_sync_signals_delayer.vhd(74) File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 74
Info (12128): Elaborating entity "Counter" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp" File: Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd Line: 57
Info (12128): Elaborating entity "Counter" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter" File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 124
Info (12128): Elaborating entity "edge_sobel" for hierarchy "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl" File: Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd Line: 75
Info (12128): Elaborating entity "display1" for hierarchy "display1:display" File: Y:/Documents/greenscreen/greenscreen.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(659): object "red_img" assigned a value but never read File: Y:/Documents/greenscreen/greenscreen.v Line: 659
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(659): object "green_img" assigned a value but never read File: Y:/Documents/greenscreen/greenscreen.v Line: 659
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(659): object "blue_img" assigned a value but never read File: Y:/Documents/greenscreen/greenscreen.v Line: 659
Warning (10230): Verilog HDL assignment warning at greenscreen.v(670): truncated value with size 12 to match size of target (8) File: Y:/Documents/greenscreen/greenscreen.v Line: 670
Warning (10230): Verilog HDL assignment warning at greenscreen.v(671): truncated value with size 11 to match size of target (8) File: Y:/Documents/greenscreen/greenscreen.v Line: 671
Info (12128): Elaborating entity "image_memory" for hierarchy "display1:display|image_memory:image_memory" File: Y:/Documents/greenscreen/greenscreen.v Line: 677
Info (12128): Elaborating entity "altsyncram" for hierarchy "display1:display|image_memory:image_memory|altsyncram:altsyncram_component" File: Y:/Documents/greenscreen/image_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "display1:display|image_memory:image_memory|altsyncram:altsyncram_component" File: Y:/Documents/greenscreen/image_memory.v Line: 86
Info (12133): Instantiated megafunction "display1:display|image_memory:image_memory|altsyncram:altsyncram_component" with the following parameter: File: Y:/Documents/greenscreen/image_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "image_memory(1).mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3195
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3198
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3201
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3204
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3207
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3210
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3213
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3216
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[8]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3219
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[9]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3222
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[10]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3225
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[11]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3228
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[12]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3231
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[13]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3234
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[14]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3237
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[15]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3240
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[16]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3243
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[17]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3246
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[18]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3249
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[19]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3252
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[20]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3255
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[21]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3258
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[22]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3261
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[23]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3264
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[24]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3267
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[25]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3270
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[26]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3273
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[27]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3276
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[28]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3279
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[29]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3282
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[30]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3285
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[31]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3288
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[32]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3291
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[33]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3294
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[34]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3297
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[35]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3300
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[36]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3303
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[37]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3306
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[38]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3309
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[39]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3312
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[40]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3315
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[41]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3318
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[42]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3321
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[43]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3324
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[44]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3327
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[45]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3330
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[46]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3333
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[47]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3336
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[48]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3339
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[49]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3342
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[50]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3345
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[51]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3348
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[52]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3351
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[53]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3354
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[54]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3357
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[55]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3360
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[56]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3363
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[57]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3366
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[58]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3369
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[59]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3372
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[60]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3375
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[61]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3378
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[62]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3381
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[63]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3384
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[64]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3387
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[65]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3390
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[66]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3393
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[67]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3396
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[68]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3399
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[69]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3402
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[70]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3405
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[71]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3408
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[72]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3411
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[73]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3414
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[74]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3417
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[75]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3420
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[76]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3423
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[77]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3426
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[78]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3429
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[79]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3432
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[80]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3435
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[81]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3438
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[82]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3441
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[83]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3444
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[84]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3447
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[85]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3450
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[86]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3453
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[87]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3456
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[88]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3459
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[89]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3462
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[90]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3465
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[91]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3468
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[92]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3471
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[93]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3474
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[94]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3477
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[95]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3480
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[96]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3483
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[97]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3486
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[98]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3489
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[99]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3492
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[100]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3495
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[101]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3498
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[102]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3501
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[103]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3504
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[104]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3507
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[105]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3510
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[106]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3513
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[107]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3516
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[108]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3519
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[109]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3522
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[110]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3525
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[111]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3528
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[112]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3531
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[113]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3534
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[114]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3537
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[115]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3540
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[116]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3543
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[117]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3546
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[118]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3549
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[119]|INIT_FILE The value assigned is image_memory(1).mif and the valid value list is UNUSED|image_memory(1).mif File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3552
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lo1.tdf
    Info (12023): Found entity 1: altsyncram_6lo1 File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_6lo1" for hierarchy "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: Y:/Documents/greenscreen/db/mux_bhb.tdf Line: 23
Info (12128): Elaborating entity "mux_bhb" for hierarchy "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|mux_bhb:mux2" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 47
Info (12128): Elaborating entity "onboard_controller" for hierarchy "display1:display|onboard_controller:onboard" File: Y:/Documents/greenscreen/greenscreen.v Line: 680
Warning (10230): Verilog HDL assignment warning at greenscreen.v(579): truncated value with size 32 to match size of target (12) File: Y:/Documents/greenscreen/greenscreen.v Line: 579
Warning (10230): Verilog HDL assignment warning at greenscreen.v(587): truncated value with size 32 to match size of target (11) File: Y:/Documents/greenscreen/greenscreen.v Line: 587
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ie84.tdf
    Info (12023): Found entity 1: altsyncram_ie84 File: Y:/Documents/greenscreen/db/altsyncram_ie84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: Y:/Documents/greenscreen/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Y:/Documents/greenscreen/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jai.tdf
    Info (12023): Found entity 1: cntr_jai File: Y:/Documents/greenscreen/db/cntr_jai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: Y:/Documents/greenscreen/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: Y:/Documents/greenscreen/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: Y:/Documents/greenscreen/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: Y:/Documents/greenscreen/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Y:/Documents/greenscreen/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Y:/Documents/greenscreen/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.09.17:49:47 Progress: Loading sld117059c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Y:/Documents/greenscreen/db/ip/sld117059c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Y:/Documents/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a0" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 48
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a1" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 73
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a2" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 98
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a3" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 123
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a4" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 148
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a5" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 173
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a6" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 198
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a7" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 223
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a8" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 248
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a9" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 273
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a10" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 298
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a11" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 323
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a12" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 348
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a13" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 373
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a14" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 398
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a15" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 423
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a16" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 448
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a17" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 473
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a18" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 498
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a19" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 523
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a20" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 548
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a21" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 573
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a22" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 598
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a23" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 623
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a24" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 648
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a25" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 673
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a26" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 698
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a27" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 723
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a28" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 748
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a29" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 773
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a30" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 798
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a31" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 823
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a32" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 848
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a33" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 873
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a34" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 898
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a35" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 923
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a36" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 948
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a37" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 973
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a38" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 998
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a39" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1023
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a40" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1048
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a41" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1073
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a42" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1098
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a43" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1123
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a44" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1148
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a45" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1173
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a46" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1198
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a47" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1223
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a48" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1248
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a49" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1273
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a50" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1298
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a51" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1323
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a52" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1348
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a53" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1373
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a54" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1398
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a55" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1423
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a56" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1448
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a57" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1473
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a58" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1498
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a59" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1523
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a60" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1548
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a61" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1573
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a62" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1598
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a63" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1623
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a64" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1648
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a65" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1673
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a66" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1698
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a67" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1723
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a68" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1748
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a69" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1773
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a70" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1798
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a71" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1823
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a72" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1848
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a73" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1873
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a74" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1898
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a75" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1923
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a76" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1948
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a77" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1973
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a78" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 1998
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a79" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2023
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a80" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2048
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a81" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2073
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a82" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2098
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a83" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2123
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a84" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2148
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a85" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2173
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a86" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2198
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a87" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2223
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a88" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2248
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a89" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2273
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a90" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2298
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a91" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2323
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a92" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2348
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a93" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2373
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a94" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2398
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a95" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2423
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a96" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2448
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a97" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2473
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a98" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2498
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a99" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2523
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a100" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2548
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a101" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2573
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a102" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2598
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a103" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2623
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a104" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2648
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a105" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2673
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a106" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2698
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a107" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2723
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a108" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2748
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a109" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2773
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a110" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2798
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a111" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2823
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a112" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2848
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a113" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2873
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a114" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2898
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a115" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2923
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a116" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2948
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a117" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2973
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a118" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 2998
        Warning (14320): Synthesized away node "display1:display|image_memory:image_memory|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|ram_block1a119" File: Y:/Documents/greenscreen/db/altsyncram_6lo1.tdf Line: 3023
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL100:pll|PLL100_0002:pll100_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (276020): Inferred RAM node "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 320
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 320
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to greenscreen.greenscreen0.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|Div0" File: Y:/Documents/greenscreen/binary_divider.vhd Line: 37
Info (12130): Elaborated megafunction instantiation "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0"
Info (12133): Instantiated megafunction "digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "320"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "320"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf
    Info (12023): Found entity 1: altsyncram_bio1 File: Y:/Documents/greenscreen/db/altsyncram_bio1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "digital_cam_impl4:camera|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "greenscreen.greenscreen0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ol61.tdf
    Info (12023): Found entity 1: altsyncram_ol61 File: Y:/Documents/greenscreen/db/altsyncram_ol61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0" File: Y:/Documents/greenscreen/binary_divider.vhd Line: 37
Info (12133): Instantiated megafunction "digital_cam_impl4:camera|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0" with the following parameter: File: Y:/Documents/greenscreen/binary_divider.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am File: Y:/Documents/greenscreen/db/lpm_divide_9am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: Y:/Documents/greenscreen/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: Y:/Documents/greenscreen/db/alt_u_div_4te.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 29
    Warning (13040): bidirectional pin "MTL2MTL_TOUCH_I2C_SDA" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 73
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 79
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 80
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: Y:/Documents/greenscreen/greenscreen.v Line: 82
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13012): Latch digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] has unsafe behavior File: Y:/Documents/greenscreen/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal digital_cam_impl4:camera|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: Y:/Documents/greenscreen/ed_counter.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 16
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 16
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 17
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 18
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 19
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 20
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 22
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 23
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 24
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 25
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 28
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 41
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: Y:/Documents/greenscreen/greenscreen.v Line: 51
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 62
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: Y:/Documents/greenscreen/greenscreen.v Line: 63
    Warning (13410): Pin "MTL2MTL_B[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_B[7]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 67
    Warning (13410): Pin "MTL2MTL_DCLK" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 68
    Warning (13410): Pin "MTL2MTL_G[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_G[7]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 69
    Warning (13410): Pin "MTL2MTL_HSD" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 70
    Warning (13410): Pin "MTL2MTL_R[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_R[7]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 71
    Warning (13410): Pin "MTL2MTL_TOUCH_I2C_SCL" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 72
    Warning (13410): Pin "MTL2MTL_VSD" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 75
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 81
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 83
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 86
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 89
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 92
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 95
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 98
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: Y:/Documents/greenscreen/greenscreen.v Line: 102
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "PLL25" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL25 -sip PLL25.sip -library lib_PLL25 was ignored
Warning (20013): Ignored 317 assignments for entity "PLL25_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "PLL33" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL33 -sip PLL33.sip -library lib_PLL33 was ignored
Warning (20013): Ignored 317 assignments for entity "PLL33_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file Y:/Documents/greenscreen/greenscreen.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 39 of its 279 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 240 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: Y:/Documents/greenscreen/db/my_altpll_altpll.v Line: 108
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: Y:/Documents/greenscreen/db/my_altpll_altpll.v Line: 80
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: Y:/Documents/greenscreen/db/my_altpll_altpll.v Line: 66
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance digital_cam_impl4:camera|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: Y:/Documents/greenscreen/db/my_altpll_altpll.v Line: 94
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: Y:/Documents/greenscreen/greenscreen.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: Y:/Documents/greenscreen/greenscreen.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: Y:/Documents/greenscreen/greenscreen.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[2]" File: Y:/Documents/greenscreen/greenscreen.v Line: 32
    Warning (15610): No output dependent on input pin "TD_CLK27" File: Y:/Documents/greenscreen/greenscreen.v Line: 38
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: Y:/Documents/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_HS" File: Y:/Documents/greenscreen/greenscreen.v Line: 40
    Warning (15610): No output dependent on input pin "TD_VS" File: Y:/Documents/greenscreen/greenscreen.v Line: 42
    Warning (15610): No output dependent on input pin "MTL2MTL_TOUCH_INT_n" File: Y:/Documents/greenscreen/greenscreen.v Line: 74
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: Y:/Documents/greenscreen/greenscreen.v Line: 78
Info (21057): Implemented 4068 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 131 output pins
    Info (21060): Implemented 22 bidirectional pins
    Info (21061): Implemented 3334 logic cells
    Info (21064): Implemented 531 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 608 warnings
    Info: Peak virtual memory: 923 megabytes
    Info: Processing ended: Wed May 09 17:50:18 2018
    Info: Elapsed time: 00:01:23
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Y:/Documents/greenscreen/greenscreen.map.smsg.


