{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544096652990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544096652990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 19:44:12 2018 " "Processing started: Thu Dec 06 19:44:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544096652990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544096652990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_test -c selecting_machine_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_test -c selecting_machine_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544096652990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544096653820 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(240) " "Verilog HDL Expression warning at selecting_machine_test.v(240): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 240 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544096663058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(244) " "Verilog HDL Expression warning at selecting_machine_test.v(244): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544096663058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(248) " "Verilog HDL Expression warning at selecting_machine_test.v(248): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 248 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544096663058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(252) " "Verilog HDL Expression warning at selecting_machine_test.v(252): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 252 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544096663058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(256) " "Verilog HDL Expression warning at selecting_machine_test.v(256): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 256 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544096663058 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 selecting_machine_test.v(260) " "Verilog HDL Expression warning at selecting_machine_test.v(260): truncated literal to match 6 bits" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 260 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1544096663058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine_test.v 9 9 " "Found 9 design units, including 9 entities, in source file selecting_machine_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_test " "Found entity 1: selecting_machine_test" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequencer_eng " "Found entity 2: sequencer_eng" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "3 sequencer_num " "Found entity 3: sequencer_num" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "4 sequencer_chi " "Found entity 4: sequencer_chi" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "5 decode_seg " "Found entity 5: decode_seg" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode_lattice " "Found entity 6: decode_lattice" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "7 flag_control " "Found entity 7: flag_control" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "8 debounce " "Found entity 8: debounce" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""} { "Info" "ISGN_ENTITY_NAME" "9 frequency_divider " "Found entity 9: frequency_divider" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544096663068 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "debounce.v " "Can't analyze file -- file debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1544096663078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_test " "Elaborating entity \"selecting_machine_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544096663128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_control flag_control:u_flag " "Elaborating entity \"flag_control\" for hierarchy \"flag_control:u_flag\"" {  } { { "selecting_machine_test.v" "u_flag" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:u_debounce\"" {  } { { "selecting_machine_test.v" "u_debounce" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "selecting_machine_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663158 "|selecting_machine_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_5\"" {  } { { "selecting_machine_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663168 "|selecting_machine_test|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_4\"" {  } { { "selecting_machine_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663178 "|selecting_machine_test|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_3\"" {  } { { "selecting_machine_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663178 "|selecting_machine_test|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "selecting_machine_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663188 "|selecting_machine_test|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_1\"" {  } { { "selecting_machine_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663198 "|selecting_machine_test|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_0\"" {  } { { "selecting_machine_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_test.v(464) " "Verilog HDL assignment warning at selecting_machine_test.v(464): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663208 "|selecting_machine_test|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(179) " "Verilog HDL assignment warning at selecting_machine_test.v(179): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663218 "|selecting_machine_test|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(129) " "Verilog HDL assignment warning at selecting_machine_test.v(129): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663228 "|selecting_machine_test|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_test.v(154) " "Verilog HDL assignment warning at selecting_machine_test.v(154): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663228 "|selecting_machine_test|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"decode_seg:u_decode_seg\"" {  } { { "selecting_machine_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_test.v(210) " "Verilog HDL assignment warning at selecting_machine_test.v(210): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663238 "|selecting_machine_test|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"decode_lattice:u2\"" {  } { { "selecting_machine_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544096663248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_test.v(285) " "Verilog HDL assignment warning at selecting_machine_test.v(285): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544096663248 "|selecting_machine_test|decode_lattice:u2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_scan\[0\] GND " "Pin \"digit_scan\[0\]\" is stuck at GND" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544096663728 "|selecting_machine_test|digit_scan[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544096663728 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 124 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 355 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 435 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 443 -1 0 } } { "selecting_machine_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v" 406 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544096663738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "699 " "Implemented 699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544096664088 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544096664088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "660 " "Implemented 660 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544096664088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544096664088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544096664178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 19:44:24 2018 " "Processing ended: Thu Dec 06 19:44:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544096664178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544096664178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544096664178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544096664178 ""}
