Fitter report for ece3073project
Tue Apr 16 21:53:57 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 16 21:53:57 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ece3073project                              ;
; Top-level Entity Name              ; init_proc                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,674 / 49,760 ( 9 % )                      ;
;     Total combinational functions  ; 4,056 / 49,760 ( 8 % )                      ;
;     Dedicated logic registers      ; 2,839 / 49,760 ( 6 % )                      ;
; Total registers                    ; 2908                                        ;
; Total pins                         ; 76 / 360 ( 21 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,198,080 / 1,677,312 ( 71 % )              ;
; Embedded Multiplier 9-bit elements ; 6 / 288 ( 2 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                 ;
+-----------------------------+------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity         ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                        ;              ; ADC_CLK_10       ; PIN_N5        ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[10]   ; PIN_AB19      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[11]   ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[12]   ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[13]   ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[14]   ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[15]   ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[2]    ; PIN_AB7       ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[3]    ; PIN_AB8       ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[4]    ; PIN_AB9       ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[5]    ; PIN_Y10       ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[6]    ; PIN_AA11      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[7]    ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[8]    ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_IO[9]    ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                        ;              ; ARDUINO_RESET_N  ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[0]          ; PIN_V10       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[10]         ; PIN_W5        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[11]         ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[12]         ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[13]         ; PIN_W13       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[14]         ; PIN_W12       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[15]         ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[16]         ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[17]         ; PIN_Y11       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[18]         ; PIN_AB11      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[19]         ; PIN_W11       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[1]          ; PIN_W10       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[20]         ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[21]         ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[22]         ; PIN_AA9       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[23]         ; PIN_Y8        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[24]         ; PIN_AA8       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[25]         ; PIN_Y7        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[26]         ; PIN_AA7       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[27]         ; PIN_Y6        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[28]         ; PIN_AA6       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[29]         ; PIN_Y5        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[2]          ; PIN_V9        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[30]         ; PIN_AA5       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[31]         ; PIN_Y4        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[32]         ; PIN_AB3       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[33]         ; PIN_Y3        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[34]         ; PIN_AB2       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[35]         ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[3]          ; PIN_W9        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[4]          ; PIN_V8        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[5]          ; PIN_W8        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[6]          ; PIN_V7        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[7]          ; PIN_W7        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[8]          ; PIN_W6        ; QSF Assignment             ;
; Location                    ;                        ;              ; GPIO[9]          ; PIN_V5        ; QSF Assignment             ;
; Location                    ;                        ;              ; GSENSOR_CS_N     ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                        ;              ; GSENSOR_INT[1]   ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                        ;              ; GSENSOR_INT[2]   ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                        ;              ; GSENSOR_SCLK     ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                        ;              ; GSENSOR_SDI      ; PIN_V11       ; QSF Assignment             ;
; Location                    ;                        ;              ; GSENSOR_SDO      ; PIN_V12       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[0]          ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[1]          ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[2]          ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[3]          ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[4]          ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[5]          ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[6]          ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX0[7]          ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[0]          ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[1]          ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[2]          ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[3]          ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[4]          ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[5]          ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[6]          ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX1[7]          ; PIN_A16       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[0]          ; PIN_B20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[1]          ; PIN_A20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[2]          ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[3]          ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[4]          ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[5]          ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[6]          ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX2[7]          ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[0]          ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[1]          ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[2]          ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[3]          ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[4]          ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[5]          ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[6]          ; PIN_E17       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX3[7]          ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[0]          ; PIN_F18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[1]          ; PIN_E20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[2]          ; PIN_E19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[3]          ; PIN_J18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[4]          ; PIN_H19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[5]          ; PIN_F19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[6]          ; PIN_F20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX4[7]          ; PIN_F17       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[0]          ; PIN_J20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[1]          ; PIN_K20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[2]          ; PIN_L18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[3]          ; PIN_N18       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[4]          ; PIN_M20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[5]          ; PIN_N19       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[6]          ; PIN_N20       ; QSF Assignment             ;
; Location                    ;                        ;              ; HEX5[7]          ; PIN_L19       ; QSF Assignment             ;
; Location                    ;                        ;              ; MAX10_CLK2_50    ; PIN_N14       ; QSF Assignment             ;
; Location                    ;                        ;              ; UART_RXD         ; PIN_AB5       ; QSF Assignment             ;
; Location                    ;                        ;              ; UART_TXD         ; PIN_AB6       ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ADC_CLK_10       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[10]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[11]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[12]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[13]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[14]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[15]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[2]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[3]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[4]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[5]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[6]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[7]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[8]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_IO[9]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; ARDUINO_RESET_N  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GSENSOR_CS_N     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GSENSOR_INT[1]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GSENSOR_INT[2]   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GSENSOR_SCLK     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GSENSOR_SDI      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; GSENSOR_SDO      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX0[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX1[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX2[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX3[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX4[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; HEX5[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; MAX10_CLK2_50    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; init_proc              ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; niosII_processor_SDRAM ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; niosII_processor_SDRAM ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7624 ) ; 0.00 % ( 0 / 7624 )        ; 0.00 % ( 0 / 7624 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7624 ) ; 0.00 % ( 0 / 7624 )        ; 0.00 % ( 0 / 7624 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7378 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 234 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/katja/Documents/ECE3073/Project/output_files/ece3073project.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 4,674 / 49,760 ( 9 % )         ;
;     -- Combinational with no register       ; 1835                           ;
;     -- Register only                        ; 618                            ;
;     -- Combinational with a register        ; 2221                           ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 2176                           ;
;     -- 3 input functions                    ; 1215                           ;
;     -- <=2 input functions                  ; 665                            ;
;     -- Register only                        ; 618                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 3738                           ;
;     -- arithmetic mode                      ; 318                            ;
;                                             ;                                ;
; Total registers*                            ; 2,908 / 51,509 ( 6 % )         ;
;     -- Dedicated logic registers            ; 2,839 / 49,760 ( 6 % )         ;
;     -- I/O registers                        ; 69 / 1,749 ( 4 % )             ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 366 / 3,110 ( 12 % )           ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 76 / 360 ( 21 % )              ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                 ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )                ;
;                                             ;                                ;
; M9Ks                                        ; 154 / 182 ( 85 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                  ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                  ;
; Total block memory bits                     ; 1,198,080 / 1,677,312 ( 71 % ) ;
; Total block memory implementation bits      ; 1,419,264 / 1,677,312 ( 85 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 288 ( 2 % )                ;
; PLLs                                        ; 2 / 4 ( 50 % )                 ;
; Global signals                              ; 6                              ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )                ;
; JTAGs                                       ; 1 / 1 ( 100 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 6.0% / 6.0% / 6.1%             ;
; Peak interconnect usage (total/H/V)         ; 48.2% / 48.0% / 48.4%          ;
; Maximum fan-out                             ; 2855                           ;
; Highest non-global fan-out                  ; 887                            ;
; Total fan-out                               ; 28306                          ;
; Average fan-out                             ; 3.65                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+----------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                   ; Low                            ;
;                                              ;                      ;                       ;                                ;
; Total logic elements                         ; 4509 / 49760 ( 9 % ) ; 165 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register        ; 1755                 ; 80                    ; 0                              ;
;     -- Register only                         ; 602                  ; 16                    ; 0                              ;
;     -- Combinational with a register         ; 2152                 ; 69                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                       ;                                ;
;     -- 4 input functions                     ; 2105                 ; 71                    ; 0                              ;
;     -- 3 input functions                     ; 1179                 ; 36                    ; 0                              ;
;     -- <=2 input functions                   ; 623                  ; 42                    ; 0                              ;
;     -- Register only                         ; 602                  ; 16                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Logic elements by mode                       ;                      ;                       ;                                ;
;     -- normal mode                           ; 3597                 ; 141                   ; 0                              ;
;     -- arithmetic mode                       ; 310                  ; 8                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Total registers                              ; 2823                 ; 85                    ; 0                              ;
;     -- Dedicated logic registers             ; 2754 / 49760 ( 6 % ) ; 85 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                         ; 138                  ; 0                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Total LABs:  partially or completely used    ; 352 / 3110 ( 11 % )  ; 14 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                              ;                      ;                       ;                                ;
; Virtual pins                                 ; 0                    ; 0                     ; 0                              ;
; I/O pins                                     ; 76                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 6 / 288 ( 2 % )      ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                            ; 1198080              ; 0                     ; 0                              ;
; Total RAM block bits                         ; 1419264              ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 154 / 182 ( 84 % )   ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                          ; 4 / 24 ( 16 % )      ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Double data rate I/O input circuitry         ; 16 / 144 ( 11 % )    ; 0 / 144 ( 0 % )       ; 0 / 144 ( 0 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 500 ( 7 % )     ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 500 ( 3 % )     ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                              ;                      ;                       ;                                ;
; Connections                                  ;                      ;                       ;                                ;
;     -- Input Connections                     ; 355                  ; 125                   ; 2                              ;
;     -- Registered Input Connections          ; 190                  ; 93                    ; 0                              ;
;     -- Output Connections                    ; 238                  ; 181                   ; 63                             ;
;     -- Registered Output Connections         ; 6                    ; 181                   ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Internal Connections                         ;                      ;                       ;                                ;
;     -- Total Connections                     ; 27896                ; 947                   ; 73                             ;
;     -- Registered Connections                ; 10192                ; 664                   ; 0                              ;
;                                              ;                      ;                       ;                                ;
; External Connections                         ;                      ;                       ;                                ;
;     -- Top                                   ; 224                  ; 304                   ; 65                             ;
;     -- sld_hub:auto_hub                      ; 304                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 65                   ; 0                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Partition Interface                          ;                      ;                       ;                                ;
;     -- Input Ports                           ; 60                   ; 62                    ; 2                              ;
;     -- Output Ports                          ; 43                   ; 79                    ; 2                              ;
;     -- Bidir Ports                           ; 16                   ; 0                     ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Registered Ports                             ;                      ;                       ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 40                    ; 0                              ;
;                                              ;                      ;                       ;                                ;
; Port Connectivity                            ;                      ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 47                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 52                    ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 59                    ; 0                              ;
+----------------------------------------------+----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 2857                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; KEY[0]   ; B8    ; 7        ; 46           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]   ; A7    ; 7        ; 49           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; LEDR[0]  ; A8    ; 7        ; 46           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[1]  ; A9    ; 7        ; 46           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[2]  ; A10   ; 7        ; 51           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[3]  ; B10   ; 7        ; 46           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[4]  ; D13   ; 7        ; 56           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[5]  ; C13   ; 7        ; 58           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[6]  ; E14   ; 7        ; 66           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[7]  ; D14   ; 7        ; 56           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[8]  ; A11   ; 7        ; 51           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; LEDR[9]  ; B11   ; 7        ; 49           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[0]    ; C10   ; 7        ; 51           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[1]    ; C11   ; 7        ; 51           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[2]    ; D12   ; 7        ; 51           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[3]    ; C12   ; 7        ; 54           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[4]    ; A12   ; 7        ; 54           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[5]    ; B12   ; 7        ; 49           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[6]    ; A13   ; 7        ; 54           ; 54           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[7]    ; A14   ; 7        ; 58           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[8]    ; B14   ; 7        ; 56           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[9]    ; F15   ; 7        ; 69           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; U17   ; 5        ; 78           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; T20   ; 5        ; 78           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P20   ; 5        ; 78           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R20   ; 5        ; 78           ; 20           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W19   ; 5        ; 78           ; 16           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V18   ; 5        ; 78           ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U18   ; 5        ; 78           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U19   ; 5        ; 78           ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T18   ; 5        ; 78           ; 20           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; T19   ; 5        ; 78           ; 20           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; R18   ; 5        ; 78           ; 24           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P18   ; 5        ; 78           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P19   ; 5        ; 78           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T21   ; 5        ; 78           ; 18           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; T22   ; 5        ; 78           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; U21   ; 5        ; 78           ; 21           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; L14   ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U20   ; 5        ; 78           ; 17           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; V22   ; 5        ; 78           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U22   ; 5        ; 78           ; 21           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; J21   ; 6        ; 78           ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V20   ; 5        ; 78           ; 17           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; P1    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; T1    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; T2    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; R2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; R1    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; N3    ; 2        ; 0            ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; N1    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------+
; DRAM_DQ[0]  ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe               ;
; DRAM_DQ[10] ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; G20   ; 6        ; 78           ; 31           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; Y22   ; 5        ; 78           ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; W22   ; 5        ; 78           ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; W20   ; 5        ; 78           ; 16           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; V21   ; 5        ; 78           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 11 / 36 ( 31 % ) ; 3.3V          ; --           ;
; 3        ; 4 / 48 ( 8 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 30 / 40 ( 75 % ) ; 3.3V          ; --           ;
; 6        ; 9 / 60 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 22 / 52 ( 42 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                               ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; LEDR[8]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; SW[4]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; VGA_R[0]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; DRAM_DQ[3]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; DRAM_DQ[2]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                               ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; LEDR[9]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; SW[5]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; SW[8]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                              ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; SW[9]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; DRAM_DQ[15]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; DRAM_DQ[14]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; DRAM_DQ[13]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DRAM_DQ[12]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; DRAM_DQ[10]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; DRAM_DQ[11]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; DRAM_UDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DRAM_DQ[9]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DRAM_CLK                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; VGA_VS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGA_B[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; VGA_HS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; DRAM_CKE                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; VGA_B[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; VGA_B[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; CLOCK_50                             ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; DRAM_ADDR[8]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; DRAM_ADDR[9]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; DRAM_ADDR[11]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; VGA_G[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; VGA_G[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; DRAM_ADDR[7]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; DRAM_ADDR[12]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; VGA_B[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; VGA_G[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; DRAM_ADDR[5]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; DRAM_ADDR[6]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; DRAM_ADDR[10]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; DRAM_BA[0]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; DRAM_BA[1]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; DRAM_ADDR[0]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 244        ; 5        ; DRAM_ADDR[3]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DRAM_ADDR[4]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DRAM_CS_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; DRAM_CAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; DRAM_RAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; VGA_R[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DRAM_ADDR[2]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DRAM_WE_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DRAM_DQ[7]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DRAM_LDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; VGA_G[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DRAM_ADDR[1]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DRAM_DQ[6]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DRAM_DQ[5]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; VGA_R[3]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; VGA_R[2]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; DRAM_DQ[1]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DRAM_DQ[0]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DRAM_DQ[4]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                  ;
+-------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Name                          ; pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 ; pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; SDC pin name                  ; sdramPll|altpll_component|auto_generated|pll1                                   ; vga_pll|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ; Normal                                                                     ;
; Compensate clock              ; clock0                                                                          ; clock0                                                                     ;
; Compensated input/output pins ; --                                                                              ; --                                                                         ;
; Switchover type               ; --                                                                              ; --                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                        ; 50.0 MHz                                                                   ;
; Input frequency 1             ; --                                                                              ; --                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ; 7.1 MHz                                                                    ;
; Nominal VCO frequency         ; 500.0 MHz                                                                       ; 528.6 MHz                                                                  ;
; VCO post scale K counter      ; 2                                                                               ; 2                                                                          ;
; VCO frequency control         ; Auto                                                                            ; Auto                                                                       ;
; VCO phase shift step          ; 250 ps                                                                          ; 236 ps                                                                     ;
; VCO multiply                  ; --                                                                              ; --                                                                         ;
; VCO divide                    ; --                                                                              ; --                                                                         ;
; Freq min lock                 ; 30.0 MHz                                                                        ; 37.8 MHz                                                                   ;
; Freq max lock                 ; 65.02 MHz                                                                       ; 61.51 MHz                                                                  ;
; M VCO Tap                     ; 4                                                                               ; 0                                                                          ;
; M Initial                     ; 2                                                                               ; 1                                                                          ;
; M value                       ; 10                                                                              ; 74                                                                         ;
; N value                       ; 1                                                                               ; 7                                                                          ;
; Charge pump current           ; setting 1                                                                       ; setting 1                                                                  ;
; Loop filter resistance        ; setting 27                                                                      ; setting 16                                                                 ;
; Loop filter capacitance       ; setting 0                                                                       ; setting 0                                                                  ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ; 340 kHz to 540 kHz                                                         ;
; Bandwidth type                ; Medium                                                                          ; Medium                                                                     ;
; Real time reconfigurable      ; Off                                                                             ; Off                                                                        ;
; Scan chain MIF file           ; --                                                                              ; --                                                                         ;
; Preserve PLL counter order    ; Off                                                                             ; Off                                                                        ;
; PLL location                  ; PLL_1                                                                           ; PLL_4                                                                      ;
; Inclk0 signal                 ; CLOCK_50                                                                        ; CLOCK_50                                                                   ;
; Inclk1 signal                 ; --                                                                              ; --                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ; Dedicated Pin                                                              ;
; Inclk1 signal type            ; --                                                                              ; --                                                                         ;
+-------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; sdramPll|altpll_component|auto_generated|pll1|clk[0] ;
; pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|wire_pll1_clk[0]      ; clock0       ; 74   ; 147 ; 25.17 MHz        ; 0 (0 ps)       ; 2.14 (236 ps)    ; 50/50      ; C0      ; 21            ; 11/10 Odd  ; --            ; 1       ; 0       ; vga_pll|altpll_component|auto_generated|pll1|clk[0]  ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; VGA_R[0]      ; Missing drive strength ;
; VGA_R[1]      ; Missing drive strength ;
; VGA_R[2]      ; Missing drive strength ;
; VGA_R[3]      ; Missing drive strength ;
; VGA_B[0]      ; Missing drive strength ;
; VGA_B[1]      ; Missing drive strength ;
; VGA_B[2]      ; Missing drive strength ;
; VGA_B[3]      ; Missing drive strength ;
; VGA_G[0]      ; Missing drive strength ;
; VGA_G[1]      ; Missing drive strength ;
; VGA_G[2]      ; Missing drive strength ;
; VGA_G[3]      ; Missing drive strength ;
; VGA_HS        ; Missing drive strength ;
; VGA_VS        ; Missing drive strength ;
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_ADDR[12] ; Missing drive strength ;
; DRAM_BA[0]    ; Missing drive strength ;
; DRAM_BA[1]    ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_LDQM     ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_UDQM     ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
+---------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                           ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+
; |init_proc                                                                                                                              ; 4674 (1)    ; 2839 (0)                  ; 69 (69)       ; 1198080     ; 154  ; 1          ; 6            ; 0       ; 3         ; 76   ; 0            ; 1835 (1)     ; 618 (0)           ; 2221 (0)         ; 0          ; |init_proc                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; init_proc                                             ; work             ;
;    |niosII_processor:nios2_proc|                                                                                                        ; 4382 (0)    ; 2712 (0)                  ; 0 (0)         ; 1121280     ; 144  ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1670 (0)     ; 598 (0)           ; 2114 (0)         ; 0          ; |init_proc|niosII_processor:nios2_proc                                                                                                                                                                                                                                                                                                                                                                                                                                      ; niosII_processor                                      ; niosII_processor ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |init_proc|niosII_processor:nios2_proc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                               ; niosII_processor ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                             ; niosII_processor ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                             ; niosII_processor ;
;       |niosII_processor_KEY_IN:key_in|                                                                                                  ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 5 (5)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_KEY_IN:key_in                                                                                                                                                                                                                                                                                                                                                                                                       ; niosII_processor_KEY_IN                               ; niosII_processor ;
;       |niosII_processor_LEDR_OUT:ledr_out|                                                                                              ; 21 (21)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (10)           ; 10 (10)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_LEDR_OUT:ledr_out                                                                                                                                                                                                                                                                                                                                                                                                   ; niosII_processor_LEDR_OUT                             ; niosII_processor ;
;       |niosII_processor_NIOS_MEM:nios_mem|                                                                                              ; 74 (2)      ; 3 (0)                     ; 0 (0)         ; 1056000     ; 129  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (2)       ; 1 (0)             ; 2 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem                                                                                                                                                                                                                                                                                                                                                                                                   ; niosII_processor_NIOS_MEM                             ; niosII_processor ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 72 (0)      ; 3 (0)                     ; 0 (0)         ; 1056000     ; 129  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 1 (0)             ; 2 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                            ; work             ;
;             |altsyncram_0oc1:auto_generated|                                                                                            ; 72 (3)      ; 3 (3)                     ; 0 (0)         ; 1056000     ; 129  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 1 (1)             ; 2 (2)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_0oc1                                       ; work             ;
;                |decode_e7a:decode3|                                                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|decode_e7a:decode3                                                                                                                                                                                                                                                                                                                       ; decode_e7a                                            ; work             ;
;                |mux_b3b:mux2|                                                                                                           ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|mux_b3b:mux2                                                                                                                                                                                                                                                                                                                             ; mux_b3b                                               ; work             ;
;       |niosII_processor_NIOS_PROC:nios_proc|                                                                                            ; 2725 (0)    ; 1672 (0)                  ; 0 (0)         ; 64256       ; 13   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1052 (0)     ; 342 (0)           ; 1331 (0)         ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc                                                                                                                                                                                                                                                                                                                                                                                                 ; niosII_processor_NIOS_PROC                            ; niosII_processor ;
;          |niosII_processor_NIOS_PROC_cpu:cpu|                                                                                           ; 2725 (2327) ; 1672 (1399)               ; 0 (0)         ; 64256       ; 13   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1052 (927)   ; 342 (294)         ; 1331 (1106)      ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu                                                                                                                                                                                                                                                                                                                                                              ; niosII_processor_NIOS_PROC_cpu                        ; niosII_processor ;
;             |niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht                                                                                                                                                                                                                                                                                 ; niosII_processor_NIOS_PROC_cpu_bht_module             ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                            ; work             ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                                        ; altsyncram_vhc1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_dc_data_module:niosII_processor_NIOS_PROC_cpu_dc_data|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_data_module:niosII_processor_NIOS_PROC_cpu_dc_data                                                                                                                                                                                                                                                                         ; niosII_processor_NIOS_PROC_cpu_dc_data_module         ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_data_module:niosII_processor_NIOS_PROC_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                            ; work             ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_data_module:niosII_processor_NIOS_PROC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                                                ; altsyncram_aoe1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_dc_tag_module:niosII_processor_NIOS_PROC_cpu_dc_tag|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_tag_module:niosII_processor_NIOS_PROC_cpu_dc_tag                                                                                                                                                                                                                                                                           ; niosII_processor_NIOS_PROC_cpu_dc_tag_module          ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_tag_module:niosII_processor_NIOS_PROC_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                            ; work             ;
;                   |altsyncram_ptb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_tag_module:niosII_processor_NIOS_PROC_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated                                                                                                                                                                                                                  ; altsyncram_ptb1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_dc_victim_module:niosII_processor_NIOS_PROC_cpu_dc_victim|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_victim_module:niosII_processor_NIOS_PROC_cpu_dc_victim                                                                                                                                                                                                                                                                     ; niosII_processor_NIOS_PROC_cpu_dc_victim_module       ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_victim_module:niosII_processor_NIOS_PROC_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                            ; work             ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_victim_module:niosII_processor_NIOS_PROC_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                                            ; altsyncram_hec1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_ic_data_module:niosII_processor_NIOS_PROC_cpu_ic_data|                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_data_module:niosII_processor_NIOS_PROC_cpu_ic_data                                                                                                                                                                                                                                                                         ; niosII_processor_NIOS_PROC_cpu_ic_data_module         ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_data_module:niosII_processor_NIOS_PROC_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                            ; work             ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_data_module:niosII_processor_NIOS_PROC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                                                ; altsyncram_2uc1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_ic_tag_module:niosII_processor_NIOS_PROC_cpu_ic_tag|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_tag_module:niosII_processor_NIOS_PROC_cpu_ic_tag                                                                                                                                                                                                                                                                           ; niosII_processor_NIOS_PROC_cpu_ic_tag_module          ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_tag_module:niosII_processor_NIOS_PROC_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                            ; work             ;
;                   |altsyncram_vkc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_tag_module:niosII_processor_NIOS_PROC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated                                                                                                                                                                                                                  ; altsyncram_vkc1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell                                                                                                                                                                                                                                                                        ; niosII_processor_NIOS_PROC_cpu_mult_cell              ; niosII_processor ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                     ; altera_mult_add                                       ; work             ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                 ; altera_mult_add_bbo2                                  ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                        ; altera_mult_add_rtl                                   ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                               ; ama_multiplier_function                               ; work             ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                ; lpm_mult                                              ; work             ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                                       ; mult_9401                                             ; work             ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                     ; altera_mult_add                                       ; work             ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                 ; altera_mult_add_bbo2                                  ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                        ; altera_mult_add_rtl                                   ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                               ; ama_multiplier_function                               ; work             ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                ; lpm_mult                                              ; work             ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                                       ; mult_9b01                                             ; work             ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                     ; altera_mult_add                                       ; work             ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                 ; altera_mult_add_bbo2                                  ; work             ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                        ; altera_mult_add_rtl                                   ; work             ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                               ; ama_multiplier_function                               ; work             ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                ; lpm_mult                                              ; work             ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                                       ; mult_9b01                                             ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|                                     ; 396 (88)    ; 272 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (8)      ; 48 (0)            ; 224 (80)         ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci                                                                                                                                                                                                                                                                        ; niosII_processor_NIOS_PROC_cpu_nios2_oci              ; niosII_processor ;
;                |niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|              ; 137 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 45 (0)            ; 52 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper                                                                                                                                                              ; niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper    ; niosII_processor ;
;                   |niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|             ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 38 (35)           ; 11 (10)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk                                                      ; niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk     ; niosII_processor ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                               ; work             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                               ; work             ;
;                   |niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck|                   ; 89 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 7 (4)             ; 47 (47)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck                                                            ; niosII_processor_NIOS_PROC_cpu_debug_slave_tck        ; niosII_processor ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                               ; work             ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                               ; work             ;
;                   |sld_virtual_jtag_basic:niosII_processor_NIOS_PROC_cpu_debug_slave_phy|                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_processor_NIOS_PROC_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                                ; work             ;
;                |niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg:the_niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg|                    ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg:the_niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg                                                                                                                                                                    ; niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg       ; niosII_processor ;
;                |niosII_processor_NIOS_PROC_cpu_nios2_oci_break:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_break|                      ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_break:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_break                                                                                                                                                                      ; niosII_processor_NIOS_PROC_cpu_nios2_oci_break        ; niosII_processor ;
;                |niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug|                      ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (1)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug                                                                                                                                                                      ; niosII_processor_NIOS_PROC_cpu_nios2_oci_debug        ; niosII_processor ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                  ; altera_std_synchronizer                               ; work             ;
;                |niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|                            ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 49 (49)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem                                                                                                                                                                            ; niosII_processor_NIOS_PROC_cpu_nios2_ocimem           ; niosII_processor ;
;                   |niosII_processor_NIOS_PROC_cpu_ociram_sp_ram_module:niosII_processor_NIOS_PROC_cpu_ociram_sp_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|niosII_processor_NIOS_PROC_cpu_ociram_sp_ram_module:niosII_processor_NIOS_PROC_cpu_ociram_sp_ram                                                                           ; niosII_processor_NIOS_PROC_cpu_ociram_sp_ram_module   ; niosII_processor ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|niosII_processor_NIOS_PROC_cpu_ociram_sp_ram_module:niosII_processor_NIOS_PROC_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                            ; work             ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|niosII_processor_NIOS_PROC_cpu_ociram_sp_ram_module:niosII_processor_NIOS_PROC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_register_bank_a_module:niosII_processor_NIOS_PROC_cpu_register_bank_a|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_a_module:niosII_processor_NIOS_PROC_cpu_register_bank_a                                                                                                                                                                                                                                                         ; niosII_processor_NIOS_PROC_cpu_register_bank_a_module ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_a_module:niosII_processor_NIOS_PROC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work             ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_a_module:niosII_processor_NIOS_PROC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                ; altsyncram_5tb1                                       ; work             ;
;             |niosII_processor_NIOS_PROC_cpu_register_bank_b_module:niosII_processor_NIOS_PROC_cpu_register_bank_b|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_b_module:niosII_processor_NIOS_PROC_cpu_register_bank_b                                                                                                                                                                                                                                                         ; niosII_processor_NIOS_PROC_cpu_register_bank_b_module ; niosII_processor ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_b_module:niosII_processor_NIOS_PROC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work             ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_b_module:niosII_processor_NIOS_PROC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                ; altsyncram_5tb1                                       ; work             ;
;       |niosII_processor_PBUFF_WREN:pbuff_wren|                                                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_PBUFF_WREN:pbuff_wren                                                                                                                                                                                                                                                                                                                                                                                               ; niosII_processor_PBUFF_WREN                           ; niosII_processor ;
;       |niosII_processor_PB_ADR:pb_adr|                                                                                                  ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 11 (11)           ; 19 (19)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_PB_ADR:pb_adr                                                                                                                                                                                                                                                                                                                                                                                                       ; niosII_processor_PB_ADR                               ; niosII_processor ;
;       |niosII_processor_PB_DATA:pb_data|                                                                                                ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_PB_DATA:pb_data                                                                                                                                                                                                                                                                                                                                                                                                     ; niosII_processor_PB_DATA                              ; niosII_processor ;
;       |niosII_processor_SDRAM:sdram|                                                                                                    ; 356 (238)   ; 213 (121)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (135)    ; 46 (4)            ; 167 (80)         ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                                                                                         ; niosII_processor_SDRAM                                ; niosII_processor ;
;          |niosII_processor_SDRAM_input_efifo_module:the_niosII_processor_SDRAM_input_efifo_module|                                      ; 139 (139)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 42 (42)           ; 89 (89)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|niosII_processor_SDRAM_input_efifo_module:the_niosII_processor_SDRAM_input_efifo_module                                                                                                                                                                                                                                                                                                                 ; niosII_processor_SDRAM_input_efifo_module             ; niosII_processor ;
;       |niosII_processor_SW_IN:sw_in|                                                                                                    ; 65 (65)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 25 (25)           ; 25 (25)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in                                                                                                                                                                                                                                                                                                                                                                                                         ; niosII_processor_SW_IN                                ; niosII_processor ;
;       |niosII_processor_TIMER:timer|                                                                                                    ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 21 (21)           ; 99 (99)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_TIMER:timer                                                                                                                                                                                                                                                                                                                                                                                                         ; niosII_processor_TIMER                                ; niosII_processor ;
;       |niosII_processor_UART_JTAG:uart_jtag|                                                                                            ; 164 (39)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (15)      ; 22 (3)            ; 93 (21)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag                                                                                                                                                                                                                                                                                                                                                                                                 ; niosII_processor_UART_JTAG                            ; niosII_processor ;
;          |alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|                                                               ; 74 (74)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 19 (19)           ; 32 (32)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                                     ; work             ;
;          |niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r                                                                                                                                                                                                                                                                                                                     ; niosII_processor_UART_JTAG_scfifo_r                   ; niosII_processor ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                        ; scfifo                                                ; work             ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                             ; scfifo_9621                                           ; work             ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                         ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                ; a_fefifo_7cf                                          ; work             ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                           ; cntr_337                                              ; work             ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                ; altsyncram_dtn1                                       ; work             ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                  ; cntr_n2b                                              ; work             ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                        ; cntr_n2b                                              ; work             ;
;          |niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w                                                                                                                                                                                                                                                                                                                     ; niosII_processor_UART_JTAG_scfifo_w                   ; niosII_processor ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                        ; scfifo                                                ; work             ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                             ; scfifo_9621                                           ; work             ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                         ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                ; a_fefifo_7cf                                          ; work             ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                           ; cntr_337                                              ; work             ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                ; altsyncram_dtn1                                       ; work             ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                  ; cntr_n2b                                              ; work             ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                        ; cntr_n2b                                              ; work             ;
;       |niosII_processor_mm_interconnect_0:mm_interconnect_0|                                                                            ; 959 (0)     ; 494 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 302 (0)      ; 102 (0)           ; 555 (0)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                 ; niosII_processor_mm_interconnect_0                    ; niosII_processor ;
;          |altera_avalon_sc_fifo:key_in_s1_agent_rsp_fifo|                                                                               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:ledr_out_s1_agent_rsp_fifo|                                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:nios_mem_s1_agent_rsp_fifo|                                                                             ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:nios_proc_debug_mem_slave_agent_rsp_fifo|                                                               ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_proc_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:pb_adr_s1_agent_rsp_fifo|                                                                               ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_adr_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:pb_data_s1_agent_rsp_fifo|                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:pbuff_wren_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pbuff_wren_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 66 (66)           ; 105 (105)        ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 50 (50)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 38 (38)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:sw_in_s1_agent_rsp_fifo|                                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_avalon_sc_fifo:uart_jtag_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                 ; niosII_processor ;
;          |altera_merlin_master_agent:nios_proc_data_master_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_proc_data_master_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                            ; niosII_processor ;
;          |altera_merlin_slave_agent:key_in_s1_agent|                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_in_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:ledr_out_s1_agent|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_out_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:nios_proc_debug_mem_slave_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_proc_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:pb_adr_s1_agent|                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_adr_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:pb_data_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_data_s1_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:pbuff_wren_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pbuff_wren_s1_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 14 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (8)       ; 0 (0)             ; 3 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                             ; niosII_processor ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                      ; niosII_processor ;
;          |altera_merlin_slave_agent:sw_in_s1_agent|                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_in_s1_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_agent:uart_jtag_avalon_jtag_slave_agent|                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                             ; niosII_processor ;
;          |altera_merlin_slave_translator:key_in_s1_translator|                                                                          ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 3 (3)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_in_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:ledr_out_s1_translator|                                                                        ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_out_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:nios_mem_s1_translator|                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mem_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:nios_proc_debug_mem_slave_translator|                                                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_proc_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:pb_adr_s1_translator|                                                                          ; 21 (21)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 18 (18)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_adr_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:pb_data_s1_translator|                                                                         ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_data_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:pbuff_wren_s1_translator|                                                                      ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pbuff_wren_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:sw_in_s1_translator|                                                                           ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_in_s1_translator                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 14 (14)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_slave_translator:uart_jtag_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                        ; niosII_processor ;
;          |altera_merlin_traffic_limiter:nios_proc_data_master_limiter|                                                                  ; 35 (35)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 20 (20)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_proc_data_master_limiter                                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                         ; niosII_processor ;
;          |altera_merlin_traffic_limiter:nios_proc_instruction_master_limiter|                                                           ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_proc_instruction_master_limiter                                                                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                         ; niosII_processor ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 89 (89)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 24 (24)           ; 63 (63)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                           ; niosII_processor ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                          ; altera_merlin_width_adapter                           ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                          ; niosII_processor_mm_interconnect_0_cmd_demux          ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                  ; niosII_processor_mm_interconnect_0_cmd_demux_001      ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                   ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                      ; niosII_processor_mm_interconnect_0_cmd_mux_001        ; niosII_processor ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                              ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                   ; 61 (59)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 12 (8)           ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                      ; niosII_processor_mm_interconnect_0_cmd_mux_001        ; niosII_processor ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                              ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_router:router|                                                                             ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 8 (8)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                ; niosII_processor_mm_interconnect_0_router             ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_router_001:router_001|                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                        ; niosII_processor_mm_interconnect_0_router_001         ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                  ; niosII_processor_mm_interconnect_0_rsp_demux_001      ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                  ; niosII_processor_mm_interconnect_0_rsp_demux_001      ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 162 (162)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 104 (104)        ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                              ; niosII_processor_mm_interconnect_0_rsp_mux            ; niosII_processor ;
;          |niosII_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                   ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 33 (33)          ; 0          ; |init_proc|niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                      ; niosII_processor_mm_interconnect_0_rsp_mux_001        ; niosII_processor ;
;    |pll_SDRAM:sdramPll|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|pll_SDRAM:sdramPll                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pll_SDRAM                                             ; work             ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|pll_SDRAM:sdramPll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                       ; altpll                                                ; work             ;
;          |pll_SDRAM_altpll:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; pll_SDRAM_altpll                                      ; work             ;
;    |pll_VGA:vga_pll|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|pll_VGA:vga_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pll_VGA                                               ; work             ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|pll_VGA:vga_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                          ; altpll                                                ; work             ;
;          |pll_VGA_altpll:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ; pll_VGA_altpll                                        ; work             ;
;    |ram2port:pixel_buffer|                                                                                                              ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 76800       ; 10   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |init_proc|ram2port:pixel_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                            ; ram2port                                              ; work             ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 76800       ; 10   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (0)             ; 2 (0)            ; 0          ; |init_proc|ram2port:pixel_buffer|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                            ; work             ;
;          |altsyncram_63n1:auto_generated|                                                                                               ; 10 (4)      ; 4 (4)                     ; 0 (0)         ; 76800       ; 10   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (4)             ; 2 (0)            ; 0          ; |init_proc|ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_63n1                                       ; work             ;
;             |decode_4j9:rden_decode_b|                                                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |init_proc|ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_4j9:rden_decode_b                                                                                                                                                                                                                                                                                                                                                    ; decode_4j9                                            ; work             ;
;             |decode_b7a:decode2|                                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |init_proc|ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_b7a:decode2                                                                                                                                                                                                                                                                                                                                                          ; decode_b7a                                            ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 165 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 16 (0)            ; 69 (0)           ; 0          ; |init_proc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                               ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 164 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 16 (0)            ; 69 (0)           ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                           ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 164 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 16 (0)            ; 69 (0)           ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab                                           ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 164 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 16 (4)            ; 69 (0)           ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 159 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 12 (0)            ; 69 (0)           ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 159 (115)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (62)      ; 12 (10)           ; 69 (43)          ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                 ; sld_jtag_hub                                          ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 10 (10)          ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                         ; sld_rom_sr                                            ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |init_proc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                       ; sld_shadow_jsm                                        ; altera_sld       ;
;    |vga_controller:vga_ctl|                                                                                                             ; 118 (118)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 38 (38)          ; 0          ; |init_proc|vga_controller:vga_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                           ; vga_controller                                        ; work             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; LEDR[0]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[1]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[2]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[3]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[4]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[5]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[6]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[7]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[8]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[9]       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[9]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[8]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                       ;
+----------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------+-------------------+---------+
; LEDR[0]                                                                                ;                   ;         ;
; LEDR[1]                                                                                ;                   ;         ;
; LEDR[2]                                                                                ;                   ;         ;
; LEDR[3]                                                                                ;                   ;         ;
; LEDR[4]                                                                                ;                   ;         ;
; LEDR[5]                                                                                ;                   ;         ;
; LEDR[6]                                                                                ;                   ;         ;
; LEDR[7]                                                                                ;                   ;         ;
; LEDR[8]                                                                                ;                   ;         ;
; LEDR[9]                                                                                ;                   ;         ;
; DRAM_DQ[0]                                                                             ;                   ;         ;
; DRAM_DQ[1]                                                                             ;                   ;         ;
; DRAM_DQ[2]                                                                             ;                   ;         ;
; DRAM_DQ[3]                                                                             ;                   ;         ;
; DRAM_DQ[4]                                                                             ;                   ;         ;
; DRAM_DQ[5]                                                                             ;                   ;         ;
; DRAM_DQ[6]                                                                             ;                   ;         ;
; DRAM_DQ[7]                                                                             ;                   ;         ;
; DRAM_DQ[8]                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                            ;                   ;         ;
; DRAM_DQ[11]                                                                            ;                   ;         ;
; DRAM_DQ[12]                                                                            ;                   ;         ;
; DRAM_DQ[13]                                                                            ;                   ;         ;
; DRAM_DQ[14]                                                                            ;                   ;         ;
; DRAM_DQ[15]                                                                            ;                   ;         ;
; CLOCK_50                                                                               ;                   ;         ;
; SW[9]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[9]~3      ; 1                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[9]~feeder   ; 1                 ; 6       ;
; SW[8]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[8]~1      ; 1                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[8]~feeder   ; 1                 ; 6       ;
; SW[1]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[1]~9      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[1]~feeder   ; 0                 ; 6       ;
; SW[0]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[0]~0      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[0]~feeder   ; 0                 ; 6       ;
; SW[3]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[3]~7      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[3]~feeder   ; 0                 ; 6       ;
; SW[2]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[2]~8      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[2]~feeder   ; 0                 ; 6       ;
; SW[5]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[5]~5      ; 1                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[5]~feeder   ; 1                 ; 6       ;
; SW[4]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[4]~6      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[4]~feeder   ; 0                 ; 6       ;
; SW[7]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[7]~2      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[7]~feeder   ; 0                 ; 6       ;
; SW[6]                                                                                  ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|read_mux_out[6]~4      ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|d1_data_in[6]~feeder   ; 0                 ; 6       ;
; KEY[1]                                                                                 ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_KEY_IN:key_in|read_mux_out[1]~1    ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_KEY_IN:key_in|d1_data_in[1]~feeder ; 0                 ; 6       ;
; KEY[0]                                                                                 ;                   ;         ;
;      - niosII_processor:nios2_proc|niosII_processor_KEY_IN:key_in|read_mux_out[0]~0    ; 0                 ; 6       ;
;      - niosII_processor:nios2_proc|niosII_processor_KEY_IN:key_in|d1_data_in[0]~feeder ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                               ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_P11                ; 2847    ; Clock                                              ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_P11                ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                       ; JTAG_X43_Y40_N0        ; 171     ; Clock                                              ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                       ; JTAG_X43_Y40_N0        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                     ; FF_X32_Y28_N9          ; 134     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ; FF_X32_Y28_N17         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ; FF_X32_Y28_N17         ; 2184    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_KEY_IN:key_in|always1~0                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y22_N18     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_LEDR_OUT:ledr_out|always0~0                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X44_Y21_N6      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|decode_e7a:decode3|w_anode1334w[3]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y24_N28     ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|decode_e7a:decode3|w_anode1351w[3]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y24_N18     ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|decode_e7a:decode3|w_anode1361w[3]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y24_N16     ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|decode_e7a:decode3|w_anode1371w[3]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y24_N22     ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|decode_e7a:decode3|w_anode1381w[3]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y24_N14     ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|wren~1                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y19_N0      ; 135     ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X46_Y22_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X46_Y26_N16     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_rd_data_cnt[1]~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X47_Y24_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y22_N26     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                        ; LCCOMB_X47_Y22_N0      ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_wr_data_cnt[3]~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X47_Y22_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                     ; FF_X52_Y26_N21         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                            ; FF_X54_Y28_N11         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                          ; LCCOMB_X43_Y27_N4      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                          ; FF_X44_Y28_N23         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                 ; FF_X49_Y28_N1          ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                    ; FF_X47_Y25_N1          ; 887     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_pipe_flush_waddr[23]~20                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y28_N8      ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X47_Y24_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y35_N14     ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y34_N4      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                         ; FF_X49_Y30_N9          ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                             ; LCCOMB_X40_Y30_N26     ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                        ; FF_X45_Y30_N25         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X49_Y30_N28     ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y30_N30     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X49_Y30_N18     ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                    ; FF_X47_Y27_N25         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X46_Y30_N18     ; 174     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                         ; LCCOMB_X46_Y30_N26     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y30_N6      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|M_dc_raw_hazard~16                                                                                                                                                                                                                                                                                                             ; LCCOMB_X46_Y30_N0      ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X43_Y27_N16     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                                 ; FF_X40_Y30_N21         ; 39      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|d_address_offset_field[0]~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y23_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                      ; FF_X46_Y23_N17         ; 76      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|d_writedata[26]~32                                                                                                                                                                                                                                                                                                             ; LCCOMB_X47_Y22_N12     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                                           ; LCCOMB_X50_Y26_N18     ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X50_Y26_N10     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                               ; LCCOMB_X47_Y22_N18     ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                             ; FF_X38_Y20_N7          ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X40_Y26_N8      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y34_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                          ; LCCOMB_X36_Y34_N14     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X36_Y32_N16     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_data_module:niosII_processor_NIOS_PROC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ram_block1a0~0                                                                                                                                                                   ; LCCOMB_X40_Y34_N30     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|jxuir                  ; FF_X27_Y27_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X32_Y25_N18     ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X30_Y24_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X31_Y24_N26     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X30_Y24_N16     ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk:the_niosII_processor_NIOS_PROC_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X32_Y27_N19         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck|sr[28]~29                    ; LCCOMB_X27_Y26_N28     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck|sr[37]~21                    ; LCCOMB_X27_Y26_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|niosII_processor_NIOS_PROC_cpu_debug_slave_tck:the_niosII_processor_NIOS_PROC_cpu_debug_slave_tck|sr[8]~13                     ; LCCOMB_X30_Y26_N2      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_processor_NIOS_PROC_cpu_debug_slave_phy|virtual_state_sdr~0                                      ; LCCOMB_X30_Y26_N24     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper:the_niosII_processor_NIOS_PROC_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_processor_NIOS_PROC_cpu_debug_slave_phy|virtual_state_uir~0                                      ; LCCOMB_X30_Y26_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg:the_niosII_processor_NIOS_PROC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                      ; LCCOMB_X35_Y24_N14     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_break:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_break|break_readreg[21]~1                                                                                                                    ; LCCOMB_X30_Y24_N28     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug|resetrequest                                                                                                                           ; FF_X29_Y28_N1          ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|MonDReg[0]~14                                                                                                                                ; LCCOMB_X31_Y21_N16     ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|ociram_reset_req                                                                                                                             ; LCCOMB_X32_Y23_N16     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                               ; LCCOMB_X37_Y23_N24     ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_PB_ADR:pb_adr|always0~0                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y20_N8      ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_PB_DATA:pb_data|always0~0                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X46_Y20_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X61_Y20_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|Selector34~2                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X62_Y20_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X64_Y21_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|active_rnw~4                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X62_Y19_N22     ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_addr[2]~2                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X63_Y20_N6      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                         ; FF_X61_Y20_N31         ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                         ; FF_X63_Y20_N9          ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|niosII_processor_SDRAM_input_efifo_module:the_niosII_processor_SDRAM_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X54_Y19_N22     ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|niosII_processor_SDRAM_input_efifo_module:the_niosII_processor_SDRAM_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X54_Y19_N0      ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X78_Y16_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y16_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X78_Y29_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X78_Y29_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X78_Y31_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X78_Y31_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X78_Y31_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X78_Y31_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y3_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y3_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y15_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y15_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y16_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y17_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y23_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y30_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_SW_IN:sw_in|always1~1                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X42_Y22_N28     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_TIMER:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y24_N22     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_TIMER:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y24_N10     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_TIMER:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X40_Y24_N26     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_TIMER:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X40_Y24_N6      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_TIMER:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X40_Y24_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_TIMER:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X40_Y24_N16     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y26_N6      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y28_N0      ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y28_N26     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|alt_jtag_atlantic:niosII_processor_UART_JTAG_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y28_N6      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X34_Y22_N16     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|fifo_wr                                                                                                                                                                                                                                                                                                                                                           ; FF_X39_Y19_N23         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|ien_AF~0                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X39_Y19_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                              ; LCCOMB_X34_Y22_N14     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                              ; LCCOMB_X31_Y26_N2      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|r_val~0                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y26_N28     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|read_0                                                                                                                                                                                                                                                                                                                                                            ; FF_X36_Y24_N19         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|wr_rfifo                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X34_Y22_N0      ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mem_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y20_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_proc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y20_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                              ; LCCOMB_X50_Y21_N2      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N2      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N4      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N6      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N24     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N10     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                           ; LCCOMB_X70_Y20_N14     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                           ; LCCOMB_X69_Y21_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                             ; LCCOMB_X69_Y21_N18     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N16     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N4      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y17_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                          ; FF_X50_Y17_N23         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~11                                                                                                                                                                                                                                                                                      ; LCCOMB_X49_Y17_N8      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y21_N18     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                                                                 ; LCCOMB_X50_Y21_N0      ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_proc_data_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                                           ; LCCOMB_X45_Y18_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_proc_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y22_N14     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_proc_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y30_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]~0                                                                                                                                                                                                                                                                             ; LCCOMB_X45_Y19_N24     ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                    ; FF_X45_Y19_N11         ; 75      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LCCOMB_X37_Y21_N30     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                         ; LCCOMB_X37_Y21_N4      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LCCOMB_X41_Y19_N16     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_mm_interconnect_0:mm_interconnect_0|niosII_processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                         ; LCCOMB_X41_Y20_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                             ; PLL_4                  ; 52      ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_4j9:rden_decode_b|w_anode168w[2]                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y15_N30     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_4j9:rden_decode_b|w_anode182w[2]                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y15_N24     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_4j9:rden_decode_b|w_anode191w[2]                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y15_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_b7a:decode2|w_anode130w[2]                                                                                                                                                                                                                                                                                                             ; LCCOMB_X39_Y19_N0      ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_b7a:decode2|w_anode143w[2]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y19_N20     ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|decode_b7a:decode2|w_anode151w[2]                                                                                                                                                                                                                                                                                                             ; LCCOMB_X39_Y19_N18     ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                           ; FF_X32_Y31_N5          ; 59      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                ; LCCOMB_X30_Y31_N12     ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                  ; LCCOMB_X30_Y31_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                ; LCCOMB_X35_Y30_N20     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                   ; LCCOMB_X32_Y31_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11                                                                                                  ; LCCOMB_X32_Y30_N30     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                                    ; LCCOMB_X30_Y30_N8      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15                                                                                     ; LCCOMB_X31_Y31_N28     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                                                     ; LCCOMB_X32_Y31_N22     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                        ; LCCOMB_X34_Y30_N22     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                              ; LCCOMB_X32_Y31_N10     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                                                                                            ; LCCOMB_X32_Y30_N18     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                             ; LCCOMB_X30_Y31_N2      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                        ; LCCOMB_X29_Y31_N30     ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                        ; LCCOMB_X30_Y31_N22     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                ; FF_X35_Y30_N13         ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                               ; FF_X34_Y30_N1          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                ; FF_X35_Y30_N9          ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                ; FF_X32_Y31_N9          ; 49      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                         ; LCCOMB_X34_Y30_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                               ; FF_X35_Y31_N31         ; 31      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                             ; LCCOMB_X32_Y31_N26     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_ctl|Equal0~7                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X39_Y16_N4      ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_ctl|LessThan0~3                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y15_N26     ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_ctl|LessThan1~8                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y13_N26     ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                     ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                 ; PIN_P11         ; 2847    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                             ; JTAG_X43_Y40_N0 ; 171     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; niosII_processor:nios2_proc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                            ; FF_X32_Y28_N17  ; 2184    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug|resetrequest ; FF_X29_Y28_N1   ; 3       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                              ; PLL_1           ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                   ; PLL_4           ; 52      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|A_mem_stall ; 887     ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; niosII_processor:nios2_proc|niosII_processor_NIOS_MEM:nios_mem|altsyncram:the_altsyncram|altsyncram_0oc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 33000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1056000 ; 33000                       ; 32                          ; --                          ; --                          ; 1056000             ; 129  ; None ; M9K_X33_Y24_N0, M9K_X5_Y7_N0, M9K_X5_Y24_N0, M9K_X33_Y6_N0, M9K_X5_Y6_N0, M9K_X33_Y3_N0, M9K_X73_Y25_N0, M9K_X5_Y25_N0, M9K_X73_Y12_N0, M9K_X53_Y40_N0, M9K_X33_Y28_N0, M9K_X5_Y32_N0, M9K_X33_Y38_N0, M9K_X73_Y5_N0, M9K_X73_Y21_N0, M9K_X73_Y15_N0, M9K_X73_Y20_N0, M9K_X53_Y34_N0, M9K_X53_Y9_N0, M9K_X53_Y12_N0, M9K_X53_Y10_N0, M9K_X73_Y13_N0, M9K_X73_Y10_N0, M9K_X73_Y6_N0, M9K_X33_Y7_N0, M9K_X5_Y17_N0, M9K_X5_Y16_N0, M9K_X33_Y10_N0, M9K_X5_Y13_N0, M9K_X33_Y37_N0, M9K_X5_Y34_N0, M9K_X5_Y18_N0, M9K_X33_Y19_N0, M9K_X73_Y28_N0, M9K_X53_Y19_N0, M9K_X73_Y26_N0, M9K_X73_Y27_N0, M9K_X53_Y4_N0, M9K_X5_Y11_N0, M9K_X53_Y6_N0, M9K_X5_Y15_N0, M9K_X73_Y16_N0, M9K_X73_Y40_N0, M9K_X73_Y36_N0, M9K_X53_Y16_N0, M9K_X33_Y4_N0, M9K_X33_Y9_N0, M9K_X5_Y12_N0, M9K_X5_Y5_N0, M9K_X73_Y17_N0, M9K_X33_Y18_N0, M9K_X73_Y9_N0, M9K_X33_Y5_N0, M9K_X53_Y36_N0, M9K_X53_Y18_N0, M9K_X73_Y32_N0, M9K_X53_Y20_N0, M9K_X73_Y4_N0, M9K_X73_Y14_N0, M9K_X53_Y7_N0, M9K_X73_Y3_N0, M9K_X5_Y21_N0, M9K_X33_Y36_N0, M9K_X53_Y37_N0, M9K_X5_Y28_N0, M9K_X53_Y22_N0, M9K_X53_Y48_N0, M9K_X53_Y46_N0, M9K_X53_Y28_N0, M9K_X53_Y39_N0, M9K_X73_Y29_N0, M9K_X5_Y30_N0, M9K_X33_Y21_N0, M9K_X5_Y4_N0, M9K_X33_Y2_N0, M9K_X33_Y8_N0, M9K_X33_Y1_N0, M9K_X73_Y41_N0, M9K_X73_Y45_N0, M9K_X53_Y45_N0, M9K_X73_Y31_N0, M9K_X53_Y33_N0, M9K_X5_Y26_N0, M9K_X5_Y14_N0, M9K_X53_Y5_N0, M9K_X5_Y8_N0, M9K_X53_Y3_N0, M9K_X5_Y10_N0, M9K_X53_Y2_N0, M9K_X73_Y7_N0, M9K_X73_Y8_N0, M9K_X73_Y24_N0, M9K_X53_Y8_N0, M9K_X53_Y35_N0, M9K_X73_Y23_N0, M9K_X73_Y37_N0, M9K_X53_Y21_N0, M9K_X73_Y43_N0, M9K_X53_Y42_N0, M9K_X53_Y43_N0, M9K_X53_Y38_N0, M9K_X73_Y42_N0, M9K_X53_Y41_N0, M9K_X73_Y39_N0, M9K_X73_Y30_N0, M9K_X5_Y29_N0, M9K_X33_Y33_N0, M9K_X33_Y35_N0, M9K_X33_Y25_N0, M9K_X33_Y27_N0, M9K_X5_Y31_N0, M9K_X5_Y23_N0, M9K_X5_Y27_N0, M9K_X53_Y49_N0, M9K_X33_Y11_N0, M9K_X73_Y50_N0, M9K_X73_Y18_N0, M9K_X5_Y20_N0, M9K_X5_Y19_N0, M9K_X33_Y20_N0, M9K_X5_Y22_N0, M9K_X53_Y29_N0, M9K_X53_Y44_N0, M9K_X53_Y50_N0, M9K_X53_Y23_N0, M9K_X73_Y22_N0, M9K_X73_Y19_N0, M9K_X53_Y11_N0, M9K_X73_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_bht_module:niosII_processor_NIOS_PROC_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X53_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_data_module:niosII_processor_NIOS_PROC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X53_Y27_N0, M9K_X53_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_tag_module:niosII_processor_NIOS_PROC_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1    ; None ; M9K_X53_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_dc_victim_module:niosII_processor_NIOS_PROC_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X53_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_data_module:niosII_processor_NIOS_PROC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X33_Y31_N0, M9K_X33_Y29_N0, M9K_X33_Y32_N0, M9K_X33_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_ic_tag_module:niosII_processor_NIOS_PROC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; None ; M9K_X33_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_ocimem:the_niosII_processor_NIOS_PROC_cpu_nios2_ocimem|niosII_processor_NIOS_PROC_cpu_ociram_sp_ram_module:niosII_processor_NIOS_PROC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_a_module:niosII_processor_NIOS_PROC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X53_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_register_bank_b_module:niosII_processor_NIOS_PROC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X53_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_r:the_niosII_processor_UART_JTAG_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; niosII_processor:nios2_proc|niosII_processor_UART_JTAG:uart_jtag|niosII_processor_UART_JTAG_scfifo_w:the_niosII_processor_UART_JTAG_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X33_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ram2port:pixel_buffer|altsyncram:altsyncram_component|altsyncram_63n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 19200        ; 4            ; 19200        ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 76800   ; 19200                       ; 4                           ; 19200                       ; 4                           ; 76800               ; 10   ; None ; M9K_X53_Y13_N0, M9K_X53_Y17_N0, M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X33_Y16_N0, M9K_X33_Y14_N0, M9K_X33_Y17_N0, M9K_X33_Y15_N0, M9K_X53_Y15_N0, M9K_X53_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1               ;                            ; DSPMULT_X48_Y32_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X48_Y33_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X48_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_mult_cell:the_niosII_processor_NIOS_PROC_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X48_Y31_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 10,011 / 148,641 ( 7 % ) ;
; C16 interconnects     ; 285 / 5,382 ( 5 % )      ;
; C4 interconnects      ; 6,096 / 106,704 ( 6 % )  ;
; Direct links          ; 870 / 148,641 ( < 1 % )  ;
; Global clocks         ; 6 / 20 ( 30 % )          ;
; Local interconnects   ; 2,316 / 49,760 ( 5 % )   ;
; NSLEEPs               ; 0 / 500 ( 0 % )          ;
; R24 interconnects     ; 403 / 5,406 ( 7 % )      ;
; R4 interconnects      ; 7,830 / 147,764 ( 5 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.77) ; Number of LABs  (Total = 366) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 35                            ;
; 2                                           ; 8                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 1                             ;
; 8                                           ; 7                             ;
; 9                                           ; 5                             ;
; 10                                          ; 4                             ;
; 11                                          ; 6                             ;
; 12                                          ; 9                             ;
; 13                                          ; 22                            ;
; 14                                          ; 27                            ;
; 15                                          ; 51                            ;
; 16                                          ; 175                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.46) ; Number of LABs  (Total = 366) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 267                           ;
; 1 Clock                            ; 329                           ;
; 1 Clock enable                     ; 165                           ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 41                            ;
; 2 Clock enables                    ; 72                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.99) ; Number of LABs  (Total = 366) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 16                            ;
; 2                                            ; 20                            ;
; 3                                            ; 1                             ;
; 4                                            ; 8                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 5                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 6                             ;
; 13                                           ; 3                             ;
; 14                                           ; 2                             ;
; 15                                           ; 7                             ;
; 16                                           ; 12                            ;
; 17                                           ; 8                             ;
; 18                                           ; 11                            ;
; 19                                           ; 14                            ;
; 20                                           ; 23                            ;
; 21                                           ; 16                            ;
; 22                                           ; 20                            ;
; 23                                           ; 28                            ;
; 24                                           ; 25                            ;
; 25                                           ; 27                            ;
; 26                                           ; 18                            ;
; 27                                           ; 20                            ;
; 28                                           ; 16                            ;
; 29                                           ; 10                            ;
; 30                                           ; 14                            ;
; 31                                           ; 6                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.23) ; Number of LABs  (Total = 366) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 36                            ;
; 2                                               ; 13                            ;
; 3                                               ; 10                            ;
; 4                                               ; 17                            ;
; 5                                               ; 15                            ;
; 6                                               ; 23                            ;
; 7                                               ; 28                            ;
; 8                                               ; 24                            ;
; 9                                               ; 21                            ;
; 10                                              ; 27                            ;
; 11                                              ; 24                            ;
; 12                                              ; 26                            ;
; 13                                              ; 25                            ;
; 14                                              ; 19                            ;
; 15                                              ; 12                            ;
; 16                                              ; 26                            ;
; 17                                              ; 5                             ;
; 18                                              ; 1                             ;
; 19                                              ; 4                             ;
; 20                                              ; 2                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.79) ; Number of LABs  (Total = 366) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 7                             ;
; 3                                            ; 9                             ;
; 4                                            ; 19                            ;
; 5                                            ; 9                             ;
; 6                                            ; 11                            ;
; 7                                            ; 8                             ;
; 8                                            ; 6                             ;
; 9                                            ; 4                             ;
; 10                                           ; 10                            ;
; 11                                           ; 14                            ;
; 12                                           ; 9                             ;
; 13                                           ; 12                            ;
; 14                                           ; 22                            ;
; 15                                           ; 13                            ;
; 16                                           ; 11                            ;
; 17                                           ; 8                             ;
; 18                                           ; 7                             ;
; 19                                           ; 17                            ;
; 20                                           ; 13                            ;
; 21                                           ; 11                            ;
; 22                                           ; 21                            ;
; 23                                           ; 14                            ;
; 24                                           ; 17                            ;
; 25                                           ; 13                            ;
; 26                                           ; 13                            ;
; 27                                           ; 10                            ;
; 28                                           ; 8                             ;
; 29                                           ; 15                            ;
; 30                                           ; 7                             ;
; 31                                           ; 5                             ;
; 32                                           ; 4                             ;
; 33                                           ; 3                             ;
; 34                                           ; 6                             ;
; 35                                           ; 4                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 76           ; 37           ; 76           ; 0            ; 0            ; 80        ; 76           ; 0            ; 80        ; 80        ; 0            ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 80        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 43           ; 4            ; 80           ; 80           ; 0         ; 4            ; 80           ; 0         ; 0         ; 80           ; 80           ; 80           ; 80           ; 41           ; 80           ; 80           ; 41           ; 80           ; 80           ; 80           ; 80           ; 80           ; 80           ; 80           ; 80           ; 80           ; 0         ; 80           ; 80           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "ece3073project"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/katja/Documents/ECE3073/Project/db/pll_sdram_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/katja/Documents/ECE3073/Project/db/pll_sdram_altpll.v Line: 43
Info (15535): Implemented PLL "pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/katja/Documents/ECE3073/Project/db/pll_vga_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/katja/Documents/ECE3073/Project/db/pll_vga_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 and the PLL pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: C:/Users/katja/Documents/ECE3073/Project/db/pll_vga_altpll.v Line: 77
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 10
        Info (176121): The value of the parameter "M" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 74
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 7
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 12000
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 15380
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 16258
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 33330
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 26455
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 and PLL pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1 is 4
        Info (176121): The value of the parameter "M_PH" for the PLL atom pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|pll1 is 0
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'niosII_processor/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'niosII_processor/synthesis/submodules/niosII_processor_NIOS_PROC_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vga_ctl|V_ADDR[10] is being clocked by CLOCK_50
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vga_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sdramPll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 40
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/katja/Documents/ECE3073/Project/db/pll_sdram_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll_VGA:vga_pll|altpll:altpll_component|pll_VGA_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/katja/Documents/ECE3073/Project/db/pll_vga_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node niosII_processor:nios2_proc|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|active_rnw~4 File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_SDRAM.v Line: 215
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|active_cs_n~0 File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_SDRAM.v Line: 212
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|active_cs_n~1 File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_SDRAM.v Line: 212
        Info (176357): Destination node niosII_processor:nios2_proc|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|i_refs[0] File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_SDRAM.v Line: 356
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|i_refs[2] File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_SDRAM.v Line: 356
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_SDRAM:sdram|i_refs[1] File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_SDRAM.v Line: 356
        Info (176357): Destination node niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node niosII_processor:nios2_proc|niosII_processor_NIOS_PROC:nios_proc|niosII_processor_NIOS_PROC_cpu:cpu|niosII_processor_NIOS_PROC_cpu_nios2_oci:the_niosII_processor_NIOS_PROC_cpu_nios2_oci|niosII_processor_NIOS_PROC_cpu_nios2_oci_debug:the_niosII_processor_NIOS_PROC_cpu_nios2_oci_debug|resetrequest  File: C:/Users/katja/Documents/ECE3073/Project/niosII_processor/synthesis/submodules/niosII_processor_NIOS_PROC_cpu.v Line: 597
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 82 register duplicates
Warning (15058): PLL "pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/katja/Documents/ECE3073/Project/db/pll_sdram_altpll.v Line: 43
Warning (15064): PLL "pll_SDRAM:sdramPll|altpll:altpll_component|pll_SDRAM_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/katja/Documents/ECE3073/Project/db/pll_sdram_altpll.v Line: 43
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 0.96 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:17
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin LEDR[0] uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[1] uses I/O standard 3.3-V LVTTL at A9 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[2] uses I/O standard 3.3-V LVTTL at A10 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[3] uses I/O standard 3.3-V LVTTL at B10 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[4] uses I/O standard 3.3-V LVTTL at D13 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[5] uses I/O standard 3.3-V LVTTL at C13 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[6] uses I/O standard 3.3-V LVTTL at E14 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[7] uses I/O standard 3.3-V LVTTL at D14 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[8] uses I/O standard 3.3-V LVTTL at A11 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin LEDR[9] uses I/O standard 3.3-V LVTTL at B11 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 42
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at Y21 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at Y20 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AA21 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at Y22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at W22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at W20 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at V21 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P21 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at H22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at G22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at G20 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at G19 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F22 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 52
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 40
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at F15 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at B14 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at C12 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at B12 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at A12 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at A14 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at A13 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 41
    Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 43
    Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8 File: C:/Users/katja/Documents/ECE3073/Project/init_proc.v Line: 43
Info (144001): Generated suppressed messages file C:/Users/katja/Documents/ECE3073/Project/output_files/ece3073project.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 5558 megabytes
    Info: Processing ended: Tue Apr 16 21:54:00 2024
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/katja/Documents/ECE3073/Project/output_files/ece3073project.fit.smsg.


