Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov  1 14:15:52 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               31          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.119        0.000                      0                 7563        0.030        0.000                      0                 7563        5.519        0.000                       0                  3157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.119        0.000                      0                 6780        0.030        0.000                      0                 6780        5.519        0.000                       0                  3157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.616        0.000                      0                  783        0.759        0.000                      0                  783  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        6.055ns  (logic 1.461ns (24.129%)  route 4.594ns (75.871%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 16.253 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.418    11.086    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X22Y9          LUT6 (Prop_lut6_I3_O)        0.124    11.210 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[32]_i_98/O
                         net (fo=119, routed)         1.424    12.634    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_27_1
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.124    12.758 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_128/O
                         net (fo=1, routed)           0.882    13.640    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_128_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I3_O)        0.124    13.764 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_42/O
                         net (fo=1, routed)           0.000    13.764    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_42_n_0
    SLICE_X6Y12          MUXF7 (Prop_muxf7_I0_O)      0.209    13.973 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[33]_i_16/O
                         net (fo=1, routed)           0.773    14.746    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[33]_i_16_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.297    15.043 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_4/O
                         net (fo=2, routed)           1.096    16.140    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_4_n_0
    SLICE_X21Y15         LUT6 (Prop_lut6_I3_O)        0.124    16.264 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_1/O
                         net (fo=1, routed)           0.000    16.264    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[32]
    SLICE_X21Y15         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.496    16.253    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X21Y15         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[33]/C
                         clock pessimism              0.296    16.549    
                         clock uncertainty           -0.198    16.351    
    SLICE_X21Y15         FDCE (Setup_fdce_C_D)        0.032    16.383    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[33]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                         -16.264    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.954ns  (logic 1.661ns (27.899%)  route 4.293ns (72.101%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 16.251 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.502    11.169    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X23Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.293 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[45]_i_23/O
                         net (fo=130, routed)         1.592    12.886    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[14]_i_25_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.117    13.003 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_163/O
                         net (fo=1, routed)           0.783    13.786    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_163_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.331    14.117 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_52/O
                         net (fo=1, routed)           0.000    14.117    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_52_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    14.326 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[32]_i_21/O
                         net (fo=1, routed)           0.589    14.914    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[32]_i_21_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I5_O)        0.297    15.211 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_5/O
                         net (fo=2, routed)           0.827    16.039    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_5_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.163 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[9]_i_1/O
                         net (fo=1, routed)           0.000    16.163    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[9]
    SLICE_X20Y17         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.494    16.251    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X20Y17         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[9]/C
                         clock pessimism              0.296    16.547    
                         clock uncertainty           -0.198    16.349    
    SLICE_X20Y17         FDCE (Setup_fdce_C_D)        0.079    16.428    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[9]
  -------------------------------------------------------------------
                         required time                         16.428    
                         arrival time                         -16.163    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.951ns  (logic 1.471ns (24.720%)  route 4.480ns (75.280%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 16.310 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.740    11.408    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X18Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.532 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[29]_i_117/O
                         net (fo=119, routed)         0.940    12.473    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_41_0
    SLICE_X15Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.597 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_121/O
                         net (fo=1, routed)           1.122    13.719    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_121_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_39/O
                         net (fo=1, routed)           0.000    13.843    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_39_n_0
    SLICE_X13Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    14.060 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[29]_i_14/O
                         net (fo=1, routed)           0.831    14.890    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[29]_i_14_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.299    15.189 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_4/O
                         net (fo=2, routed)           0.846    16.036    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124    16.160 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_1/O
                         net (fo=1, routed)           0.000    16.160    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[28]
    SLICE_X5Y7           FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.553    16.310    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X5Y7           FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[29]/C
                         clock pessimism              0.296    16.606    
                         clock uncertainty           -0.198    16.408    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)        0.032    16.440    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[29]
  -------------------------------------------------------------------
                         required time                         16.440    
                         arrival time                         -16.160    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.880ns  (logic 1.466ns (24.931%)  route 4.414ns (75.068%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 16.262 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.740    11.408    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X18Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.532 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[29]_i_117/O
                         net (fo=119, routed)         1.028    12.560    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_41_0
    SLICE_X22Y13         LUT5 (Prop_lut5_I1_O)        0.124    12.684 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[35]_i_78/O
                         net (fo=3, routed)           1.090    13.774    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[35]_i_78_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.898 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[10]_i_15/O
                         net (fo=1, routed)           0.000    13.898    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[10]_i_15_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    14.112 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[10]_i_5/O
                         net (fo=1, routed)           0.885    14.997    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[10]_i_5_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.297    15.294 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[10]_i_2/O
                         net (fo=1, routed)           0.671    15.965    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[10]_i_2_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[10]_i_1/O
                         net (fo=1, routed)           0.000    16.089    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[10]
    SLICE_X13Y14         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.505    16.262    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X13Y14         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[10]/C
                         clock pessimism              0.296    16.558    
                         clock uncertainty           -0.198    16.360    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)        0.032    16.392    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[10]
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                         -16.089    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.918ns  (logic 1.471ns (24.854%)  route 4.447ns (75.146%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 16.267 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.740    11.408    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X18Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.532 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[29]_i_117/O
                         net (fo=119, routed)         0.940    12.473    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_41_0
    SLICE_X15Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.597 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_121/O
                         net (fo=1, routed)           1.122    13.719    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_121_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.843 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_39/O
                         net (fo=1, routed)           0.000    13.843    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_39_n_0
    SLICE_X13Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    14.060 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[29]_i_14/O
                         net (fo=1, routed)           0.831    14.890    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[29]_i_14_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.299    15.189 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_4/O
                         net (fo=2, routed)           0.814    16.003    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    16.127 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[6]_i_1/O
                         net (fo=1, routed)           0.000    16.127    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[6]
    SLICE_X8Y5           FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.510    16.267    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X8Y5           FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[6]/C
                         clock pessimism              0.296    16.563    
                         clock uncertainty           -0.198    16.365    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)        0.081    16.446    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[6]
  -------------------------------------------------------------------
                         required time                         16.446    
                         arrival time                         -16.127    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.845ns  (logic 1.461ns (24.995%)  route 4.384ns (75.005%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 16.253 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.418    11.086    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X22Y9          LUT6 (Prop_lut6_I3_O)        0.124    11.210 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[32]_i_98/O
                         net (fo=119, routed)         1.424    12.634    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_27_1
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.124    12.758 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_101/O
                         net (fo=1, routed)           0.737    13.494    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_101_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.618 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_34/O
                         net (fo=1, routed)           0.000    13.618    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_34_n_0
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    13.827 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[34]_i_12/O
                         net (fo=1, routed)           0.889    14.716    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[34]_i_12_n_0
    SLICE_X16Y13         LUT6 (Prop_lut6_I3_O)        0.297    15.013 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_3/O
                         net (fo=1, routed)           0.917    15.930    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_3_n_0
    SLICE_X17Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.054 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[34]_i_1/O
                         net (fo=1, routed)           0.000    16.054    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[33]
    SLICE_X17Y16         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.496    16.253    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X17Y16         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[34]/C
                         clock pessimism              0.296    16.549    
                         clock uncertainty           -0.198    16.351    
    SLICE_X17Y16         FDCE (Setup_fdce_C_D)        0.032    16.383    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[34]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.834ns  (logic 1.669ns (28.606%)  route 4.165ns (71.394%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 16.255 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.740    11.408    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X18Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.532 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[29]_i_117/O
                         net (fo=119, routed)         1.010    12.542    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[29]_i_41_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I2_O)        0.119    12.661 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_71/O
                         net (fo=1, routed)           0.817    13.478    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_71_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.332    13.810 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_26/O
                         net (fo=1, routed)           0.000    13.810    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_26_n_0
    SLICE_X9Y10          MUXF7 (Prop_muxf7_I0_O)      0.212    14.022 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[32]_i_8/O
                         net (fo=1, routed)           1.098    15.120    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[32]_i_8_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.299    15.419 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_2/O
                         net (fo=1, routed)           0.500    15.919    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_2_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.124    16.043 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[32]_i_1/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[31]
    SLICE_X15Y15         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.498    16.255    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X15Y15         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[32]/C
                         clock pessimism              0.296    16.551    
                         clock uncertainty           -0.198    16.353    
    SLICE_X15Y15         FDCE (Setup_fdce_C_D)        0.031    16.384    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[32]
  -------------------------------------------------------------------
                         required time                         16.384    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.654ns (27.774%)  route 4.301ns (72.226%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 9.754 - 6.499 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.672     3.711    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y36         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.518     4.229 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]/Q
                         net (fo=2, routed)           0.857     5.086    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick[21]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.210 f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FSM_onehot_next_state[1]_i_5/O
                         net (fo=3, routed)           0.514     5.724    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FSM_onehot_next_state[1]_i_5_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     5.848 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[1]_i_9/O
                         net (fo=2, routed)           0.670     6.518    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[1]_i_9_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[1]_i_8/O
                         net (fo=3, routed)           0.415     7.057    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[1]_i_8_n_0
    SLICE_X27Y33         LUT4 (Prop_lut4_I0_O)        0.118     7.175 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[31]_i_7/O
                         net (fo=3, routed)           0.611     7.786    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[0]_0
    SLICE_X27Y32         LUT4 (Prop_lut4_I0_O)        0.320     8.106 f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[31]_i_5/O
                         net (fo=30, routed)          1.234     9.340    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[31]_i_5_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.326     9.666 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[21]_i_1/O
                         net (fo=1, routed)           0.000     9.666    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick[21]_i_1_n_0
    SLICE_X29Y36         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.497     9.754    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X29Y36         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.432    10.186    
                         clock uncertainty           -0.198     9.988    
    SLICE_X29Y36         FDCE (Setup_fdce_C_D)        0.032    10.020    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[21]
  -------------------------------------------------------------------
                         required time                         10.020    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 fall@6.499ns)
  Data Path Delay:        5.854ns  (logic 1.471ns (25.129%)  route 4.383ns (74.871%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 16.254 - 12.999 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 10.209 - 6.499 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     8.438    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.539 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670    10.209    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDCE (Prop_fdce_C_Q)         0.459    10.668 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/Q
                         net (fo=109, routed)         0.560    11.228    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_PE_input
    SLICE_X23Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.352 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/tw_int[37]_i_140/O
                         net (fo=119, routed)         1.062    12.414    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[33]_i_26_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I3_O)        0.124    12.538 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[35]_i_91/O
                         net (fo=2, routed)           1.046    13.584    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[35]_i_91_n_0
    SLICE_X25Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.708 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_39/O
                         net (fo=1, routed)           0.000    13.708    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_39_n_0
    SLICE_X25Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    13.925 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[31]_i_14/O
                         net (fo=1, routed)           0.981    14.906    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int_reg[31]_i_14_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.299    15.205 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_4/O
                         net (fo=2, routed)           0.733    15.939    design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_4_n_0
    SLICE_X16Y15         LUT6 (Prop_lut6_I3_O)        0.124    16.063 r  design_1_i/top_level_IP_0/U0/FFT_IP/Twiddle_ROM/tw_int[31]_i_1/O
                         net (fo=1, routed)           0.000    16.063    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[45]_0[30]
    SLICE_X16Y15         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    14.665    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.756 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.497    16.254    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X16Y15         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[31]/C
                         clock pessimism              0.296    16.550    
                         clock uncertainty           -0.198    16.352    
    SLICE_X16Y15         FDCE (Setup_fdce_C_D)        0.081    16.433    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/tw_int_reg[31]
  -------------------------------------------------------------------
                         required time                         16.433    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.497ns (26.614%)  route 4.128ns (73.386%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 9.748 - 6.499 ) 
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.656     3.695    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/FCLK_CLK0
    SLICE_X26Y25         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDCE (Prop_fdce_C_Q)         0.456     4.151 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[2]/Q
                         net (fo=36, routed)          1.048     5.199    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/pair_cnt[2]
    SLICE_X27Y26         LUT4 (Prop_lut4_I1_O)        0.152     5.351 r  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_RAMAddr_i_5/O
                         net (fo=1, routed)           0.469     5.820    design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_RAMAddr_i_5_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I2_O)        0.326     6.146 f  design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/SEL_RAMAddr_i_2/O
                         net (fo=10, routed)          0.781     6.926    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_RAMAddr_reg_0
    SLICE_X26Y32         LUT2 (Prop_lut2_I1_O)        0.118     7.044 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r1_we_i_3/O
                         net (fo=3, routed)           0.643     7.688    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r1_we_i_3_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I1_O)        0.326     8.014 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_i_2/O
                         net (fo=1, routed)           0.616     8.629    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_i_2_n_0
    SLICE_X24Y33         LUT5 (Prop_lut5_I4_O)        0.119     8.748 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_i_1/O
                         net (fo=1, routed)           0.572     9.320    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_i_1_n_0
    SLICE_X24Y33         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.491     9.748    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X24Y33         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg/C  (IS_INVERTED)
                         clock pessimism              0.397    10.145    
                         clock uncertainty           -0.198     9.947    
    SLICE_X24Y33         FDCE (Setup_fdce_C_D)       -0.256     9.691    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/x0_r_pe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/shift_reg_x0r/sr_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.069%)  route 0.239ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.555     1.385    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X23Y31         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/x0_r_pe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/x0_r_pe_reg[2]/Q
                         net (fo=1, routed)           0.239     1.765    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/shift_reg_x0r/d_out_reg[31]_1[2]
    SLICE_X20Y25         SRL16E                                       r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/shift_reg_x0r/sr_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.816     1.764    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/shift_reg_x0r/FCLK_CLK0
    SLICE_X20Y25         SRL16E                                       r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/shift_reg_x0r/sr_reg[3][23]_srl4/CLK
                         clock pessimism             -0.123     1.641    
    SLICE_X20Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.735    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/shift_reg_x0r/sr_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.049%)  route 0.115ns (44.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.565     1.395    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.115     1.651    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X16Y46         SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.833     1.781    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y46         SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.351     1.430    
    SLICE_X16Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.613    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.701%)  route 0.117ns (45.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.565     1.395    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.117     1.653    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X16Y42         SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.832     1.780    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y42         SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.351     1.429    
    SLICE_X16Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.612    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     1.396    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.110     1.647    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X16Y47         SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.834     1.782    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y47         SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.370     1.412    
    SLICE_X16Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.595    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.966%)  route 0.237ns (56.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.561     1.391    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y42         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.237     1.769    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.829     1.777    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.107     1.761    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.248ns (57.009%)  route 0.187ns (42.991%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.560     1.390    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=10, routed)          0.187     1.718    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X18Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.763 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_2/O
                         net (fo=1, routed)           0.000     1.763    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_2_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.825 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.825    design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.834     1.782    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.118     1.664    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.105     1.769    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.620%)  route 0.230ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.562     1.392    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X24Y46         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.556 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30]/Q
                         net (fo=2, routed)           0.230     1.786    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[30]
    SLICE_X19Y46         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.833     1.781    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]/C
                         clock pessimism             -0.123     1.658    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.071     1.729    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/out_A_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/R0/d_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.274%)  route 0.243ns (53.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.552     1.382    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/FCLK_CLK0
    SLICE_X20Y28         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/out_A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.164     1.546 r  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/out_A_reg[8]/Q
                         net (fo=2, routed)           0.243     1.789    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/d_out_reg[31]_0[8]
    SLICE_X24Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/d_out[24]_i_1/O
                         net (fo=1, routed)           0.000     1.834    design_1_i/top_level_IP_0/U0/FFT_IP/R0/D[24]
    SLICE_X24Y29         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/R0/d_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.819     1.767    design_1_i/top_level_IP_0/U0/FFT_IP/R0/FCLK_CLK0
    SLICE_X24Y29         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/R0/d_out_reg[24]/C
                         clock pessimism             -0.123     1.644    
    SLICE_X24Y29         FDCE (Hold_fdce_C_D)         0.120     1.764    design_1_i/top_level_IP_0/U0/FFT_IP/R0/d_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.450%)  route 0.133ns (48.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.580     1.410    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y59          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=7, routed)           0.133     1.684    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_awid[4]
    SLICE_X4Y59          SRL16E                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.849     1.797    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X4Y59          SRL16E                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.371     1.426    
    SLICE_X4Y59          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.609    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.440%)  route 0.222ns (51.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.561     1.391    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X20Y41         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=6, routed)           0.222     1.777    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[1]
    SLICE_X23Y42         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.829     1.777    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.092     1.746    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y5  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y5  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y7  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y7  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X0Y6  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X0Y6  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y4  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y4  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y8  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y8  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.500       5.520      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.500       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.500       5.520      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.500       5.519      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.500       5.520      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.500       5.519      SLICE_X4Y58  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.500       5.520      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.500       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.500       5.520      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.500       5.519      SLICE_X4Y59  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.580ns (14.061%)  route 3.545ns (85.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 9.753 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         2.337     7.819    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X23Y10         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.496     9.753    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X23Y10         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg/C  (IS_INVERTED)
                         clock pessimism              0.282    10.035    
                         clock uncertainty           -0.198     9.837    
    SLICE_X23Y10         FDCE (Recov_fdce_C_CLR)     -0.402     9.435    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_PE_input_reg
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.580ns (18.587%)  route 2.540ns (81.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 9.749 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.333     6.815    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X29Y31         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.492     9.749    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X29Y31         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.031    
                         clock uncertainty           -0.198     9.833    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.402     9.431    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[2]
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.580ns (18.587%)  route 2.540ns (81.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 9.749 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.333     6.815    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X29Y31         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.492     9.749    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X29Y31         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.031    
                         clock uncertainty           -0.198     9.833    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.402     9.431    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[5]
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.580ns (18.416%)  route 2.569ns (81.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 9.753 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.362     6.844    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y34         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.496     9.753    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y34         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.035    
                         clock uncertainty           -0.198     9.837    
    SLICE_X30Y34         FDCE (Recov_fdce_C_CLR)     -0.314     9.523    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[14]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.580ns (18.416%)  route 2.569ns (81.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 9.753 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.362     6.844    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y34         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.496     9.753    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y34         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.035    
                         clock uncertainty           -0.198     9.837    
    SLICE_X30Y34         FDCE (Recov_fdce_C_CLR)     -0.314     9.523    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[17]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_RAMAddr_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.580ns (18.587%)  route 2.540ns (81.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 9.749 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.333     6.815    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y31         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_RAMAddr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.492     9.749    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y31         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_RAMAddr_reg/C  (IS_INVERTED)
                         clock pessimism              0.282    10.031    
                         clock uncertainty           -0.198     9.833    
    SLICE_X30Y31         FDCE (Recov_fdce_C_CLR)     -0.314     9.519    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/SEL_RAMAddr_reg
  -------------------------------------------------------------------
                         required time                          9.519    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.580ns (18.587%)  route 2.540ns (81.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 9.749 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.333     6.815    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y31         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.492     9.749    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y31         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.031    
                         clock uncertainty           -0.198     9.833    
    SLICE_X30Y31         FDCE (Recov_fdce_C_CLR)     -0.314     9.519    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[4]
  -------------------------------------------------------------------
                         required time                          9.519    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.580ns (19.234%)  route 2.436ns (80.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 9.752 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.228     6.710    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y33         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495     9.752    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y33         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.034    
                         clock uncertainty           -0.198     9.836    
    SLICE_X30Y33         FDCE (Recov_fdce_C_CLR)     -0.314     9.522    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/next_tick_reg[11]
  -------------------------------------------------------------------
                         required time                          9.522    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FSM_onehot_next_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.580ns (19.683%)  route 2.367ns (80.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 9.748 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.159     6.641    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X24Y33         FDPE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FSM_onehot_next_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.491     9.748    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X24Y33         FDPE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FSM_onehot_next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.030    
                         clock uncertainty           -0.198     9.832    
    SLICE_X24Y33         FDPE (Recov_fdpe_C_PRE)     -0.356     9.476    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.499ns  (clk_fpga_0 fall@6.499ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.580ns (19.683%)  route 2.367ns (80.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 9.748 - 6.499 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     3.694    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.456     4.150 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.207     5.358    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.482 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         1.159     6.641    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X24Y33         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      6.499     6.499 f  
    PS7_X0Y0             PS7                          0.000     6.499 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     8.166    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.257 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.491     9.748    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X24Y33         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg/C  (IS_INVERTED)
                         clock pessimism              0.282    10.030    
                         clock uncertainty           -0.198     9.832    
    SLICE_X24Y33         FDCE (Recov_fdce_C_CLR)     -0.356     9.476    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/r0_we_reg
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  2.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.797%)  route 0.754ns (80.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.190     2.326    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X26Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X26Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[25]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.797%)  route 0.754ns (80.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.190     2.326    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X26Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X26Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[27]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.797%)  route 0.754ns (80.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.190     2.326    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X26Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X26Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[28]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.797%)  route 0.754ns (80.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.190     2.326    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X26Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X26Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[30]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.503%)  route 0.819ns (81.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.256     2.391    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X31Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X31Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[18]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X31Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.503%)  route 0.819ns (81.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.256     2.391    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X31Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X31Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[19]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X31Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.503%)  route 0.819ns (81.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.256     2.391    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X31Y35         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X31Y35         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[20]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X31Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.186ns (17.889%)  route 0.854ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.290     2.426    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y36         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y36         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.591    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.186ns (17.889%)  route 0.854ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.290     2.426    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y36         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y36         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[22]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.591    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.186ns (17.889%)  route 0.854ns (82.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556     1.386    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.563     2.090    design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/peripheral_aresetn[0]
    SLICE_X26Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  design_1_i/top_level_IP_0/U0/FFT_IP/Butterfly_Processing_Element/Butterfly_Processor/BRAM_PORTB_0_rst_INST_0/O
                         net (fo=763, routed)         0.290     2.426    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/AR[0]
    SLICE_X30Y36         FDCE                                         f  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/FCLK_CLK0
    SLICE_X30Y36         FDCE                                         r  design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[23]/C
                         clock pessimism             -0.118     1.658    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.591    design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/current_tick_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.834    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_2bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.523ns  (logic 1.475ns (32.615%)  route 3.048ns (67.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_2bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_2bits_tri_i[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btns_2bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.048     4.523    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X20Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     3.244    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X20Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_2bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.477ns (32.984%)  route 3.001ns (67.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_2bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_2bits_tri_i[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btns_2bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.001     4.478    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     3.244    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 0.124ns (4.903%)  route 2.405ns (95.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.846     1.846    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.970 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.559     2.529    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y56         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.482     3.239    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y56         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.045ns (4.097%)  route 1.053ns (95.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.861     0.861    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.906 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     1.098    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y56         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.825     1.773    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y56         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_2bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.245ns (15.282%)  route 1.358ns (84.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_2bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_2bits_tri_i[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btns_2bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.358     1.603    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_2bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.243ns (14.883%)  route 1.390ns (85.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_2bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_2bits_tri_i[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btns_2bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.390     1.633    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X20Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.776    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X20Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rgb_leds_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 3.941ns (49.496%)  route 4.022ns (50.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.660     3.699    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     4.155 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.022     8.177    lopt_5
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.663 r  rgb_leds_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.663    rgb_leds_tri_o[5]
    G14                                                               r  rgb_leds_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rgb_leds_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.120ns (58.006%)  route 2.983ns (41.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.660     3.699    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.419     4.118 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.983     7.101    lopt_1
    G17                  OBUF (Prop_obuf_I_O)         3.701    10.802 r  rgb_leds_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.802    rgb_leds_tri_o[1]
    G17                                                               r  rgb_leds_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rgb_leds_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 3.995ns (59.503%)  route 2.719ns (40.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.660     3.699    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     4.155 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.719     6.874    lopt_3
    M15                  OBUF (Prop_obuf_I_O)         3.539    10.413 r  rgb_leds_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.413    rgb_leds_tri_o[3]
    M15                                                               r  rgb_leds_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rgb_leds_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 4.002ns (59.608%)  route 2.712ns (40.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.660     3.699    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     4.155 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.712     6.867    lopt_2
    L15                  OBUF (Prop_obuf_I_O)         3.546    10.413 r  rgb_leds_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.413    rgb_leds_tri_o[2]
    L15                                                               r  rgb_leds_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rgb_leds_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 4.003ns (60.670%)  route 2.595ns (39.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.660     3.699    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.456     4.155 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.595     6.750    lopt_4
    L14                  OBUF (Prop_obuf_I_O)         3.547    10.297 r  rgb_leds_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.297    rgb_leds_tri_o[4]
    L14                                                               r  rgb_leds_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rgb_leds_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 4.123ns (63.116%)  route 2.409ns (36.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.660     3.699    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.419     4.118 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.409     6.528    lopt
    N15                  OBUF (Prop_obuf_I_O)         3.704    10.231 r  rgb_leds_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.231    rgb_leds_tri_o[0]
    N15                                                               r  rgb_leds_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.254ns  (logic 0.580ns (25.732%)  route 1.674ns (74.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.673     3.712    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y38         FDSE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDSE (Prop_fdse_C_Q)         0.456     4.168 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/Q
                         net (fo=11, routed)          1.031     5.199    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/p_0_in[1]
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.323 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.643     5.966    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]_i_1_n_0
    SLICE_X16Y37         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 0.608ns (28.122%)  route 1.554ns (71.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.673     3.712    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y38         FDSE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDSE (Prop_fdse_C_Q)         0.456     4.168 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/Q
                         net (fo=11, routed)          1.031     5.199    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/p_0_in[1]
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.152     5.351 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.523     5.874    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]_i_1_n_0
    SLICE_X17Y38         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.132ns  (logic 0.580ns (27.202%)  route 1.552ns (72.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.673     3.712    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y38         FDSE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDSE (Prop_fdse_C_Q)         0.456     4.168 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/Q
                         net (fo=11, routed)          1.033     5.201    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/p_0_in[1]
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.325 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.519     5.844    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[6]_i_1_n_0
    SLICE_X16Y37         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.608ns (29.369%)  route 1.462ns (70.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.673     3.712    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y38         FDSE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDSE (Prop_fdse_C_Q)         0.456     4.168 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_araddr_reg[3]/Q
                         net (fo=11, routed)          0.846     5.014    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/p_0_in[1]
    SLICE_X17Y38         LUT3 (Prop_lut3_I1_O)        0.152     5.166 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.617     5.783    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[5]_i_1_n_0
    SLICE_X17Y38         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     1.396    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X19Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[28]/Q
                         net (fo=1, routed)           0.059     1.583    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[28]
    SLICE_X18Y48         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.881%)  route 0.119ns (48.119%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     1.396    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X19Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           0.119     1.643    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[29]
    SLICE_X21Y48         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.562     1.392    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y46         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.110     1.643    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[17]
    SLICE_X21Y45         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.562     1.392    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y46         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.110     1.643    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[18]
    SLICE_X21Y45         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.562     1.392    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y46         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[19]/Q
                         net (fo=1, routed)           0.110     1.643    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[19]
    SLICE_X21Y45         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.563     1.393    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X21Y47         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.112     1.646    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[20]
    SLICE_X21Y48         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     1.396    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X19Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.112     1.649    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[27]
    SLICE_X18Y48         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     1.396    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X14Y47         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           0.116     1.653    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[23]
    SLICE_X16Y48         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.128ns (41.257%)  route 0.182ns (58.743%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     1.396    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X19Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.182     1.706    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[31]
    SLICE_X16Y48         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.569     1.399    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X12Y47         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.168     1.731    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/slv_reg0[16]
    SLICE_X12Y49         LDCE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.823ns  (logic 0.827ns (45.364%)  route 0.996ns (54.636%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16]/Q
                         net (fo=1, routed)           0.996     1.823    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[16]
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.504     3.262    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.578ns  (logic 0.827ns (52.398%)  route 0.751ns (47.602%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[21]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[21]/Q
                         net (fo=1, routed)           0.751     1.578    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[21]
    SLICE_X17Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.504     3.262    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 0.761ns (48.402%)  route 0.811ns (51.598%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[24]/G
    SLICE_X18Y45         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[24]/Q
                         net (fo=1, routed)           0.811     1.572    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[24]
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.504     3.262    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 0.827ns (52.864%)  route 0.737ns (47.136%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31]/G
    SLICE_X16Y48         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31]/Q
                         net (fo=1, routed)           0.737     1.564    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[31]
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.504     3.262    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.560ns  (logic 0.827ns (53.000%)  route 0.733ns (47.000%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23]/G
    SLICE_X16Y48         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23]/Q
                         net (fo=1, routed)           0.733     1.560    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[23]
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.504     3.262    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X15Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.761ns (51.113%)  route 0.728ns (48.887%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[11]/G
    SLICE_X15Y43         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[11]/Q
                         net (fo=1, routed)           0.728     1.489    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[11]
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.501     3.259    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.458ns  (logic 0.833ns (57.125%)  route 0.625ns (42.875%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[7]/G
    SLICE_X16Y37         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[7]/Q
                         net (fo=1, routed)           0.625     1.458    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[7]
    SLICE_X14Y43         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.504     3.262    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.833ns (59.207%)  route 0.574ns (40.793%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[1]/G
    SLICE_X16Y37         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[1]/Q
                         net (fo=1, routed)           0.574     1.407    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[1]
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.501     3.259    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.387ns  (logic 0.761ns (54.872%)  route 0.626ns (45.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18]/G
    SLICE_X21Y45         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18]/Q
                         net (fo=1, routed)           0.626     1.387    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[18]
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.502     3.260    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.761ns (55.425%)  route 0.612ns (44.575%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19]/G
    SLICE_X21Y45         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19]/Q
                         net (fo=1, routed)           0.612     1.373    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[19]
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.502     3.260    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.220ns (69.028%)  route 0.099ns (30.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[14]/G
    SLICE_X15Y43         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[14]/Q
                         net (fo=1, routed)           0.099     0.319    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[14]
    SLICE_X14Y43         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.833     1.781    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X14Y43         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.220ns (68.147%)  route 0.103ns (31.853%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27]/G
    SLICE_X18Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27]/Q
                         net (fo=1, routed)           0.103     0.323    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[27]
    SLICE_X17Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.834     1.782    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17]/G
    SLICE_X21Y45         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17]/Q
                         net (fo=1, routed)           0.110     0.330    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[17]
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.832     1.780    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[8]/G
    SLICE_X21Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[8]/Q
                         net (fo=1, routed)           0.112     0.332    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[8]
    SLICE_X20Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.833     1.781    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.225ns (67.163%)  route 0.110ns (32.837%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[4]/G
    SLICE_X17Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[4]/Q
                         net (fo=1, routed)           0.110     0.335    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[4]
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.831     1.779    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.220ns (65.124%)  route 0.118ns (34.876%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[25]/G
    SLICE_X18Y45         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[25]/Q
                         net (fo=1, routed)           0.118     0.338    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[25]
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.832     1.780    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.220ns (64.591%)  route 0.121ns (35.409%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[15]/G
    SLICE_X18Y45         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[15]/Q
                         net (fo=1, routed)           0.121     0.341    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[15]
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.832     1.780    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.220ns (64.591%)  route 0.121ns (35.409%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[26]/G
    SLICE_X18Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[26]/Q
                         net (fo=1, routed)           0.121     0.341    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[26]
    SLICE_X20Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.833     1.781    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X20Y48         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.225ns (65.935%)  route 0.116ns (34.065%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]/G
    SLICE_X17Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]/Q
                         net (fo=1, routed)           0.116     0.341    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[3]
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.831     1.779    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.245ns (69.128%)  route 0.109ns (30.872%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         LDCE                         0.000     0.000 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]/G
    SLICE_X16Y37         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]/Q
                         net (fo=1, routed)           0.109     0.354    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out[2]
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.831     1.779    design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/S_AXI_ACLK
    SLICE_X17Y39         FDRE                                         r  design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/axi_rdata_reg[2]/C





