Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  4 22:16:02 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (3829)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[9]_rep__2/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3829)
---------------------------------
 There are 3829 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.013        0.000                      0                 9039        0.038        0.000                      0                 9039        3.000        0.000                       0                  3835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.013        0.000                      0                 8834        0.218        0.000                      0                 8834       19.500        0.000                       0                  3831  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.031        0.000                      0                 8834        0.218        0.000                      0                 8834       19.500        0.000                       0                  3831  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.013        0.000                      0                 8834        0.038        0.000                      0                 8834  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.013        0.000                      0                 8834        0.038        0.000                      0                 8834  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.345        0.000                      0                  205        0.510        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.345        0.000                      0                  205        0.330        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.345        0.000                      0                  205        0.330        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.364        0.000                      0                  205        0.510        0.000                      0                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[8].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.367ns  (logic 2.137ns (14.875%)  route 12.230ns (85.125%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.993    31.959    CPU/PC_reg/reg_loop[8].dff/in_enable0
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.526    37.988    CPU/PC_reg/reg_loop[8].dff/clk_out1
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.430    37.558    
                         clock uncertainty           -0.180    37.379    
    SLICE_X11Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.972    CPU/PC_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[10].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[10].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[10].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.970    CPU/PC_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[9].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[9].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[9].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.970    CPU/PC_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X10Y88         FDCE (Setup_fdce_C_CE)      -0.371    37.006    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[2].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[2].dff/in_enable0
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[2].dff/clk_out1
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X13Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.969    CPU/PC_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[5].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[5].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[5].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[7].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[7].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[7].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[0].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[0].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[0].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[1].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[1].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[1].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X36Y94         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=1, routed)           0.137    -0.264    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/p_0_in[26]
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_i_1__30/O
                         net (fo=2, routed)           0.000    -0.219    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg_0
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/clk_out1
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.218    -0.529    
    SLICE_X37Y94         FDCE (Hold_fdce_C_D)         0.092    -0.437    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.636%)  route 0.181ns (55.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.562    19.450    CPU/X_M_reg/reg_loop[8].dff/clk_out1
    SLICE_X57Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/X_M_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=2, routed)           0.181    19.777    CPU/M_W_reg/reg_loop[8].dff/q_reg_2
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[8].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.067    19.553    CPU/M_W_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.553    
                         arrival time                          19.777    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.340ns  (logic 0.232ns (68.279%)  route 0.108ns (31.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 19.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.574    19.462    CPU/F_D_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y91         FDCE                                         r  CPU/F_D_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.133    19.595 r  CPU/F_D_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.108    19.703    CPU/F_D_reg/reg_loop[3].dff/q_reg_n_0
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.099    19.802 r  CPU/F_D_reg/reg_loop[3].dff/q_i_1__155/O
                         net (fo=1, routed)           0.000    19.802    CPU/D_X_reg/reg_loop[3].dff/p_0_out__1[0]
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
    SLICE_X13Y90         FDCE (Hold_fdce_C_D)         0.099    19.577    CPU/D_X_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.577    
                         arrival time                          19.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.514%)  route 0.125ns (37.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X30Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.125    -0.252    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[29]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__124/O
                         net (fo=1, routed)           0.000    -0.207    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.091    -0.434    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.729%)  route 0.204ns (52.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/clk_out1
    SLICE_X28Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/Q
                         net (fo=7, routed)           0.204    -0.197    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg_5[0]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.152 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_i_1__107/O
                         net (fo=1, routed)           0.000    -0.152    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/addsub_result[4]
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/clk_out1
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.120    -0.385    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.167ns (53.674%)  route 0.144ns (46.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.573    19.461    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X12Y89         FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.167    19.628 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.772    CPU/D_X_reg/reg_loop[103].dff/q_reg_2
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.057    19.535    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.535    
                         arrival time                          19.772    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.167%)  route 0.192ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.561    19.449    CPU/X_M_reg/reg_loop[0].dff/clk_out1
    SLICE_X55Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/X_M_reg/reg_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.192    19.787    CPU/M_W_reg/reg_loop[0].dff/q_reg_1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[0].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.063    19.549    CPU/M_W_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.549    
                         arrival time                          19.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.680%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.572    -0.540    CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/clk_out1
    SLICE_X31Y97         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/Q
                         net (fo=4, routed)           0.160    -0.239    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[34]
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__132/O
                         net (fo=1, routed)           0.000    -0.194    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg_2[0]
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.843    -0.309    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/clk_out1
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.091    -0.433    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[9].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.452%)  route 0.175ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 19.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.560    19.448    CPU/X_M_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/X_M_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.146    19.594 r  CPU/X_M_reg/reg_loop[9].dff/q_reg/Q
                         net (fo=2, routed)           0.175    19.769    CPU/M_W_reg/reg_loop[9].dff/q_reg_1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.829    19.677    CPU/M_W_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.229    19.448    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.077    19.525    CPU/M_W_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.525    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[32].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[96].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns = ( 19.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 19.463 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.575    19.463    CPU/F_D_reg/reg_loop[32].dff/clk_out1
    SLICE_X12Y94         FDCE                                         r  CPU/F_D_reg/reg_loop[32].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.167    19.630 r  CPU/F_D_reg/reg_loop[32].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.800    CPU/D_X_reg/reg_loop[96].dff/q_reg_2
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.846    19.694    CPU/D_X_reg/reg_loop[96].dff/clk_out1
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.476    
    SLICE_X13Y94         FDCE (Hold_fdce_C_D)         0.077    19.553    CPU/D_X_reg/reg_loop[96].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.553    
                         arrival time                          19.800    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16    VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[8].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.367ns  (logic 2.137ns (14.875%)  route 12.230ns (85.125%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.993    31.959    CPU/PC_reg/reg_loop[8].dff/in_enable0
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.526    37.988    CPU/PC_reg/reg_loop[8].dff/clk_out1
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.430    37.558    
                         clock uncertainty           -0.161    37.397    
    SLICE_X11Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.990    CPU/PC_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.990    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[10].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[10].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[10].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.161    37.395    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.988    CPU/PC_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[9].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[9].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[9].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.161    37.395    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.988    CPU/PC_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.161    37.395    
    SLICE_X10Y88         FDCE (Setup_fdce_C_CE)      -0.371    37.024    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[2].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[2].dff/in_enable0
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[2].dff/clk_out1
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.161    37.394    
    SLICE_X13Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.987    CPU/PC_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.161    37.394    
    SLICE_X12Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.023    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[5].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[5].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[5].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.161    37.394    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.023    CPU/PC_reg/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[7].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[7].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[7].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.161    37.394    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.023    CPU/PC_reg/reg_loop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[0].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[0].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[0].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.161    37.394    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.023    CPU/PC_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[1].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[1].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[1].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.161    37.394    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.023    CPU/PC_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X36Y94         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=1, routed)           0.137    -0.264    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/p_0_in[26]
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_i_1__30/O
                         net (fo=2, routed)           0.000    -0.219    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg_0
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/clk_out1
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.218    -0.529    
    SLICE_X37Y94         FDCE (Hold_fdce_C_D)         0.092    -0.437    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.636%)  route 0.181ns (55.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.562    19.450    CPU/X_M_reg/reg_loop[8].dff/clk_out1
    SLICE_X57Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/X_M_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=2, routed)           0.181    19.777    CPU/M_W_reg/reg_loop[8].dff/q_reg_2
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[8].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.067    19.553    CPU/M_W_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.553    
                         arrival time                          19.777    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.340ns  (logic 0.232ns (68.279%)  route 0.108ns (31.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 19.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.574    19.462    CPU/F_D_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y91         FDCE                                         r  CPU/F_D_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.133    19.595 r  CPU/F_D_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.108    19.703    CPU/F_D_reg/reg_loop[3].dff/q_reg_n_0
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.099    19.802 r  CPU/F_D_reg/reg_loop[3].dff/q_i_1__155/O
                         net (fo=1, routed)           0.000    19.802    CPU/D_X_reg/reg_loop[3].dff/p_0_out__1[0]
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
    SLICE_X13Y90         FDCE (Hold_fdce_C_D)         0.099    19.577    CPU/D_X_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.577    
                         arrival time                          19.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.514%)  route 0.125ns (37.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X30Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.125    -0.252    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[29]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__124/O
                         net (fo=1, routed)           0.000    -0.207    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.091    -0.434    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.729%)  route 0.204ns (52.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/clk_out1
    SLICE_X28Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/Q
                         net (fo=7, routed)           0.204    -0.197    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg_5[0]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.152 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_i_1__107/O
                         net (fo=1, routed)           0.000    -0.152    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/addsub_result[4]
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/clk_out1
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.120    -0.385    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.167ns (53.674%)  route 0.144ns (46.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.573    19.461    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X12Y89         FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.167    19.628 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.772    CPU/D_X_reg/reg_loop[103].dff/q_reg_2
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.057    19.535    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.535    
                         arrival time                          19.772    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.167%)  route 0.192ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.561    19.449    CPU/X_M_reg/reg_loop[0].dff/clk_out1
    SLICE_X55Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/X_M_reg/reg_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.192    19.787    CPU/M_W_reg/reg_loop[0].dff/q_reg_1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[0].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.063    19.549    CPU/M_W_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.549    
                         arrival time                          19.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.680%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.572    -0.540    CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/clk_out1
    SLICE_X31Y97         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/Q
                         net (fo=4, routed)           0.160    -0.239    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[34]
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__132/O
                         net (fo=1, routed)           0.000    -0.194    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg_2[0]
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.843    -0.309    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/clk_out1
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/C
                         clock pessimism             -0.215    -0.524    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.091    -0.433    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[9].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.452%)  route 0.175ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 19.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.560    19.448    CPU/X_M_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/X_M_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.146    19.594 r  CPU/X_M_reg/reg_loop[9].dff/q_reg/Q
                         net (fo=2, routed)           0.175    19.769    CPU/M_W_reg/reg_loop[9].dff/q_reg_1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.829    19.677    CPU/M_W_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.229    19.448    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.077    19.525    CPU/M_W_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.525    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[32].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[96].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns = ( 19.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 19.463 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.575    19.463    CPU/F_D_reg/reg_loop[32].dff/clk_out1
    SLICE_X12Y94         FDCE                                         r  CPU/F_D_reg/reg_loop[32].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.167    19.630 r  CPU/F_D_reg/reg_loop[32].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.800    CPU/D_X_reg/reg_loop[96].dff/q_reg_2
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.846    19.694    CPU/D_X_reg/reg_loop[96].dff/clk_out1
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.476    
    SLICE_X13Y94         FDCE (Hold_fdce_C_D)         0.077    19.553    CPU/D_X_reg/reg_loop[96].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.553    
                         arrival time                          19.800    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16    VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y21    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y63    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y81    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[8].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.367ns  (logic 2.137ns (14.875%)  route 12.230ns (85.125%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.993    31.959    CPU/PC_reg/reg_loop[8].dff/in_enable0
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.526    37.988    CPU/PC_reg/reg_loop[8].dff/clk_out1
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.430    37.558    
                         clock uncertainty           -0.180    37.379    
    SLICE_X11Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.972    CPU/PC_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[10].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[10].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[10].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.970    CPU/PC_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[9].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[9].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[9].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.970    CPU/PC_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X10Y88         FDCE (Setup_fdce_C_CE)      -0.371    37.006    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[2].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[2].dff/in_enable0
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[2].dff/clk_out1
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X13Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.969    CPU/PC_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[5].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[5].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[5].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[7].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[7].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[7].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[0].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[0].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[0].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[1].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[1].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[1].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X36Y94         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=1, routed)           0.137    -0.264    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/p_0_in[26]
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_i_1__30/O
                         net (fo=2, routed)           0.000    -0.219    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg_0
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/clk_out1
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.218    -0.529    
                         clock uncertainty            0.180    -0.350    
    SLICE_X37Y94         FDCE (Hold_fdce_C_D)         0.092    -0.258    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.636%)  route 0.181ns (55.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.562    19.450    CPU/X_M_reg/reg_loop[8].dff/clk_out1
    SLICE_X57Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/X_M_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=2, routed)           0.181    19.777    CPU/M_W_reg/reg_loop[8].dff/q_reg_2
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[8].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
                         clock uncertainty            0.180    19.665    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.067    19.732    CPU/M_W_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.732    
                         arrival time                          19.777    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.340ns  (logic 0.232ns (68.279%)  route 0.108ns (31.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 19.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.574    19.462    CPU/F_D_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y91         FDCE                                         r  CPU/F_D_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.133    19.595 r  CPU/F_D_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.108    19.703    CPU/F_D_reg/reg_loop[3].dff/q_reg_n_0
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.099    19.802 r  CPU/F_D_reg/reg_loop[3].dff/q_i_1__155/O
                         net (fo=1, routed)           0.000    19.802    CPU/D_X_reg/reg_loop[3].dff/p_0_out__1[0]
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
                         clock uncertainty            0.180    19.657    
    SLICE_X13Y90         FDCE (Hold_fdce_C_D)         0.099    19.756    CPU/D_X_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.756    
                         arrival time                          19.802    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.514%)  route 0.125ns (37.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X30Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.125    -0.252    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[29]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__124/O
                         net (fo=1, routed)           0.000    -0.207    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.091    -0.255    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.729%)  route 0.204ns (52.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/clk_out1
    SLICE_X28Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/Q
                         net (fo=7, routed)           0.204    -0.197    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg_5[0]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.152 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_i_1__107/O
                         net (fo=1, routed)           0.000    -0.152    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/addsub_result[4]
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/clk_out1
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.120    -0.206    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.167ns (53.674%)  route 0.144ns (46.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.573    19.461    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X12Y89         FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.167    19.628 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.772    CPU/D_X_reg/reg_loop[103].dff/q_reg_2
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
                         clock uncertainty            0.180    19.657    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.057    19.714    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.714    
                         arrival time                          19.772    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.167%)  route 0.192ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.561    19.449    CPU/X_M_reg/reg_loop[0].dff/clk_out1
    SLICE_X55Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/X_M_reg/reg_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.192    19.787    CPU/M_W_reg/reg_loop[0].dff/q_reg_1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[0].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
                         clock uncertainty            0.180    19.665    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.063    19.728    CPU/M_W_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.728    
                         arrival time                          19.787    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.680%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.572    -0.540    CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/clk_out1
    SLICE_X31Y97         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/Q
                         net (fo=4, routed)           0.160    -0.239    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[34]
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__132/O
                         net (fo=1, routed)           0.000    -0.194    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg_2[0]
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.843    -0.309    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/clk_out1
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.180    -0.345    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.091    -0.254    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[9].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.452%)  route 0.175ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 19.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.560    19.448    CPU/X_M_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/X_M_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.146    19.594 r  CPU/X_M_reg/reg_loop[9].dff/q_reg/Q
                         net (fo=2, routed)           0.175    19.769    CPU/M_W_reg/reg_loop[9].dff/q_reg_1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.829    19.677    CPU/M_W_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.229    19.448    
                         clock uncertainty            0.180    19.627    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.077    19.704    CPU/M_W_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.704    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[32].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[96].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns = ( 19.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 19.463 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.575    19.463    CPU/F_D_reg/reg_loop[32].dff/clk_out1
    SLICE_X12Y94         FDCE                                         r  CPU/F_D_reg/reg_loop[32].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.167    19.630 r  CPU/F_D_reg/reg_loop[32].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.800    CPU/D_X_reg/reg_loop[96].dff/q_reg_2
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.846    19.694    CPU/D_X_reg/reg_loop[96].dff/clk_out1
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.476    
                         clock uncertainty            0.180    19.655    
    SLICE_X13Y94         FDCE (Hold_fdce_C_D)         0.077    19.732    CPU/D_X_reg/reg_loop[96].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.732    
                         arrival time                          19.800    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[8].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.367ns  (logic 2.137ns (14.875%)  route 12.230ns (85.125%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.993    31.959    CPU/PC_reg/reg_loop[8].dff/in_enable0
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.526    37.988    CPU/PC_reg/reg_loop[8].dff/clk_out1
    SLICE_X11Y92         FDCE                                         r  CPU/PC_reg/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.430    37.558    
                         clock uncertainty           -0.180    37.379    
    SLICE_X11Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.972    CPU/PC_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[10].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[10].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[10].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.970    CPU/PC_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[9].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[9].dff/in_enable0
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[9].dff/clk_out1
    SLICE_X11Y88         FDCE                                         r  CPU/PC_reg/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X11Y88         FDCE (Setup_fdce_C_CE)      -0.407    36.970    CPU/PC_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[11].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.352ns  (logic 2.137ns (14.890%)  route 12.215ns (85.110%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 37.986 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.978    31.945    CPU/PC_reg/reg_loop[11].dff/in_enable0
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.524    37.986    CPU/PC_reg/reg_loop[11].dff/clk_out1
    SLICE_X10Y88         FDCE                                         r  CPU/PC_reg/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.430    37.556    
                         clock uncertainty           -0.180    37.377    
    SLICE_X10Y88         FDCE (Setup_fdce_C_CE)      -0.371    37.006    CPU/PC_reg/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -31.945    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[2].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[2].dff/in_enable0
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[2].dff/clk_out1
    SLICE_X13Y92         FDCE                                         r  CPU/PC_reg/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X13Y92         FDCE (Setup_fdce_C_CE)      -0.407    36.969    CPU/PC_reg/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[6].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.264ns  (logic 2.137ns (14.982%)  route 12.127ns (85.018%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.890    31.856    CPU/PC_reg/reg_loop[6].dff/in_enable0
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[6].dff/clk_out1
    SLICE_X12Y92         FDCE                                         r  CPU/PC_reg/reg_loop[6].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.856    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[5].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[5].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[5].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[5].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[7].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.222ns  (logic 2.137ns (15.026%)  route 12.085ns (84.974%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.848    31.814    CPU/PC_reg/reg_loop[7].dff/in_enable0
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[7].dff/clk_out1
    SLICE_X12Y91         FDCE                                         r  CPU/PC_reg/reg_loop[7].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X12Y91         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[0].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[0].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[0].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[1].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.221ns  (logic 2.137ns (15.027%)  route 12.084ns (84.973%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 37.985 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[27].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 f  CPU/D_X_reg/reg_loop[27].dff/q_reg/Q
                         net (fo=72, routed)          1.942    19.994    CPU/D_X_reg/reg_loop[28].dff/q_reg_45
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.124    20.118 f  CPU/D_X_reg/reg_loop[28].dff/q_i_7__38/O
                         net (fo=3, routed)           0.772    20.890    CPU/D_X_reg/reg_loop[13].dff/q_i_10__32_2
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    21.014 f  CPU/D_X_reg/reg_loop[13].dff/q_i_23__8/O
                         net (fo=1, routed)           0.654    21.667    CPU/M_W_reg/reg_loop[24].dff/q_i_3__127
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.791 r  CPU/M_W_reg/reg_loop[24].dff/q_i_10__32/O
                         net (fo=37, routed)          1.226    23.017    CPU/M_W_reg/reg_loop[27].dff/q_reg_133
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    23.141 r  CPU/M_W_reg/reg_loop[27].dff/q_i_2__197/O
                         net (fo=1, routed)           0.655    23.797    CPU/D_X_reg/reg_loop[2].dff/q_reg_14
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.921 r  CPU/D_X_reg/reg_loop[2].dff/q_i_1__299/O
                         net (fo=9, routed)           1.199    25.120    CPU/D_X_reg/reg_loop[1].dff/q_i_4__82_2[1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.124    25.244 r  CPU/D_X_reg/reg_loop[1].dff/q_i_23__4/O
                         net (fo=7, routed)           0.968    26.212    CPU/D_X_reg/reg_loop[7].dff/q_i_20__4
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.336 f  CPU/D_X_reg/reg_loop[7].dff/q_i_21__2/O
                         net (fo=18, routed)          1.064    27.400    CPU/D_X_reg/reg_loop[13].dff/q_i_8__2
    SLICE_X53Y93         LUT6 (Prop_lut6_I4_O)        0.124    27.524 r  CPU/D_X_reg/reg_loop[13].dff/q_i_9__12/O
                         net (fo=9, routed)           0.546    28.070    CPU/D_X_reg/reg_loop[30].dff/q_i_4__1_5
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.194 r  CPU/D_X_reg/reg_loop[30].dff/q_i_23__2/O
                         net (fo=4, routed)           0.597    28.791    CPU/D_X_reg/reg_loop[30].dff/q_i_23__2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.118    28.909 r  CPU/D_X_reg/reg_loop[30].dff/q_i_4__26/O
                         net (fo=1, routed)           0.659    29.568    CPU/D_X_reg/reg_loop[30].dff/q_i_4__26_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.326    29.894 r  CPU/D_X_reg/reg_loop[30].dff/q_i_2__145/O
                         net (fo=71, routed)          0.954    30.848    CPU/D_X_reg/reg_loop[30].dff/q_reg_3
    SLICE_X29Y93         LUT3 (Prop_lut3_I2_O)        0.118    30.966 r  CPU/D_X_reg/reg_loop[30].dff/q_i_1__210/O
                         net (fo=53, routed)          0.847    31.813    CPU/PC_reg/reg_loop[1].dff/in_enable0
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.523    37.985    CPU/PC_reg/reg_loop[1].dff/clk_out1
    SLICE_X14Y92         FDCE                                         r  CPU/PC_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.430    37.555    
                         clock uncertainty           -0.180    37.376    
    SLICE_X14Y92         FDCE (Setup_fdce_C_CE)      -0.371    37.005    CPU/PC_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X36Y94         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=1, routed)           0.137    -0.264    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/p_0_in[26]
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_i_1__30/O
                         net (fo=2, routed)           0.000    -0.219    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg_0
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/clk_out1
    SLICE_X37Y94         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg/C
                         clock pessimism             -0.218    -0.529    
                         clock uncertainty            0.180    -0.350    
    SLICE_X37Y94         FDCE (Hold_fdce_C_D)         0.092    -0.258    CPU/multdiv_unit/product_result_inst/reg_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.636%)  route 0.181ns (55.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.562    19.450    CPU/X_M_reg/reg_loop[8].dff/clk_out1
    SLICE_X57Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/X_M_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=2, routed)           0.181    19.777    CPU/M_W_reg/reg_loop[8].dff/q_reg_2
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[8].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
                         clock uncertainty            0.180    19.665    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.067    19.732    CPU/M_W_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.732    
                         arrival time                          19.777    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.340ns  (logic 0.232ns (68.279%)  route 0.108ns (31.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 19.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.574    19.462    CPU/F_D_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y91         FDCE                                         r  CPU/F_D_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.133    19.595 r  CPU/F_D_reg/reg_loop[3].dff/q_reg/Q
                         net (fo=1, routed)           0.108    19.703    CPU/F_D_reg/reg_loop[3].dff/q_reg_n_0
    SLICE_X13Y90         LUT3 (Prop_lut3_I0_O)        0.099    19.802 r  CPU/F_D_reg/reg_loop[3].dff/q_i_1__155/O
                         net (fo=1, routed)           0.000    19.802    CPU/D_X_reg/reg_loop[3].dff/p_0_out__1[0]
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[3].dff/clk_out1
    SLICE_X13Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
                         clock uncertainty            0.180    19.657    
    SLICE_X13Y90         FDCE (Hold_fdce_C_D)         0.099    19.756    CPU/D_X_reg/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.756    
                         arrival time                          19.802    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.514%)  route 0.125ns (37.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X30Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.125    -0.252    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[29]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__124/O
                         net (fo=1, routed)           0.000    -0.207    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X32Y96         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.091    -0.255    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.729%)  route 0.204ns (52.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/clk_out1
    SLICE_X28Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[35].dff/q_reg/Q
                         net (fo=7, routed)           0.204    -0.197    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg_5[0]
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.152 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_i_1__107/O
                         net (fo=1, routed)           0.000    -0.152    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/addsub_result[4]
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.841    -0.311    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/clk_out1
    SLICE_X30Y92         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.194    -0.505    
                         clock uncertainty            0.180    -0.326    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.120    -0.206    CPU/multdiv_unit/div_unit/working_register/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.167ns (53.674%)  route 0.144ns (46.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns = ( 19.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 19.461 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.573    19.461    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X12Y89         FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.167    19.628 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.144    19.772    CPU/D_X_reg/reg_loop[103].dff/q_reg_2
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.845    19.693    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X12Y90         FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.478    
                         clock uncertainty            0.180    19.657    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.057    19.714    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.714    
                         arrival time                          19.772    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.167%)  route 0.192ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.561    19.449    CPU/X_M_reg/reg_loop[0].dff/clk_out1
    SLICE_X55Y87         FDCE                                         r  CPU/X_M_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/X_M_reg/reg_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.192    19.787    CPU/M_W_reg/reg_loop[0].dff/q_reg_1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.832    19.680    CPU/M_W_reg/reg_loop[0].dff/clk_out1
    SLICE_X58Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.486    
                         clock uncertainty            0.180    19.665    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.063    19.728    CPU/M_W_reg/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.728    
                         arrival time                          19.787    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.680%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.572    -0.540    CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/clk_out1
    SLICE_X31Y97         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[60].dff/q_reg/Q
                         net (fo=4, routed)           0.160    -0.239    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[34]
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__132/O
                         net (fo=1, routed)           0.000    -0.194    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg_2[0]
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.843    -0.309    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/clk_out1
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg/C
                         clock pessimism             -0.215    -0.524    
                         clock uncertainty            0.180    -0.345    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.091    -0.254    CPU/multdiv_unit/div_unit/working_register/reg_loop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/X_M_reg/reg_loop[9].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/M_W_reg/reg_loop[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.452%)  route 0.175ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 19.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.560    19.448    CPU/X_M_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/X_M_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.146    19.594 r  CPU/X_M_reg/reg_loop[9].dff/q_reg/Q
                         net (fo=2, routed)           0.175    19.769    CPU/M_W_reg/reg_loop[9].dff/q_reg_1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.829    19.677    CPU/M_W_reg/reg_loop[9].dff/clk_out1
    SLICE_X53Y86         FDCE                                         r  CPU/M_W_reg/reg_loop[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.229    19.448    
                         clock uncertainty            0.180    19.627    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.077    19.704    CPU/M_W_reg/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.704    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[32].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[96].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.515%)  route 0.170ns (50.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns = ( 19.694 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 19.463 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.575    19.463    CPU/F_D_reg/reg_loop[32].dff/clk_out1
    SLICE_X12Y94         FDCE                                         r  CPU/F_D_reg/reg_loop[32].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.167    19.630 r  CPU/F_D_reg/reg_loop[32].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.800    CPU/D_X_reg/reg_loop[96].dff/q_reg_2
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.846    19.694    CPU/D_X_reg/reg_loop[96].dff/clk_out1
    SLICE_X13Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[96].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.476    
                         clock uncertainty            0.180    19.655    
    SLICE_X13Y94         FDCE (Hold_fdce_C_D)         0.077    19.732    CPU/D_X_reg/reg_loop[96].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.732    
                         arrival time                          19.800    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.023ns  (logic 0.707ns (10.066%)  route 6.316ns (89.934%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 37.975 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.854    24.616    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/reset_state
    SLICE_X44Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513    37.975    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/clk_out1
    SLICE_X44Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.430    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X44Y90         FDCE (Recov_fdce_C_CLR)     -0.405    36.961    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -24.616    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.660ns  (logic 0.707ns (10.615%)  route 5.953ns (89.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.491    24.253    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/reset_state
    SLICE_X40Y91         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/clk_out1
    SLICE_X40Y91         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.253    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             12.731ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.180    37.372    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.967    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.731    

Slack (MET) :             12.731ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.180    37.372    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.967    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.731    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.509ns  (logic 0.707ns (10.862%)  route 5.802ns (89.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.340    24.101    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/reset_state
    SLICE_X31Y87         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.516    37.978    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/clk_out1
    SLICE_X31Y87         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/C
                         clock pessimism             -0.430    37.548    
                         clock uncertainty           -0.180    37.369    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    36.964    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (36.002%)  route 0.292ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X34Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.292    -0.087    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_0
    SLICE_X33Y93         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X33Y93         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.369%)  route 0.447ns (70.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.172     0.092    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/reset_state
    SLICE_X32Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/clk_out1
    SLICE_X32Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.595    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.595    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.776    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.023ns  (logic 0.707ns (10.066%)  route 6.316ns (89.934%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 37.975 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.854    24.616    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/reset_state
    SLICE_X44Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513    37.975    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/clk_out1
    SLICE_X44Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.430    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X44Y90         FDCE (Recov_fdce_C_CLR)     -0.405    36.961    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -24.616    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.660ns  (logic 0.707ns (10.615%)  route 5.953ns (89.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.491    24.253    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/reset_state
    SLICE_X40Y91         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/clk_out1
    SLICE_X40Y91         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.253    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             12.731ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.180    37.372    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.967    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.731    

Slack (MET) :             12.731ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.180    37.372    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.967    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.731    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.509ns  (logic 0.707ns (10.862%)  route 5.802ns (89.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.340    24.101    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/reset_state
    SLICE_X31Y87         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.516    37.978    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/clk_out1
    SLICE_X31Y87         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/C
                         clock pessimism             -0.430    37.548    
                         clock uncertainty           -0.180    37.369    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    36.964    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (36.002%)  route 0.292ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X34Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.292    -0.087    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_0
    SLICE_X33Y93         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X33Y93         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
                         clock uncertainty            0.180    -0.325    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.369%)  route 0.447ns (70.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.172     0.092    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/reset_state
    SLICE_X32Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/clk_out1
    SLICE_X32Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
                         clock uncertainty            0.180    -0.349    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.416    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
                         clock uncertainty            0.180    -0.349    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.416    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
                         clock uncertainty            0.180    -0.325    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
                         clock uncertainty            0.180    -0.325    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.596    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.023ns  (logic 0.707ns (10.066%)  route 6.316ns (89.934%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 37.975 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.854    24.616    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/reset_state
    SLICE_X44Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513    37.975    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/clk_out1
    SLICE_X44Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.430    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X44Y90         FDCE (Recov_fdce_C_CLR)     -0.405    36.961    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -24.616    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.660ns  (logic 0.707ns (10.615%)  route 5.953ns (89.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.491    24.253    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/reset_state
    SLICE_X40Y91         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/clk_out1
    SLICE_X40Y91         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.253    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             12.731ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.180    37.372    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.967    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.731    

Slack (MET) :             12.731ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.180    37.372    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.967    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.731    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.509ns  (logic 0.707ns (10.862%)  route 5.802ns (89.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.340    24.101    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/reset_state
    SLICE_X31Y87         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.516    37.978    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/clk_out1
    SLICE_X31Y87         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/C
                         clock pessimism             -0.430    37.548    
                         clock uncertainty           -0.180    37.369    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    36.964    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (36.002%)  route 0.292ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X34Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.292    -0.087    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_0
    SLICE_X33Y93         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X33Y93         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
                         clock uncertainty            0.180    -0.325    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.369%)  route 0.447ns (70.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.172     0.092    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/reset_state
    SLICE_X32Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/clk_out1
    SLICE_X32Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
                         clock uncertainty            0.180    -0.349    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.416    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
                         clock uncertainty            0.180    -0.349    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.416    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
                         clock uncertainty            0.180    -0.325    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
                         clock uncertainty            0.180    -0.325    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
                         clock uncertainty            0.180    -0.346    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.438    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.596    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.364ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.023ns  (logic 0.707ns (10.066%)  route 6.316ns (89.934%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 37.975 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.854    24.616    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/reset_state
    SLICE_X44Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513    37.975    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/clk_out1
    SLICE_X44Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.430    37.545    
                         clock uncertainty           -0.161    37.384    
    SLICE_X44Y90         FDCE (Recov_fdce_C_CLR)     -0.405    36.979    CPU/multdiv_unit/product_result_inst/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -24.616    
  -------------------------------------------------------------------
                         slack                                 12.364    

Slack (MET) :             12.747ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.660ns  (logic 0.707ns (10.615%)  route 5.953ns (89.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.491    24.253    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/reset_state
    SLICE_X40Y91         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/clk_out1
    SLICE_X40Y91         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    37.000    CPU/multdiv_unit/division_result_inst/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.000    
                         arrival time                         -24.253    
  -------------------------------------------------------------------
                         slack                                 12.747    

Slack (MET) :             12.750ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.161    37.390    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.985    CPU/multdiv_unit/mult_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.750    

Slack (MET) :             12.750ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.643ns  (logic 0.707ns (10.642%)  route 5.936ns (89.358%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.474    24.236    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/reset_state
    SLICE_X32Y92         FDCE                                         f  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519    37.981    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/clk_out1
    SLICE_X32Y92         FDCE                                         r  CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.430    37.551    
                         clock uncertainty           -0.161    37.390    
    SLICE_X32Y92         FDCE (Recov_fdce_C_CLR)     -0.405    36.985    CPU/multdiv_unit/mult_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                 12.750    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    37.000    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.000    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.656ns  (logic 0.707ns (10.622%)  route 5.949ns (89.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.487    24.248    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X41Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X41Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    37.000    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.000    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.881ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.509ns  (logic 0.707ns (10.862%)  route 5.802ns (89.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.340    24.101    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/reset_state
    SLICE_X31Y87         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.516    37.978    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/clk_out1
    SLICE_X31Y87         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg/C
                         clock pessimism             -0.430    37.548    
                         clock uncertainty           -0.161    37.387    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    36.982    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                 12.881    

Slack (MET) :             12.906ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    37.000    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.000    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.906    

Slack (MET) :             12.906ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    37.000    CPU/multdiv_unit/div_unit/working_register/reg_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.000    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.906    

Slack (MET) :             12.906ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.502ns  (logic 0.707ns (10.873%)  route 5.795ns (89.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 17.592 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.639    17.592    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X39Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.459    18.051 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=72, routed)          2.796    20.847    CPU/D_X_reg/reg_loop[30].dff/q_reg_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.124    20.971 r  CPU/D_X_reg/reg_loop[30].dff/q_i_3__132/O
                         net (fo=66, routed)          0.666    21.637    CPU/D_X_reg/reg_loop[6].dff/q_reg_7
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124    21.761 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         2.333    24.094    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/reset_state
    SLICE_X39Y91         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    37.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/clk_out1
    SLICE_X39Y91         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg/C
                         clock pessimism             -0.413    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.405    37.000    CPU/multdiv_unit/div_unit/working_register/reg_loop[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.000    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (36.002%)  route 0.292ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.570    -0.542    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X34Y93         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.378 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.292    -0.087    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_0
    SLICE_X33Y93         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X33Y93         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[41].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.168     0.088    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/reset_state
    SLICE_X33Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/clk_out1
    SLICE_X33Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.369%)  route 0.447ns (70.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.172     0.092    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/reset_state
    SLICE_X32Y94         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/clk_out1
    SLICE_X32Y94         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X32Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.595    CPU/multdiv_unit/div_unit/working_register/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.276%)  route 0.472ns (71.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.197     0.117    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/reset_state
    SLICE_X30Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/clk_out1
    SLICE_X30Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg/C
                         clock pessimism             -0.218    -0.528    
    SLICE_X30Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.595    CPU/multdiv_unit/div_unit/working_register/reg_loop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.670%)  route 0.486ns (72.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.211     0.131    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X28Y93         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X28Y93         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.194    -0.504    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.584%)  route 0.514ns (73.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.571    -0.541    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X31Y93         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.275    -0.125    CPU/D_X_reg/reg_loop[6].dff/prev_stall
    SLICE_X33Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.080 f  CPU/D_X_reg/reg_loop[6].dff/q_i_2__102/O
                         net (fo=271, routed)         0.238     0.158    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/reset_state
    SLICE_X33Y95         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.842    -0.310    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/clk_out1
    SLICE_X33Y95         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg/C
                         clock pessimism             -0.215    -0.525    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    CPU/multdiv_unit/div_unit/working_register/reg_loop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.776    





