// Seed: 2654357306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_0 = 0;
  inout wire id_5;
  output supply0 id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
  ;
  assign id_4 = 1 - -1;
endmodule
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  tri  id_3,
    input  wire id_4,
    input  tri  id_5
);
  logic ["" : 1] id_7;
  ;
  wire [-1 : -1 'b0] module_1;
  assign id_0 = 1;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_1 = id_5;
endmodule
