// Seed: 3337725455
module module_0 ();
  wire id_1;
  assign module_1.type_5 = 0;
  assign id_2 = -1;
  assign module_2.id_14 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  tri0 id_2 = !1 == 1'b0;
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    output uwire id_4,
    output tri1 id_5,
    input wor id_6,
    id_16,
    output tri id_7,
    output tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wire id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14
);
  wire id_17;
  module_0 modCall_1 ();
  assign id_2  = id_0;
  assign id_10 = id_14;
endmodule
