#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Feb 25 22:22:29 2017
# Process ID: 7460
# Current directory: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4436 E:\Xilinx\Artix-7\Workspace-DDR3\mig_7series_0_ex\mig_7series_0_ex.xpr
# Log file: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.xpr
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
reset_run mig_7series_0_synth_1
launch_runs -jobs 2 mig_7series_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_wiz_0 -dir e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
export_simulation -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports sys_clk_i N11
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
close_hw
