#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  4 15:28:03 2022
# Process ID: 189521
# Current directory: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/vivado.jou
# Running On: benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation, OS: Linux, CPU Frequency: 4791.665 MHz, CPU Physical cores: 6, Host memory: 33229 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.105 ; gain = 0.000 ; free physical = 11257 ; free virtual = 18618
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0.dcp' for cell 'design_1_i/axis_subset_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/design_1_rgb_to_yuv422_0.dcp' for cell 'design_1_i/rgb_to_yuv422'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_CLK0_0/design_1_rst_ps7_0_100M_CLK0_0.dcp' for cell 'design_1_i/rst_ps7_0_100M_CLK0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.dcp' for cell 'design_1_i/rst_ps7_0_142M'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0.dcp' for cell 'design_1_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_sobel_v1_0_0_0/design_1_sobel_v1_0_0_0.dcp' for cell 'design_1_i/sobel_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_zed_hdmi_iic_0_0/design_1_zed_hdmi_iic_0_0.dcp' for cell 'design_1_i/zed_hdmi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_zed_hdmi_out_0_0/design_1_zed_hdmi_out_0_0.dcp' for cell 'design_1_i/zed_hdmi_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/csc'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/hcr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/hsc'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/bd_3a92_input_size_set_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/input_size_set'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_4/bd_3a92_ltr_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/ltr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_10/bd_3a92_reset_sel_axis_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/reset_sel_axis'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_11/bd_3a92_rst_axis_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/rst_axis'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_0/bd_3a92_smartconnect_0_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/vsc'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_9/bd_3a92_xbar_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_13/bd_3a92_m00_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_21/bd_3a92_auto_ss_slidr_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_14/bd_3a92_m01_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_22/bd_3a92_auto_ss_slidr_1.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m02_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_15/bd_3a92_m02_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_23/bd_3a92_auto_ss_slidr_2.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_16/bd_3a92_m04_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_24/bd_3a92_auto_ss_slidr_3.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_17/bd_3a92_m05_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_18/bd_3a92_m06_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_19/bd_3a92_m07_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_25/bd_3a92_auto_ss_slidr_4.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m08_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_20/bd_3a92_m08_regslice_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_26/bd_3a92_auto_ss_slid_0.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_27/bd_3a92_auto_ss_slid_1.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/s01_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_28/bd_3a92_auto_ss_slid_2.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/s02_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_29/bd_3a92_auto_ss_slid_3.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/s04_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_30/bd_3a92_auto_ss_slid_4.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/s05_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_31/bd_3a92_auto_ss_slid_5.dcp' for cell 'design_1_i/rgb_to_yuv422/U0/video_router/s08_couplers/auto_ss_slid'
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3154.105 ; gain = 0.000 ; free physical = 10640 ; free virtual = 18016
INFO: [Netlist 29-17] Analyzing 2114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_10/bd_3a92_reset_sel_axis_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_10/bd_3a92_reset_sel_axis_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_sobel_v1_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_sobel_v1_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_zed_hdmi_iic_0_0/design_1_zed_hdmi_iic_0_0_board.xdc] for cell 'design_1_i/zed_hdmi_iic_0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_zed_hdmi_iic_0_0/design_1_zed_hdmi_iic_0_0_board.xdc] for cell 'design_1_i/zed_hdmi_iic_0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_CLK0_0/design_1_rst_ps7_0_100M_CLK0_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_CLK0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_CLK0_0/design_1_rst_ps7_0_100M_CLK0_0.xdc] for cell 'design_1_i/rst_ps7_0_100M_CLK0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_CLK0_0/design_1_rst_ps7_0_100M_CLK0_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_CLK0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_CLK0_0/design_1_rst_ps7_0_100M_CLK0_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M_CLK0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_11/bd_3a92_rst_axis_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/rst_axis/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_11/bd_3a92_rst_axis_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/rst_axis/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_11/bd_3a92_rst_axis_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/rst_axis/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_11/bd_3a92_rst_axis_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/rst_axis/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_10/bd_3a92_reset_sel_axis_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_10/bd_3a92_reset_sel_axis_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/reset_sel_axis/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_3/bd_ddf0_psr_aclk1_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_3/bd_ddf0_psr_aclk1_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_3/bd_ddf0_psr_aclk1_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_3/bd_ddf0_psr_aclk1_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_2/bd_ddf0_psr_aclk_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_2/bd_ddf0_psr_aclk_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_2/bd_ddf0_psr_aclk_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_2/bd_ddf0_psr_aclk_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_1/bd_ddf0_psr0_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_1/bd_ddf0_psr0_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_1/bd_ddf0_psr0_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_1/ip/ip_1/bd_ddf0_psr0_0_board.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.168750 which will be rounded to 0.169 to ensure it is an integer multiple of 1 picosecond [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/Material/AVNET_ZED_HDMI/2014_1/code/constraints/zedboard_hdmi_display.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/benchmarker/FPGAProject/Material/AVNET_ZED_HDMI/2014_1/code/constraints/zedboard_hdmi_display.xdc:101]
INFO: [Timing 38-2] Deriving generated clocks [/home/benchmarker/FPGAProject/Material/AVNET_ZED_HDMI/2014_1/code/constraints/zedboard_hdmi_display.xdc:101]
create_generated_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3721.172 ; gain = 503.039 ; free physical = 9864 ; free virtual = 17302
Finished Parsing XDC File [/home/benchmarker/FPGAProject/Material/AVNET_ZED_HDMI/2014_1/code/constraints/zedboard_hdmi_display.xdc]
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/vsc/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/bd_3a92_vsc_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/vsc/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/hsc/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/hsc/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_4/bd_3a92_ltr_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/ltr/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_4/bd_3a92_ltr_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/ltr/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/csc/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/csc/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_13/bd_3a92_m00_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_13/bd_3a92_m00_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_14/bd_3a92_m01_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_14/bd_3a92_m01_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_15/bd_3a92_m02_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_15/bd_3a92_m02_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_16/bd_3a92_m04_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_16/bd_3a92_m04_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_17/bd_3a92_m05_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_17/bd_3a92_m05_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_18/bd_3a92_m06_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_18/bd_3a92_m06_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m06_couplers/m06_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_19/bd_3a92_m07_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_19/bd_3a92_m07_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m07_couplers/m07_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_20/bd_3a92_m08_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_20/bd_3a92_m08_regslice_0_clocks.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/video_router/m08_couplers/m08_regslice/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/hcr/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/bd_3a92_hcr_0.xdc] for cell 'design_1_i/rgb_to_yuv422/U0/hcr/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Project 1-1714] 296 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3969.293 ; gain = 0.000 ; free physical = 9930 ; free virtual = 17368
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 916 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 138 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 576 instances
  RAM64X1S => RAM64X1S (RAMS64E): 192 instances

61 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3969.293 ; gain = 815.188 ; free physical = 9930 ; free virtual = 17368
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3969.293 ; gain = 0.000 ; free physical = 9918 ; free virtual = 17356

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e6608cad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3969.293 ; gain = 0.000 ; free physical = 9896 ; free virtual = 17334

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_10 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_12, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/tmp_reg_823_pp0_iter1_reg[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/flow_control_loop_pipe_sequential_init_U/x_fu_138[11]_i_4, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/tmp_reg_792_pp0_iter1_reg[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/csc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[4]_i_2, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/icmp_ln168_reg_1298_pp0_iter1_reg[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/hcr/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240/mac_muladd_8ns_16s_26s_26_4_1_U59/bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/x_fu_174[10]_i_4, which resulted in an inversion of 35 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/flow_control_loop_pipe_sequential_init_U/add_ln627_reg_360[2]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_90[8]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_enable_reg_pp0_iter1_i_1__1 into driver instance design_1_i/rgb_to_yuv422/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/mem_reg_i_9__0, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/SRL_SIG_reg[15][0]_srl16_i_1__0 into driver instance design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/SRL_SIG_reg[15][0]_srl16_i_7__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/tmp_reg_786_pp0_iter1_reg[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/hsc/inst/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[5]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/icmp_ln380_reg_382[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/ltr/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_380_2_fu_96/flow_control_loop_pipe_sequential_init_U/j_fu_98[10]_i_4, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/icmp_ln895_reg_382[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/vsc/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_895_2_fu_104/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[0]_i_2, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/flow_control_loop_pipe_sequential_init_U/add_ln207_reg_360[2]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_229/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_90[8]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/icmp_ln252_reg_1317[0]_i_1 into driver instance design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_27s_27_4_1_U94/bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1_DSP48_5_U/ram_reg_0_i_16, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][87]_i_1 into driver instance design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[1]_INST_0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 54 inverter(s) to 194 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 899dc4bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9699 ; free virtual = 17137
INFO: [Opt 31-389] Phase Retarget created 353 cells and removed 720 cells
INFO: [Opt 31-1021] In phase Retarget, 370 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 73ff4b35

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9699 ; free virtual = 17137
INFO: [Opt 31-389] Phase Constant propagation created 1002 cells and removed 2491 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2445 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f3eac211

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9701 ; free virtual = 17137
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6133 cells
INFO: [Opt 31-1021] In phase Sweep, 436 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f3eac211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9699 ; free virtual = 17136
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f3eac211

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9699 ; free virtual = 17136
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f3eac211

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9699 ; free virtual = 17136
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             353  |             720  |                                            370  |
|  Constant propagation         |            1002  |            2491  |                                           2445  |
|  Sweep                        |               0  |            6133  |                                            436  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            193  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3991.328 ; gain = 0.000 ; free physical = 9698 ; free virtual = 17134
Ending Logic Optimization Task | Checksum: d26bc056

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3991.328 ; gain = 1.000 ; free physical = 9698 ; free virtual = 17134

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 186906d26

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9644 ; free virtual = 17080
Ending Power Optimization Task | Checksum: 186906d26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.492 ; gain = 572.164 ; free physical = 9685 ; free virtual = 17121

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c3326278

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9701 ; free virtual = 17137
Ending Final Cleanup Task | Checksum: 1c3326278

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9696 ; free virtual = 17132

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9696 ; free virtual = 17132
Ending Netlist Obfuscation Task | Checksum: 1c3326278

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9696 ; free virtual = 17132
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 4563.492 ; gain = 594.199 ; free physical = 9696 ; free virtual = 17132
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9653 ; free virtual = 17092
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9615 ; free virtual = 17068
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9500 ; free virtual = 16952
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d80b17a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9500 ; free virtual = 16952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9500 ; free virtual = 16952

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14007a71e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9542 ; free virtual = 16994

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1720ca50b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9535 ; free virtual = 16987

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1720ca50b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9535 ; free virtual = 16987
Phase 1 Placer Initialization | Checksum: 1720ca50b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9538 ; free virtual = 16990

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 239317fad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9482 ; free virtual = 16933

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19e3c8df5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9487 ; free virtual = 16928

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19e3c8df5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9487 ; free virtual = 16928

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 79 LUTNM shape to break, 1892 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 64, two critical 15, total 79, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 868 nets or LUTs. Breaked 79 LUTs, combined 789 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9470 ; free virtual = 16923
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9469 ; free virtual = 16922
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9469 ; free virtual = 16922

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           79  |            789  |                   868  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           48  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            9  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          136  |            789  |                   874  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 89a563ea

Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9470 ; free virtual = 16923
Phase 2.4 Global Placement Core | Checksum: a4e885f1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9429 ; free virtual = 16894
Phase 2 Global Placement | Checksum: a4e885f1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:35 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9443 ; free virtual = 16908

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8def4f8c

Time (s): cpu = 00:01:49 ; elapsed = 00:00:36 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9438 ; free virtual = 16906

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ff9460cf

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9409 ; free virtual = 16874

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1010bc1cb

Time (s): cpu = 00:02:02 ; elapsed = 00:00:41 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9412 ; free virtual = 16877

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e9ca0c6e

Time (s): cpu = 00:02:02 ; elapsed = 00:00:41 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9412 ; free virtual = 16877

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: bee1af62

Time (s): cpu = 00:02:18 ; elapsed = 00:00:45 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9430 ; free virtual = 16890

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b010f171

Time (s): cpu = 00:02:28 ; elapsed = 00:00:54 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9412 ; free virtual = 16873

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d25af010

Time (s): cpu = 00:02:29 ; elapsed = 00:00:56 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9416 ; free virtual = 16876

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19b33d979

Time (s): cpu = 00:02:29 ; elapsed = 00:00:56 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9416 ; free virtual = 16876

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a785b54f

Time (s): cpu = 00:02:50 ; elapsed = 00:01:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16871
Phase 3 Detail Placement | Checksum: 1a785b54f

Time (s): cpu = 00:02:50 ; elapsed = 00:01:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16872

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215e2c331

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.731 | TNS=-79.799 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc2b73f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9406 ; free virtual = 16859
INFO: [Place 46-33] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/SS[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b5aa558b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9404 ; free virtual = 16857
Phase 4.1.1.1 BUFG Insertion | Checksum: 215e2c331

Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9404 ; free virtual = 16857

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.332. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26dd80518

Time (s): cpu = 00:03:35 ; elapsed = 00:01:29 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853

Time (s): cpu = 00:03:35 ; elapsed = 00:01:29 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853
Phase 4.1 Post Commit Optimization | Checksum: 26dd80518

Time (s): cpu = 00:03:35 ; elapsed = 00:01:29 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26dd80518

Time (s): cpu = 00:03:35 ; elapsed = 00:01:29 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26dd80518

Time (s): cpu = 00:03:36 ; elapsed = 00:01:29 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853
Phase 4.3 Placer Reporting | Checksum: 26dd80518

Time (s): cpu = 00:03:36 ; elapsed = 00:01:30 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853

Time (s): cpu = 00:03:36 ; elapsed = 00:01:30 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9401 ; free virtual = 16853
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2aa33cadf

Time (s): cpu = 00:03:36 ; elapsed = 00:01:30 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9400 ; free virtual = 16853
Ending Placer Task | Checksum: 1e4f86b43

Time (s): cpu = 00:03:36 ; elapsed = 00:01:30 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9400 ; free virtual = 16853
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:39 ; elapsed = 00:01:31 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9449 ; free virtual = 16902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9362 ; free virtual = 16887
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9424 ; free virtual = 16897
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9413 ; free virtual = 16886
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9411 ; free virtual = 16884
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 16.50s |  WALL: 3.93s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9386 ; free virtual = 16860

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-1.574 |
Phase 1 Physical Synthesis Initialization | Checksum: 1634b03b3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9379 ; free virtual = 16853
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-1.574 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-1.892 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9374 ; free virtual = 16848
Phase 2 DSP Register Optimization | Checksum: 1b9136fb6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9374 ; free virtual = 16848

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-1.892 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[5].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_21
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-1.573 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[2].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_24
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-1.274 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_23
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-1.104 |
INFO: [Physopt 32-665] Processed cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-1.104 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.091 | TNS=-1.010 |
INFO: [Physopt 32-665] Processed cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.091 | TNS=-1.010 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[2].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_24__0
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-0.918 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/or_ln105_1_reg_1111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_reg_1111_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_reg_1111[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_fu_427_p2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.077 | TNS=-0.893 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_23__0
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.816 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[10].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K22_2_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.746 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[13].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K22_2_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.675 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[5].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K22_2_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.605 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/K22_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K11_2[15]_i_3_n_5.  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K11_2[15]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_K11_2[15]_i_3_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-0.488 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_fu_427_p2.  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_reg_1111[0]_i_2_comp
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_fu_427_p2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-0.466 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.043 | TNS=-0.412 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/or_ln105_1_fu_427_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/icmp_ln103_1_fu_379_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/icmp_ln103_1_fu_379_p2_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/flow_control_loop_pipe_sequential_init_U/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.040 | TNS=-0.370 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.037 | TNS=-0.330 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/ram_reg_0_63_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/E[0].  Re-placed instance design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/p_reg_reg_i_1__4
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/vsc/inst/vscale_core_polyphase_U0/grp_vscale_core_polyphase_Pipeline_loop_width_for_procpix_fu_247/mac_muladd_16s_8ns_24s_25_4_1_U82/bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1_DSP48_1_U/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.183 |
INFO: [Physopt 32-702] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_23__1
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.149 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.107 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.094 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[8].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/p_reg_reg_i_18
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/C[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.081 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ROffset[7].  Re-placed instance design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/int_ROffset_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/csc/inst/CTRL_s_axi_U/ROffset[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.072 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[0].  Re-placed instance design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.064 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[1].  Re-placed instance design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.055 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[2].  Re-placed instance design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.046 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[3].  Re-placed instance design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.038 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[8].  Re-placed instance design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.029 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[9].  Re-placed instance design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn_reg[15]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.009 | TNS=-0.021 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[17].  Re-placed instance design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.012 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[33].  Re-placed instance design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[33]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/video_router/m04_couplers/m04_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.005 | TNS=-0.006 |
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/S_AXI_HP1_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arsize[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sr_axi_aruser__0[140].  Re-placed instance design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[140]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sr_axi_aruser__0[140]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.004 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arsize[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.001 |
INFO: [Physopt 32-702] Processed net design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry.  Re-placed instance design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-735] Processed net design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.001 |
INFO: [Physopt 32-663] Processed net design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[3].  Re-placed instance design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/rgb_to_yuv422/U0/video_router/m05_couplers/m05_regslice/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1cba5f570

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9360 ; free virtual = 16834

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 1cba5f570

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9360 ; free virtual = 16834
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9360 ; free virtual = 16834
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |         -0.318  |           16  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.332  |          1.892  |           32  |              0  |                    35  |           0  |           2  |  00:00:09  |
|  Total          |          0.332  |          1.574  |           48  |              0  |                    36  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9360 ; free virtual = 16834
Ending Physical Synthesis Task | Checksum: 1266b72f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9360 ; free virtual = 16834
INFO: [Common 17-83] Releasing license: Implementation
286 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9381 ; free virtual = 16855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9301 ; free virtual = 16842
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9362 ; free virtual = 16856
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7632b6d9 ConstDB: 0 ShapeSum: 2abc11b8 RouteDB: 0
Post Restoration Checksum: NetGraph: 688fcebd NumContArr: 4360d7a8 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: abf0a665

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9209 ; free virtual = 16718

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: abf0a665

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9177 ; free virtual = 16686

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: abf0a665

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9178 ; free virtual = 16687
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 177ddaf30

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9144 ; free virtual = 16652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.022 | TNS=-0.044 | WHS=-0.296 | THS=-758.993|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 183920810

Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9157 ; free virtual = 16658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.022 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 21bce36ec

Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9149 ; free virtual = 16650

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40214
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 40214
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21b92027e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9140 ; free virtual = 16641

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21b92027e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9140 ; free virtual = 16641
Phase 3 Initial Routing | Checksum: ff7a8255

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9127 ; free virtual = 16634

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5170
 Number of Nodes with overlaps = 1173
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.583 | TNS=-38.397| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 103bbe95e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:20 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9133 ; free virtual = 16628

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.837 | TNS=-55.618| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b7d3726f

Time (s): cpu = 00:02:55 ; elapsed = 00:01:30 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9138 ; free virtual = 16633
Phase 4 Rip-up And Reroute | Checksum: 1b7d3726f

Time (s): cpu = 00:02:55 ; elapsed = 00:01:30 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9138 ; free virtual = 16633

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15447f269

Time (s): cpu = 00:03:01 ; elapsed = 00:01:31 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9133 ; free virtual = 16629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.583 | TNS=-18.292| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: cc8392fa

Time (s): cpu = 00:03:02 ; elapsed = 00:01:32 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9133 ; free virtual = 16628

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cc8392fa

Time (s): cpu = 00:03:02 ; elapsed = 00:01:32 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9133 ; free virtual = 16628
Phase 5 Delay and Skew Optimization | Checksum: cc8392fa

Time (s): cpu = 00:03:02 ; elapsed = 00:01:32 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9133 ; free virtual = 16628

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13a1adb21

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9136 ; free virtual = 16635
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.579 | TNS=-14.722| WHS=-0.022 | THS=-0.027 |

Phase 6.1 Hold Fix Iter | Checksum: 11848929e

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9136 ; free virtual = 16635
Phase 6 Post Hold Fix | Checksum: 18605d299

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9136 ; free virtual = 16635

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.05053 %
  Global Horizontal Routing Utilization  = 12.126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y78 -> INT_L_X42Y78
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y89 -> INT_L_X30Y89

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1088b665e

Time (s): cpu = 00:03:10 ; elapsed = 00:01:34 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9135 ; free virtual = 16634

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1088b665e

Time (s): cpu = 00:03:10 ; elapsed = 00:01:35 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9135 ; free virtual = 16630

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fbb2f611

Time (s): cpu = 00:03:19 ; elapsed = 00:01:43 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9114 ; free virtual = 16613

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 147f57c08

Time (s): cpu = 00:03:26 ; elapsed = 00:01:45 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9121 ; free virtual = 16620
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.579 | TNS=-14.722| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 147f57c08

Time (s): cpu = 00:03:26 ; elapsed = 00:01:45 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9120 ; free virtual = 16619
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:26 ; elapsed = 00:01:45 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9187 ; free virtual = 16686

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
305 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:45 ; elapsed = 00:01:50 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9187 ; free virtual = 16686
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9091 ; free virtual = 16660
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 4563.492 ; gain = 0.000 ; free physical = 9174 ; free virtual = 16692
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 4578.293 ; gain = 14.801 ; free physical = 9114 ; free virtual = 16640
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 4606.043 ; gain = 27.750 ; free physical = 9033 ; free virtual = 16542
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
317 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 4662.086 ; gain = 56.043 ; free physical = 9082 ; free virtual = 16602
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg input design_1_i/rgb_to_yuv422/U0/csc/inst/v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 52 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/rgb_to_yuv422/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 48 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 4977.027 ; gain = 314.941 ; free physical = 8921 ; free virtual = 16458
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 15:34:26 2022...
