{"vcs1":{"timestamp_begin":1763719967.316631903, "rt":0.88, "ut":0.59, "st":0.26}}
{"vcselab":{"timestamp_begin":1763719968.371215201, "rt":0.64, "ut":0.49, "st":0.12}}
{"link":{"timestamp_begin":1763719969.093861596, "rt":0.52, "ut":0.36, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1763719966.780220495}
{"VCS_COMP_START_TIME": 1763719966.780220495}
{"VCS_COMP_END_TIME": 1763719969.723596493}
{"VCS_USER_OPTIONS": "-full64 -sverilog tb_reg_with_en.sv reg_with_en.sv -o simv_reg"}
{"vcs1": {"peak_mem": 376284}}
{"vcselab": {"peak_mem": 237516}}
