// Seed: 1430368904
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd15
) (
    output tri id_0,
    output wire id_1,
    output wire id_2,
    input tri1 id_3,
    output supply1 _id_4,
    input tri1 id_5[id_4 : 1  -  1],
    input supply1 id_6
);
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd96
) (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  output tri0 id_2;
  output wire id_1;
  bit id_4, _id_5;
  assign id_2 = 1;
  logic id_6 = id_5;
  assign id_1 = id_4;
  initial
    #1 begin : LABEL_0
      #1 $unsigned(13);
      ;
    end
  generate
    assign id_3[id_5] = id_6 == id_6;
  endgenerate
  always id_4 <= -1 + -1;
endmodule
program module_3 #(
    parameter id_14 = 32'd13,
    parameter id_3  = 32'd67,
    parameter id_5  = 32'd18,
    parameter id_7  = 32'd60,
    parameter id_8  = 32'd29
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  output wire id_15;
  inout wire _id_14;
  input wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire _id_8;
  input wire _id_7;
  output wire id_6;
  inout wire _id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16, id_17, id_18;
  logic [7:0] id_19;
  module_2 modCall_1 (
      id_6,
      id_11,
      id_19
  );
  assign id_14 = id_19[(1&&-1)][1 : id_14];
  assign id_12[id_8|id_7][-1][id_3-id_5] = id_18;
  wire id_20;
  ;
  wire id_21;
  wire id_22;
  wire id_23;
endprogram
