Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Oct 31 16:02:55 2024
| Host         : CEAT-ENDV350-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_demo_timing_summary_routed.rpt -pb top_demo_timing_summary_routed.pb -rpx top_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: sysclk_125mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dut1/clk_count_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92)
-------------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  110          inf        0.000                      0                  110           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.568ns  (logic 5.062ns (30.553%)  route 11.506ns (69.447%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sw_IBUF[0]_inst/O
                         net (fo=35, routed)          4.655     6.084    driver/sw_IBUF[0]
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.208 r  driver/sseg_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.851    13.059    sseg_cb_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.509    16.568 r  sseg_cb_OBUF_inst/O
                         net (fo=0)                   0.000    16.568    sseg_cb
    H17                                                               r  sseg_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.640ns  (logic 5.166ns (33.028%)  route 10.474ns (66.972%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sw_IBUF[0]_inst/O
                         net (fo=35, routed)          4.427     5.856    driver/sw_IBUF[0]
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.980 r  driver/sseg_ca_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.313     6.293    driver/sseg_ca_OBUF_inst_i_3_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.417 r  driver/sseg_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.734    12.151    sseg_ca_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.489    15.640 r  sseg_ca_OBUF_inst/O
                         net (fo=0)                   0.000    15.640    sseg_ca
    H19                                                               r  sseg_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.132ns  (logic 5.185ns (34.266%)  route 9.947ns (65.734%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sw_IBUF[0]_inst/O
                         net (fo=35, routed)          4.425     5.854    driver/sw_IBUF[0]
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.978 r  driver/sseg_cd_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.519     6.497    driver/sseg_cd_OBUF_inst_i_2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.621 r  driver/sseg_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.003    11.624    sseg_cd_OBUF
    K21                  OBUF (Prop_obuf_I_O)         3.508    15.132 r  sseg_cd_OBUF_inst/O
                         net (fo=0)                   0.000    15.132    sseg_cd
    K21                                                               r  sseg_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.030ns  (logic 5.057ns (33.646%)  route 9.973ns (66.354%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sw_IBUF[0]_inst/O
                         net (fo=35, routed)          4.473     5.902    driver/sw_IBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.026 r  driver/sseg_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.500    11.526    sseg_cf_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.504    15.030 r  sseg_cf_OBUF_inst/O
                         net (fo=0)                   0.000    15.030    sseg_cf
    H18                                                               r  sseg_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.978ns  (logic 5.063ns (33.801%)  route 9.916ns (66.199%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 f  sw_IBUF[0]_inst/O
                         net (fo=35, routed)          4.694     6.123    driver/sw_IBUF[0]
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  driver/sseg_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.222    11.468    sseg_cc_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.510    14.978 r  sseg_cc_OBUF_inst/O
                         net (fo=0)                   0.000    14.978    sseg_cc
    K18                                                               r  sseg_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sseg_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.288ns  (logic 5.200ns (36.395%)  route 9.088ns (63.605%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.956     5.396    driver/sw_IBUF[3]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.520 r  driver/sseg_cg_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.326     5.846    driver/sseg_cg_OBUF_inst_i_2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.970 r  driver/sseg_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.806    10.776    sseg_cg_OBUF
    L19                  OBUF (Prop_obuf_I_O)         3.513    14.288 r  sseg_cg_OBUF_inst/O
                         net (fo=0)                   0.000    14.288    sseg_cg
    L19                                                               r  sseg_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            sseg_dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.048ns  (logic 5.056ns (35.992%)  route 8.992ns (64.008%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           4.008     5.438    driver/btn_IBUF[2]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.562 r  driver/sseg_dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.984    10.546    sseg_dp_OBUF
    K20                  OBUF (Prop_obuf_I_O)         3.503    14.048 r  sseg_dp_OBUF_inst/O
                         net (fo=0)                   0.000    14.048    sseg_dp
    K20                                                               r  sseg_dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.965ns  (logic 5.049ns (36.157%)  route 8.916ns (63.843%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    T6                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sw_IBUF[0]_inst/O
                         net (fo=35, routed)          4.143     5.572    driver/sw_IBUF[0]
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.696 r  driver/sseg_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.773    10.469    sseg_ce_OBUF
    M20                  OBUF (Prop_obuf_I_O)         3.497    13.965 r  sseg_ce_OBUF_inst/O
                         net (fo=0)                   0.000    13.965    sseg_ce
    M20                                                               r  sseg_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.864ns  (logic 4.377ns (40.289%)  route 6.487ns (59.711%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE                         0.000     0.000 r  driver/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  driver/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=15, routed)          1.305     1.823    driver/CURRENT_STATE[1]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.146     1.969 r  driver/sseg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.182     7.151    sseg_an_OBUF[3]
    J20                  OBUF (Prop_obuf_I_O)         3.713    10.864 r  sseg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.864    sseg_an[3]
    J20                                                               r  sseg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 4.144ns (39.855%)  route 6.253ns (60.145%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE                         0.000     0.000 r  driver/FSM_sequential_CURRENT_STATE_reg[0]/C
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  driver/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=15, routed)          0.634     1.152    driver/CURRENT_STATE[0]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.124     1.276 r  driver/sseg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.619     6.895    sseg_an_OBUF[1]
    H20                  OBUF (Prop_obuf_I_O)         3.502    10.397 r  sseg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.397    sseg_an[1]
    H20                                                               r  sseg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/state_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/state_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.993%)  route 0.146ns (44.007%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  dut/state_reg[0][1]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/state_reg[0][1]/Q
                         net (fo=10, routed)          0.146     0.287    dut/state_reg_n_0_[0][1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  dut/state[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    dut/state[0][1]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  dut/state_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/state_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/state_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.214%)  route 0.177ns (48.786%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  dut/state_reg[0][1]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/state_reg[0][1]/Q
                         net (fo=10, routed)          0.177     0.318    dut/state_reg_n_0_[0][1]
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.363 r  dut/state[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    dut/state[0][0]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  dut/state_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/state_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/state_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE                         0.000     0.000 r  dut/state_reg[0][2]/C
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/state_reg[0][2]/Q
                         net (fo=10, routed)          0.181     0.322    dut/state_reg_n_0_[0][2]
    SLICE_X1Y26          LUT4 (Prop_lut4_I0_O)        0.043     0.365 r  dut/state[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    dut/state[0][3]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  dut/state_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[7]/C
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    CURRENT_COUNT_reg[7]
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  CURRENT_COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    CURRENT_COUNT_reg[4]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  CURRENT_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[11]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    CURRENT_COUNT_reg[11]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  CURRENT_COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    CURRENT_COUNT_reg[8]_i_1_n_4
    SLICE_X33Y51         FDRE                                         r  CURRENT_COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[15]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    CURRENT_COUNT_reg[15]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  CURRENT_COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    CURRENT_COUNT_reg[12]_i_1_n_4
    SLICE_X33Y52         FDRE                                         r  CURRENT_COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[3]/C
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    CURRENT_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  CURRENT_COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    CURRENT_COUNT_reg[0]_i_2_n_4
    SLICE_X33Y49         FDRE                                         r  CURRENT_COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[4]/C
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    CURRENT_COUNT_reg[4]
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  CURRENT_COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    CURRENT_COUNT_reg[4]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  CURRENT_COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[10]/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    CURRENT_COUNT_reg[10]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  CURRENT_COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    CURRENT_COUNT_reg[8]_i_1_n_5
    SLICE_X33Y51         FDRE                                         r  CURRENT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CURRENT_COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CURRENT_COUNT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE                         0.000     0.000 r  CURRENT_COUNT_reg[12]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CURRENT_COUNT_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    CURRENT_COUNT_reg[12]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  CURRENT_COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    CURRENT_COUNT_reg[12]_i_1_n_7
    SLICE_X33Y52         FDRE                                         r  CURRENT_COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------





