// Seed: 1592604433
module module_0 #(
    parameter id_48 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_6 = 1;
  logic [7:0][-1 'd0 : 1 'd0]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      _id_48;
  initial id_12[-1] = id_20[id_48 :-1'b0];
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd62
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  supply0 _id_3 = 1;
  wire [id_3 : -1] id_4;
  logic id_5[1 : 1  !=?  id_2] = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_1,
      id_5
  );
endmodule
