// Generated by CIRCT firtool-1.62.0
module EdgeDetectorMealy(
  input  clock,
         reset,
         io_in,
  output io_out
);

  reg stateReg;
  always @(posedge clock) begin
    if (reset)
      stateReg <= 1'h0;
    else if (stateReg)
      stateReg <= ~(stateReg & ~io_in) & stateReg;
    else
      stateReg <= io_in | stateReg;
  end // always @(posedge)
  assign io_out = ~stateReg & io_in;
endmodule

