INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/CLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ALUDataA, assumed default net type wire [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:93]
INFO: [VRFC 10-2458] undeclared symbol ALUDataB, assumed default net type wire [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/LeftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/cpu/cpu/cpu.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
