m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera/15.0
vALU
Z0 DXx6 sv_std 3 std 0 22 <EOTafDcUY:cQeO^ICn]m3
!s110 1622523167
!i10b 1
!s100 lWR1F^0HEz_6dmfJ79=1=1
Ig[LHN@gii7C<VU`LPN74F1
Z1 V`JN@9S9cnhjKRR_L]QIcM3
!s105 ALU_sv_unit
S1
Z2 dC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine
w1622523160
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/ALU.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/ALU.sv
L0 8
Z3 OV;L;10.3d;59
r1
!s85 0
31
!s108 1622523167.076000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/ALU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/ALU.sv|
!i113 1
Z4 o-work work -sv
n@a@l@u
vcpu
R0
!s110 1622525554
!i10b 1
!s100 S]=kTU;LRNi?eG8@NN3U33
I22o4JQH7;VX[C4^Ol5S5L2
R1
!s105 cpu_sv_unit
S1
R2
w1622525542
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu.sv
L0 1
R3
r1
!s85 0
31
!s108 1622525554.906000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu.sv|
!i113 1
R4
vcpu_tb
R0
!s110 1622523539
!i10b 1
!s100 ;4Pa[^A1:7RmCSHe6z:9j3
ID5P:HA3nbW0ezIj4lb3@81
R1
!s105 cpu_tb_sv_unit
S1
R2
w1622523528
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu_tb.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu_tb.sv
L0 1
R3
r1
!s85 0
31
!s108 1622523539.586000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/cpu_tb.sv|
!i113 1
R4
vdatapath
R0
!s110 1622522441
!i10b 1
!s100 L[[J5L;J6JaF<UlP0gBGb0
ISQI@AXMUD>S8Q[eca8@9?3
R1
!s105 datapath_sv_unit
S1
R2
w1622522420
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/datapath.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/datapath.sv
L0 1
R3
r1
!s85 0
31
!s108 1622522441.228000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/datapath.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/datapath.sv|
!i113 1
R4
vfsm
R0
!s110 1622521647
!i10b 1
!s100 RW7<49T=z>aCS6nE_>?Uk1
IP8zG4l[ORnKY1KmzGhW?S2
R1
!s105 fsm_sv_unit
S1
R2
w1622521623
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm.sv
L0 2
R3
r1
!s85 0
31
!s108 1622521647.166000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm.sv|
!i113 1
R4
vfsm_controller_risc_machine_top
R0
Z5 !s110 1622525551
!i10b 1
!s100 1KGn>h7LRX:Qj46aO^0ZS1
I]IEIzblQj`gUJQM0e[LFc2
R1
Z6 !s105 fsm_controller_risc_machine_top_sv_unit
S1
R2
Z7 w1622525039
Z8 8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_controller_risc_machine_top.sv
Z9 FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_controller_risc_machine_top.sv
L0 32
R3
r1
!s85 0
31
Z10 !s108 1622525551.598000
Z11 !s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_controller_risc_machine_top.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_controller_risc_machine_top.sv|
!i113 1
R4
vfsm_tb
R0
!s110 1622518573
!i10b 1
!s100 bT:RPDNdG`Q_SB2E6adj;3
IcljFo5dDjJe2F<h1[5WaF0
R1
!s105 fsm_tb_sv_unit
S1
R2
w1622518165
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_tb.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_tb.sv
L0 23
R3
r1
!s85 0
31
!s108 1622518573.229000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/fsm_tb.sv|
!i113 1
R4
vinput_iface
R0
R5
!i10b 1
!s100 zlK^9K@Lhg2_Z3IeleMaW1
IfgQCGIJMmJ<=5PSY]MWeo2
R1
R6
S1
R2
R7
R8
R9
L0 85
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
vinstruction_decoder
R0
!s110 1622520100
!i10b 1
!s100 n63>MZaC89Mo[f;OE9Il73
IA;PQ5U7L5EK3l:SfiVf]z3
R1
!s105 instruction_decoder_sv_unit
S1
R2
w1622520088
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/instruction_decoder.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/instruction_decoder.sv
L0 1
R3
r1
!s85 0
31
!s108 1622520100.460000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/instruction_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/instruction_decoder.sv|
!i113 1
R4
vregfile
R0
Z13 !s110 1622501585
!i10b 1
!s100 4[MNelJlMa^JTl7mzjW<]0
I44mi:Y4eNKDlmRJ1=77dA2
R1
!s105 regfile_sv_unit
S1
R2
w1622496552
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/regfile.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/regfile.sv
L0 8
R3
r1
!s85 0
31
!s108 1622501585.873000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/regfile.sv|
!i113 1
R4
vshifter
R0
R13
!i10b 1
!s100 cQm6Y7CBGKBXE7?GFbaQb3
IS8gP=A4O8m@5>C`3_c>253
R1
!s105 shifter_sv_unit
S1
R2
w1622489178
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/shifter.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/shifter.sv
L0 7
R3
r1
!s85 0
31
!s108 1622501585.916000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/shifter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/shifter.sv|
!i113 1
R4
vsimple_risc_top
R0
R13
!i10b 1
!s100 N2c_P6bA2<o?iaP7SXDHP0
IjTd3aBK`4>`I:P];`4God0
R1
!s105 simple_risc_top_sv_unit
S1
R2
w1622495371
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/simple_risc_top.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/simple_risc_top.sv
L0 1
R3
r1
!s85 0
31
!s108 1622501585.959000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/simple_risc_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/simple_risc_top.sv|
!i113 1
R4
vsseg
R0
R5
!i10b 1
!s100 8kKPPiEWS[bZjcHDLXXgK2
I9zi56aWijk3Sl`9Fm>mCO0
R1
R6
S1
R2
R7
R8
R9
L0 106
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
vvDFF
R0
R5
!i10b 1
!s100 1JlNXPWj1_QNn7o99C>GQ0
I=I58VBUZ6[fY@m=hbKR=R1
R1
R6
S1
R2
R7
R8
R9
L0 96
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
nv@d@f@f
vvDFFE
R0
R13
!i10b 1
!s100 JT622VlY^Q>><TEfJCZzQ0
IgLUdi5SFMThFEA7M:KEiV2
R1
!s105 vDFFE_sv_unit
S1
R2
w1622442762
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/vDFFE.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/vDFFE.sv
L0 7
R3
r1
!s85 0
31
!s108 1622501585.618000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/vDFFE.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/FSM Controller for RISC Machine/vDFFE.sv|
!i113 1
R4
nv@d@f@f@e
