[
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891817",
        "articleTitle": "Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "10",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Tiziana Fanni",
                "firstName": "Tiziana",
                "lastName": "Fanni"
            },
            {
                "id": null,
                "preferredName": "Daniel Madronal",
                "firstName": "Daniel",
                "lastName": "Madronal"
            },
            {
                "id": null,
                "preferredName": "Claudio Rubattu",
                "firstName": "Claudio",
                "lastName": "Rubattu"
            },
            {
                "id": null,
                "preferredName": "Carlo Sau",
                "firstName": "Carlo",
                "lastName": "Sau"
            },
            {
                "id": null,
                "preferredName": "Francesca Palumbo",
                "firstName": "Francesca",
                "lastName": "Palumbo"
            },
            {
                "id": null,
                "preferredName": "Eduardo Juarez",
                "firstName": "Eduardo",
                "lastName": "Juarez"
            },
            {
                "id": null,
                "preferredName": "Maxime Pelcat",
                "firstName": "Maxime",
                "lastName": "Pelcat"
            },
            {
                "id": null,
                "preferredName": "Cesar Sanz",
                "firstName": "Cesar",
                "lastName": "Sanz"
            },
            {
                "id": null,
                "preferredName": "Luigi Raffo",
                "firstName": "Luigi",
                "lastName": "Raffo"
            }
        ]
    },
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891816",
        "articleTitle": "libGalapagos: A Software Environment for Prototyping and Creating Heterogeneous FPGA and CPU Applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "7",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Naif Tarafdar",
                "firstName": "Naif",
                "lastName": "Tarafdar"
            },
            {
                "id": null,
                "preferredName": "Paul Chow",
                "firstName": "Paul",
                "lastName": "Chow"
            }
        ]
    },
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891818",
        "articleTitle": "ZUCL 2.0: Virtualised Memory and Communication for ZYNQ UltraScale+ FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "9",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Khoa Dang Pham",
                "firstName": "Khoa Dang",
                "lastName": "Pham"
            },
            {
                "id": null,
                "preferredName": "Kyriakos Paraskevas",
                "firstName": "Kyriakos",
                "lastName": "Paraskevas"
            },
            {
                "id": null,
                "preferredName": "Anuj Vaishnav",
                "firstName": "Anuj",
                "lastName": "Vaishnav"
            },
            {
                "id": null,
                "preferredName": "Andrew Attwood",
                "firstName": "Andrew",
                "lastName": "Attwood"
            },
            {
                "id": null,
                "preferredName": "Malte Vesper",
                "firstName": "Malte",
                "lastName": "Vesper"
            },
            {
                "id": null,
                "preferredName": "Dirk Koch",
                "firstName": "Dirk",
                "lastName": "Koch"
            }
        ]
    },
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891813",
        "articleTitle": "Accelerating Human Activity Recognition Systems on FPGAs through a DSL approach",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "8",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Daniel A. P. L. Fernandes",
                "firstName": "Daniel A. P. L.",
                "lastName": "Fernandes"
            },
            {
                "id": null,
                "preferredName": "Joao M. P. Cardoso",
                "firstName": "Joao M. P.",
                "lastName": "Cardoso"
            }
        ]
    },
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891815",
        "articleTitle": "Impact of Off-Chip Memories on HLS-Generated Circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "10",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Abhi D. Rajagopala",
                "firstName": "Abhi D.",
                "lastName": "Rajagopala"
            },
            {
                "id": null,
                "preferredName": "Ron Sass",
                "firstName": "Ron",
                "lastName": "Sass"
            },
            {
                "id": null,
                "preferredName": "Andrew Schmidt",
                "firstName": "Andrew",
                "lastName": "Schmidt"
            }
        ]
    },
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891819",
        "articleTitle": "Invited Tutorial: OpenCL design flows for Intel and Xilinx FPGAs: Using common design patterns and dealing with vendor-specific differences",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "8",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Tobias Kenter",
                "firstName": "Tobias",
                "lastName": "Kenter"
            }
        ]
    },
    {
        "publicationNumber": "8891811",
        "doi": null,
        "publicationYear": "2019",
        "publicationDate": "12-12 Sept. 2019",
        "articleNumber": "8891814",
        "articleTitle": "Accelerating Design Convergence of Automata Processing Designs with a Tiled Hierarchy",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "8",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "FSP Workshop 2019; Sixth International Workshop on FPGAs for Software Programmers",
        "authors": [
            {
                "id": null,
                "preferredName": "Tommy Tracy II",
                "firstName": "Tommy",
                "lastName": "Tracy II"
            },
            {
                "id": null,
                "preferredName": "Jack Wadden",
                "firstName": "Jack",
                "lastName": "Wadden"
            },
            {
                "id": null,
                "preferredName": "Ted Xie",
                "firstName": "Ted",
                "lastName": "Xie"
            },
            {
                "id": null,
                "preferredName": "Kevin Skadron",
                "firstName": "Kevin",
                "lastName": "Skadron"
            },
            {
                "id": null,
                "preferredName": "Mircea Stan",
                "firstName": "Mircea",
                "lastName": "Stan"
            }
        ]
    }
]