
---------- Begin Simulation Statistics ----------
final_tick                                 1149022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860296                       # Number of bytes of host memory used
host_op_rate                                   181756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.24                       # Real time elapsed on the host
host_tick_rate                              184096198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1134412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001149                       # Number of seconds simulated
sim_ticks                                  1149022500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.025002                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91611                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92513                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               792                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            181009                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.lookups                  225623                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11174                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    468306                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   444030                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               547                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     222075                       # Number of branches committed
system.cpu.commit.bw_lim_events                 32727                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10619                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000623                       # Number of instructions committed
system.cpu.commit.committedOps                1135034                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2030455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.559005                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.469126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1598366     78.72%     78.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196711      9.69%     88.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        82501      4.06%     92.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48270      2.38%     94.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        30541      1.50%     96.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14943      0.74%     97.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14956      0.74%     97.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        11440      0.56%     98.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        32727      1.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2030455                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10973                       # Number of function calls committed.
system.cpu.commit.int_insts                    986961                       # Number of committed integer instructions.
system.cpu.commit.loads                        170933                       # Number of loads committed
system.cpu.commit.membars                        1232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          831      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           769644     67.81%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6011      0.53%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1899      0.17%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1895      0.17%     68.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1672      0.15%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2269      0.20%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          170933     15.06%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179877     15.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1135034                       # Class of committed instruction
system.cpu.commit.refs                         350810                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     19916                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1134412                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.298044                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.298044                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                293214                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   247                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                91674                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1148585                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1513362                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    221602                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    646                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   905                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3340                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      225623                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    149984                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        452959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   609                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1017898                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1782                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.098180                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1578282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             105787                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.442941                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2032164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.568066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.814760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1804984     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23197      1.14%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    20591      1.01%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29135      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37040      1.82%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20609      1.01%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5804      0.29%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9842      0.48%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    80962      3.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2032164                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          265882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  625                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   223071                       # Number of branches executed
system.cpu.iew.exec_nop                           649                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.502890                       # Inst execution rate
system.cpu.iew.exec_refs                       367145                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     181414                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1414                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                172545                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1268                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               188                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               182006                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1145730                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                185731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               594                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1155664                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 48213                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    646                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 48225                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1367                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6624                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7227                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1611                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2129                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          554                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             71                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    994043                       # num instructions consuming a value
system.cpu.iew.wb_count                       1141069                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.535568                       # average fanout of values written-back
system.cpu.iew.wb_producers                    532378                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.496539                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1141720                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1313845                       # number of integer regfile reads
system.cpu.int_regfile_writes                  760935                       # number of integer regfile writes
system.cpu.ipc                               0.435153                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.435153                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               831      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                774245     66.96%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6016      0.52%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1900      0.16%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1897      0.16%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1672      0.14%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2270      0.20%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               185860     16.07%     84.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              181564     15.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1156258                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       20021                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017315                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2484     12.41%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4655     23.25%     35.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12878     64.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1153865                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4322346                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1121117                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1135494                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1143813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1156258                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1268                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                89                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2032164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.568979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.346909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1592706     78.37%     78.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              156327      7.69%     86.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               96287      4.74%     90.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               64639      3.18%     93.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               50983      2.51%     96.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               32397      1.59%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               28519      1.40%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6039      0.30%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4267      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2032164                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.503148                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  21583                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              42444                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        19952                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             20262                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              4967                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3659                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               172545                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              182006                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  782819                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4929                       # number of misc regfile writes
system.cpu.numCycles                          2298046                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   49676                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1211180                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     74                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1515574                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1848278                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1147194                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1222343                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    222722                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  12568                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    646                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17551                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11139                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1305293                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         225995                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3785                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     25011                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1268                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            24372                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3142328                       # The number of ROB reads
system.cpu.rob.rob_writes                     2293033                       # The number of ROB writes
system.cpu.timesIdled                           54140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    24202                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10003                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        69246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       139581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1195                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1195                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       293824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  293824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4606                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5761500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23854500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             66922                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        66164                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         66229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          694                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       198621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8473088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       448448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8921536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70334    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          138870500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6144000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          99342000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                65711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   18                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65729                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               65711                       # number of overall hits
system.l2.overall_hits::.cpu.data                  18                       # number of overall hits
system.l2.overall_hits::total                   65729                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4073                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4591                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data              4073                       # number of overall misses
system.l2.overall_misses::total                  4591                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    329092000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        369495500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40403500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    329092000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       369495500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            66229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4091                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           66229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4091                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065287                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065287                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77999.034749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80798.428677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80482.574602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77999.034749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80798.428677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80482.574602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4591                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35223500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    288362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    323585500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35223500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    288362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    323585500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065287                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065287                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67999.034749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70798.428677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70482.574602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67999.034749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70798.428677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70482.574602                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2916                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2916                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        66163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            66163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        66163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        66163                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    275152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     275152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81022.526502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81022.526502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    241192500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    241192500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71022.526502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71022.526502                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        66229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          66229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77999.034749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77999.034749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35223500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35223500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67999.034749                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67999.034749                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     53939500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     53939500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.975504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.975504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79674.298375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79674.298375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     47169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     47169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.975504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.975504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69674.298375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69674.298375                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2600.112501                       # Cycle average of tags in use
system.l2.tags.total_refs                      139565                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.313858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.217645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       510.151967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2079.742889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.063469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1126                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.140503                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1121244                       # Number of tag accesses
system.l2.tags.data_accesses                  1121244                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         260672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             293824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4591                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          28852351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         226864139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255716489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     28852351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28852351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         28852351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        226864139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            255716489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000589000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4591                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     47148750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   22955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               133230000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10269.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29019.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    423.398844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.781176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.458200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          157     22.69%     22.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          125     18.06%     40.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      6.50%     47.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          139     20.09%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      5.78%     73.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.60%     75.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      7.37%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      2.31%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          101     14.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          692                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 293824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  293824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       255.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    255.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1148671000                       # Total gap between requests
system.mem_ctrls.avgGap                     250200.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       260672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 28852350.584953732789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 226864138.865862071514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13908250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    119321750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26849.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29295.79                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2570400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1358610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14915460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        376094550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        124513440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          609804540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.715926                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    320319500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     38220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    790483000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2384760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1267530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17864280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        315990330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        175127520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          602986500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.782152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    452561750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     38220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    658240750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        83552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            83552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        83552                       # number of overall hits
system.cpu.icache.overall_hits::total           83552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66432                       # number of overall misses
system.cpu.icache.overall_misses::total         66432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    938243499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    938243499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    938243499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    938243499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       149984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       149984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       149984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       149984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.442927                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.442927                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.442927                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.442927                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14123.366736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14123.366736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14123.366736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14123.366736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          572                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66164                       # number of writebacks
system.cpu.icache.writebacks::total             66164                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        66229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    862258999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    862258999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    862258999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    862258999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.441574                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.441574                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.441574                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.441574                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13019.357064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13019.357064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13019.357064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13019.357064                       # average overall mshr miss latency
system.cpu.icache.replacements                  66164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        83552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           83552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    938243499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    938243499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       149984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       149984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.442927                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.442927                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14123.366736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14123.366736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    862258999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    862258999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.441574                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.441574                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13019.357064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13019.357064                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.834232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              149780                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66228                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.261581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.834232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            366196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           366196                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       336033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           336033                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       336643                       # number of overall hits
system.cpu.dcache.overall_hits::total          336643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8304                       # number of overall misses
system.cpu.dcache.overall_misses::total          8304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    581833233                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    581833233                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    581833233                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    581833233                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       344260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       344260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       344947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       344947                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024073                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70722.405859                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70722.405859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70066.622471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70066.622471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89260                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.869186                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2916                       # number of writebacks
system.cpu.dcache.writebacks::total              2916                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4124                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4105                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    337183856                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    337183856                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    337368356                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    337368356                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011918                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011918                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82179.833293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82179.833293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82184.739586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82184.739586                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3082                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    129309500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    129309500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59920.991659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59920.991659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79656.609195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79656.609195                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    452110738                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    452110738                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       178636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       178636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74655.009577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74655.009577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2662                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2662                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    281342861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    281342861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82894.184148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82894.184148                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           77                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           77                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.112082                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.112082                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002911                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002911                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           901.095285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              343221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.590112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   901.095285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.879976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.879976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          637                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            698948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           698948                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1149022500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1149022500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
