TimeQuest Timing Analyzer report for uart_controller
Mon Jul 02 18:55:31 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'controls[6]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'controls[6]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'controls[6]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'controls[6]'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Hold: 'controls[6]'
 32. Slow 1200mV 0C Model Hold: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'controls[6]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'controls[6]'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'controls[6]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'controls[6]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uart_controller                                                   ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C7                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; clk         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }         ;
; controls[6] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controls[6] } ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; 296.65 MHz ; 250.0 MHz       ; controls[6] ; limit due to minimum period restriction (max I/O toggle rate) ;
; 332.45 MHz ; 250.0 MHz       ; clk         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; controls[6] ; -2.371 ; -30.810       ;
; clk         ; -2.008 ; -141.888      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clk         ; 0.375 ; 0.000         ;
; controls[6] ; 0.412 ; 0.000         ;
+-------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+--------+----------------------------+
; Clock       ; Slack  ; End Point TNS              ;
+-------------+--------+----------------------------+
; clk         ; -3.000 ; -137.624                   ;
; controls[6] ; -3.000 ; -26.130                    ;
+-------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controls[6]'                                                                                                       ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -2.371 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.293      ;
; -2.352 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.274      ;
; -2.261 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 3.188      ;
; -2.248 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.170      ;
; -2.116 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 3.043      ;
; -2.114 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.036      ;
; -2.112 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.034      ;
; -2.112 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.034      ;
; -2.111 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.033      ;
; -2.109 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.031      ;
; -2.107 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.029      ;
; -2.106 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.028      ;
; -2.102 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.024      ;
; -2.099 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.021      ;
; -2.098 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.020      ;
; -2.097 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.019      ;
; -2.096 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.018      ;
; -2.095 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.017      ;
; -2.093 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 3.020      ;
; -2.093 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.015      ;
; -2.092 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 3.014      ;
; -1.991 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.913      ;
; -1.989 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.911      ;
; -1.989 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.911      ;
; -1.988 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.910      ;
; -1.986 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.908      ;
; -1.984 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.906      ;
; -1.983 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.905      ;
; -1.908 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.835      ;
; -1.845 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.767      ;
; -1.843 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.765      ;
; -1.843 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.765      ;
; -1.842 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.764      ;
; -1.840 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.762      ;
; -1.838 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.760      ;
; -1.837 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.759      ;
; -1.721 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.648      ;
; -1.720 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.647      ;
; -1.695 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.622      ;
; -1.694 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.621      ;
; -1.582 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.509      ;
; -1.581 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.508      ;
; -1.511 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.438      ;
; -1.472 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.399      ;
; -1.459 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.386      ;
; -1.456 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.824      ;
; -1.453 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.821      ;
; -1.438 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.365      ;
; -1.427 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.354      ;
; -1.414 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.341      ;
; -1.413 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.340      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.402 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.076     ; 2.324      ;
; -1.346 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.273      ;
; -1.344 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.271      ;
; -1.324 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.251      ;
; -1.294 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.662      ;
; -1.267 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.194      ;
; -1.252 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.179      ;
; -1.164 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.091      ;
; -1.158 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.085      ;
; -1.158 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.085      ;
; -1.150 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.070     ; 2.078      ;
; -1.150 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.070     ; 2.078      ;
; -1.132 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 2.059      ;
; -1.129 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.497      ;
; -1.118 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.480      ;
; -1.118 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.480      ;
; -1.100 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.365      ; 2.463      ;
; -1.092 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.454      ;
; -1.092 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.454      ;
; -1.088 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.070     ; 2.016      ;
; -1.061 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 1.988      ;
; -1.019 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 1.946      ;
; -0.993 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.361      ;
; -0.979 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.341      ;
; -0.979 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.341      ;
; -0.852 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 1.779      ;
; -0.834 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.196      ;
; -0.834 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.196      ;
; -0.814 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.182      ;
; -0.814 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.176      ;
; -0.812 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.364      ; 2.174      ;
; -0.804 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.523     ; 1.279      ;
; -0.646 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 1.000        ; -0.524     ; 1.120      ;
; -0.633 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 2.001      ;
; -0.585 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.070     ; 1.513      ;
; -0.570 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.070     ; 1.498      ;
; -0.426 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 1.353      ;
; -0.416 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.370      ; 1.784      ;
; -0.397 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 1.326      ;
; -0.379 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.070     ; 1.307      ;
; -0.308 ; uart_rx:uart_rx|state.checking  ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; -0.089     ; 1.217      ;
; 0.193  ; uart_rx:uart_rx|ready           ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.071     ; 0.734      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.008 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.935      ;
; -2.008 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.935      ;
; -2.008 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.935      ;
; -2.008 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.935      ;
; -2.008 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.935      ;
; -2.008 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.935      ;
; -2.004 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.931      ;
; -2.004 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.931      ;
; -2.004 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.931      ;
; -2.004 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.931      ;
; -2.004 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.931      ;
; -2.004 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.931      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.976 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.904      ;
; -1.909 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.836      ;
; -1.909 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.836      ;
; -1.909 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.836      ;
; -1.909 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.836      ;
; -1.909 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.836      ;
; -1.905 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.832      ;
; -1.904 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 1.000        ; -0.071     ; 2.831      ;
; -1.903 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.406      ;
; -1.903 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.406      ;
; -1.903 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.406      ;
; -1.903 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.406      ;
; -1.903 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.406      ;
; -1.903 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.406      ;
; -1.897 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.400      ;
; -1.897 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.400      ;
; -1.897 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.400      ;
; -1.897 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.400      ;
; -1.897 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.400      ;
; -1.879 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.382      ;
; -1.879 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.382      ;
; -1.879 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.382      ;
; -1.879 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.382      ;
; -1.879 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.382      ;
; -1.870 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 1.000        ; -0.170     ; 2.738      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.848 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.496     ; 2.350      ;
; -1.835 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.762      ;
; -1.835 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.762      ;
; -1.835 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.762      ;
; -1.835 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.762      ;
; -1.835 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.762      ;
; -1.835 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.762      ;
; -1.821 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.748      ;
; -1.820 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 1.000        ; -0.071     ; 2.747      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.814 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.742      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.787 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.715      ;
; -1.773 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ; clk          ; clk         ; 1.000        ; -0.071     ; 2.700      ;
; -1.772 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 1.000        ; -0.071     ; 2.699      ;
; -1.741 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.244      ;
; -1.741 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.244      ;
; -1.741 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.244      ;
; -1.741 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.244      ;
; -1.741 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.244      ;
; -1.734 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.237      ;
; -1.734 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.237      ;
; -1.734 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.237      ;
; -1.734 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.237      ;
; -1.734 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.495     ; 2.237      ;
; -1.731 ; uart_rx:uart_rx|data[5]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.599     ; 1.150      ;
; -1.715 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.642      ;
; -1.715 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.642      ;
; -1.715 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.642      ;
; -1.715 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.642      ;
; -1.715 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.071     ; 2.642      ;
; -1.713 ; uart_rx:uart_rx|data[4]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.599     ; 1.132      ;
; -1.710 ; uart_rx:uart_rx|data[7]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.599     ; 1.129      ;
; -1.707 ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.635      ;
; -1.707 ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.635      ;
; -1.707 ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.635      ;
; -1.707 ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.070     ; 2.635      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.027      ;
; 0.409 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.061      ;
; 0.412 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                   ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.421 ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 0.694      ;
; 0.422 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.074      ;
; 0.434 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.085      ;
; 0.437 ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.694      ;
; 0.440 ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                    ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                    ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                  ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.443 ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                              ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.088      ; 0.717      ;
; 0.451 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10] ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.708      ;
; 0.458 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.356      ; 1.036      ;
; 0.471 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.356      ; 1.049      ;
; 0.474 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.356      ; 1.052      ;
; 0.494 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.356      ; 1.072      ;
; 0.545 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.226      ;
; 0.546 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.227      ;
; 0.547 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.228      ;
; 0.547 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.496      ; 1.229      ;
; 0.555 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.500      ; 1.241      ;
; 0.556 ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.496      ; 1.238      ;
; 0.556 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.500      ; 1.242      ;
; 0.557 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.238      ;
; 0.559 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.497      ; 1.242      ;
; 0.560 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.241      ;
; 0.561 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.496      ; 1.243      ;
; 0.565 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.246      ;
; 0.566 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.247      ;
; 0.568 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.497      ; 1.251      ;
; 0.572 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.500      ; 1.258      ;
; 0.573 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.497      ; 1.256      ;
; 0.577 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.258      ;
; 0.587 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                        ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.861      ;
; 0.636 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.909      ;
; 0.636 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.909      ;
; 0.637 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.910      ;
; 0.637 ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 0.910      ;
; 0.638 ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.912      ;
; 0.638 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.911      ;
; 0.639 ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 0.912      ;
; 0.639 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.912      ;
; 0.641 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.914      ;
; 0.641 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.915      ;
; 0.642 ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 0.915      ;
; 0.644 ; fifo_controller:fifo_controller|state_2.b                                                                                                                                          ; fifo_controller:fifo_controller|rdreq                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.086      ; 0.916      ;
; 0.649 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.923      ;
; 0.650 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.924      ;
; 0.651 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.908      ;
; 0.651 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.925      ;
; 0.651 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.925      ;
; 0.651 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.925      ;
; 0.651 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.924      ;
; 0.651 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.925      ;
; 0.652 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.908      ;
; 0.652 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.926      ;
; 0.652 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.926      ;
; 0.653 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.910      ;
; 0.653 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.926      ;
; 0.654 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.911      ;
; 0.654 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.911      ;
; 0.654 ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.911      ;
; 0.654 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.928      ;
; 0.654 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.928      ;
; 0.655 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.911      ;
; 0.655 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.929      ;
; 0.655 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.929      ;
; 0.655 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.087      ; 0.928      ;
; 0.656 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.913      ;
; 0.656 ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.912      ;
; 0.656 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.912      ;
; 0.657 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.914      ;
; 0.658 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.915      ;
; 0.658 ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.915      ;
; 0.662 ; fifo_controller:fifo_controller|state.a                                                                                                                                            ; fifo_controller:fifo_controller|state.b                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.086      ; 0.934      ;
; 0.663 ; fifo_controller:fifo_controller|state_2.a                                                                                                                                          ; fifo_controller:fifo_controller|state_2.b                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.086      ; 0.935      ;
; 0.664 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.429      ; 1.315      ;
; 0.665 ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.922      ;
; 0.666 ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.496      ; 1.348      ;
; 0.666 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.347      ;
; 0.667 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.924      ;
; 0.667 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.348      ;
; 0.668 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.349      ;
; 0.668 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.496      ; 1.350      ;
; 0.668 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.924      ;
; 0.668 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.925      ;
; 0.669 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.925      ;
; 0.669 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.925      ;
; 0.670 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                              ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.927      ;
; 0.671 ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.495      ; 1.352      ;
; 0.671 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.088      ; 0.945      ;
; 0.672 ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.929      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controls[6]'                                                                                                       ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:uart_rx|ready           ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 0.669      ;
; 0.797 ; uart_rx:uart_rx|state.checking  ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.089      ; 1.072      ;
; 0.877 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.134      ;
; 0.889 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 1.604      ;
; 0.926 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; 0.072      ; 1.184      ;
; 0.939 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.196      ;
; 0.973 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.230      ;
; 1.012 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 1.268      ;
; 1.015 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 1.730      ;
; 1.051 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.308      ;
; 1.117 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.070      ; 1.373      ;
; 1.121 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.378      ;
; 1.133 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 0.000        ; -0.365     ; 0.954      ;
; 1.228 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 1.943      ;
; 1.275 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 1.985      ;
; 1.275 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 1.985      ;
; 1.299 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.550      ;
; 1.300 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.010      ;
; 1.300 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.010      ;
; 1.322 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 2.037      ;
; 1.374 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; -0.363     ; 1.197      ;
; 1.386 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.643      ;
; 1.403 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.660      ;
; 1.425 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.135      ;
; 1.425 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.135      ;
; 1.488 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 2.203      ;
; 1.490 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.747      ;
; 1.491 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.748      ;
; 1.524 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.775      ;
; 1.530 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.787      ;
; 1.547 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.804      ;
; 1.555 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.806      ;
; 1.558 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.268      ;
; 1.558 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.268      ;
; 1.560 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.270      ;
; 1.577 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.834      ;
; 1.577 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.834      ;
; 1.591 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.848      ;
; 1.591 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.301      ;
; 1.591 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.524      ; 2.301      ;
; 1.605 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.862      ;
; 1.612 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 2.327      ;
; 1.614 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.871      ;
; 1.623 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.880      ;
; 1.656 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.913      ;
; 1.667 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.918      ;
; 1.682 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.933      ;
; 1.692 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.949      ;
; 1.693 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.950      ;
; 1.697 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.948      ;
; 1.723 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 2.438      ;
; 1.726 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.529      ; 2.441      ;
; 1.742 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 1.999      ;
; 1.748 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.999      ;
; 1.764 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.015      ;
; 1.775 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.026      ;
; 1.776 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.027      ;
; 1.778 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.029      ;
; 1.779 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.030      ;
; 1.781 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.032      ;
; 1.781 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.032      ;
; 1.783 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.034      ;
; 1.806 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.057      ;
; 1.852 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 2.109      ;
; 1.885 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 2.142      ;
; 1.919 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.170      ;
; 1.933 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.184      ;
; 1.936 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.187      ;
; 1.937 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.188      ;
; 1.937 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.188      ;
; 1.938 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.189      ;
; 2.008 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.259      ;
; 2.015 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.266      ;
; 2.017 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.268      ;
; 2.018 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.269      ;
; 2.038 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.071      ; 2.295      ;
; 2.042 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.293      ;
; 2.046 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.297      ;
; 2.048 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.299      ;
; 2.052 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.303      ;
; 2.055 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.306      ;
; 2.055 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.306      ;
; 2.055 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.306      ;
; 2.055 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.306      ;
; 2.055 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.306      ;
; 2.055 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.306      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                                                                                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|rdreq                                                                                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state.a                                                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state.b                                                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state_2.a                                                                                                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state_2.b                                                                                                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|wrreq                                                                                                                                                            ;
; 0.107  ; 0.342        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.107  ; 0.342        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.107  ; 0.342        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'controls[6]'                                                               ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; controls[6] ; Rise       ; controls[6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.291  ; 0.479        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; 0.291  ; 0.479        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; 0.293  ; 0.481        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; 0.297  ; 0.517        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; controls[6]~input|o             ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~0|datad             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0|datad               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.checking|clk      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.done|clk          ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[0]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[1]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[2]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[3]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[4]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[5]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[6]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[7]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[0]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[1]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[2]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[3]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|ready|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.receiving|clk     ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~0|combout           ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|received_parity|clk     ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.idle|clk          ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0|combout             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|inclk[0]    ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; controls[6]~input|i             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; controls[6]~input|i             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|inclk[0]    ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|outclk      ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0|combout             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~0|combout           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[0]|clk          ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[1]|clk          ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[2]|clk          ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[3]|clk          ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|ready|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|state.receiving|clk     ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|received_parity|clk     ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|state.idle|clk          ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[0]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[1]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[2]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[3]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[4]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[5]|clk             ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; 1.345  ; 1.701  ; Rise       ; clk             ;
; rst          ; clk         ; 2.518  ; 2.866  ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 6.820  ; 6.972  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 4.131  ; 4.546  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; -0.801 ; -0.696 ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; 6.330  ; 6.935  ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; 5.975  ; 6.362  ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; 6.820  ; 6.972  ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; 2.057  ; 2.396  ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.901  ; 1.223  ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; -0.919 ; -1.257 ; Rise       ; clk             ;
; rst          ; clk         ; -1.400 ; -1.713 ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 1.449  ; 1.321  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 1.058  ; 0.737  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; 1.449  ; 1.321  ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; -0.998 ; -1.397 ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; -1.019 ; -1.388 ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; -2.646 ; -2.977 ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; -0.157 ; -0.478 ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.308  ; -0.023 ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_out[*]  ; clk        ; 11.132 ; 11.114 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 9.673  ; 9.604  ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 9.862  ; 9.780  ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 10.153 ; 10.045 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 11.132 ; 11.114 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 9.581  ; 9.501  ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 9.548  ; 9.443  ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 9.589  ; 9.511  ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 10.138 ; 10.027 ; Rise       ; clk             ;
; empty        ; clk        ; 6.431  ; 6.447  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_out[*]  ; clk        ; 9.224  ; 9.120  ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 9.343  ; 9.275  ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 9.525  ; 9.445  ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 9.804  ; 9.699  ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 10.793 ; 10.778 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 9.255  ; 9.177  ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 9.224  ; 9.120  ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 9.262  ; 9.186  ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 9.789  ; 9.681  ; Rise       ; clk             ;
; empty        ; clk        ; 6.213  ; 6.229  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+------------+-----------------+-------------+---------------------------------------------------------------+
; 324.57 MHz ; 250.0 MHz       ; controls[6] ; limit due to minimum period restriction (max I/O toggle rate) ;
; 366.43 MHz ; 250.0 MHz       ; clk         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; controls[6] ; -2.081 ; -26.632       ;
; clk         ; -1.729 ; -120.089      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; controls[6] ; 0.361 ; 0.000         ;
; clk         ; 0.362 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; clk         ; -3.000 ; -137.272                  ;
; controls[6] ; -3.000 ; -26.130                   ;
+-------------+--------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controls[6]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -2.081 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 3.011      ;
; -2.071 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 3.001      ;
; -1.997 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.931      ;
; -1.978 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.908      ;
; -1.865 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.799      ;
; -1.858 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.788      ;
; -1.857 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.787      ;
; -1.856 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.786      ;
; -1.855 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.785      ;
; -1.854 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.784      ;
; -1.851 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.781      ;
; -1.850 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.780      ;
; -1.848 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.778      ;
; -1.847 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.777      ;
; -1.846 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.776      ;
; -1.845 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.775      ;
; -1.844 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.774      ;
; -1.841 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.771      ;
; -1.840 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.770      ;
; -1.840 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.770      ;
; -1.784 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.718      ;
; -1.755 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.685      ;
; -1.754 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.684      ;
; -1.753 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.683      ;
; -1.752 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.682      ;
; -1.751 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.681      ;
; -1.748 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.678      ;
; -1.747 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.677      ;
; -1.672 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.606      ;
; -1.617 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.547      ;
; -1.616 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.546      ;
; -1.615 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.545      ;
; -1.614 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.544      ;
; -1.613 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.543      ;
; -1.610 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.540      ;
; -1.609 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.539      ;
; -1.468 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.402      ;
; -1.467 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.401      ;
; -1.458 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.392      ;
; -1.457 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.391      ;
; -1.364 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.298      ;
; -1.363 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.297      ;
; -1.250 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 2.594      ;
; -1.250 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.184      ;
; -1.248 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.182      ;
; -1.247 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 2.591      ;
; -1.236 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.170      ;
; -1.226 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.160      ;
; -1.225 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.159      ;
; -1.213 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.147      ;
; -1.208 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.142      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.177 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.069     ; 2.107      ;
; -1.148 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.082      ;
; -1.143 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.077      ;
; -1.115 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 2.049      ;
; -1.079 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 2.423      ;
; -1.055 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.989      ;
; -1.024 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.958      ;
; -0.972 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.906      ;
; -0.957 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 1.892      ;
; -0.957 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 2.301      ;
; -0.956 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 1.891      ;
; -0.946 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.880      ;
; -0.943 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.877      ;
; -0.941 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.875      ;
; -0.922 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.341      ; 2.262      ;
; -0.915 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.254      ;
; -0.913 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.252      ;
; -0.905 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.244      ;
; -0.903 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.242      ;
; -0.879 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.813      ;
; -0.878 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 1.813      ;
; -0.840 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.774      ;
; -0.819 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 2.163      ;
; -0.811 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.150      ;
; -0.809 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.148      ;
; -0.702 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.636      ;
; -0.673 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.012      ;
; -0.671 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 2.010      ;
; -0.657 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 2.001      ;
; -0.652 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.485     ; 1.166      ;
; -0.642 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 1.981      ;
; -0.640 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.340      ; 1.979      ;
; -0.498 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 1.000        ; -0.486     ; 1.011      ;
; -0.486 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 1.830      ;
; -0.443 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 1.378      ;
; -0.423 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 1.358      ;
; -0.301 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.345      ; 1.645      ;
; -0.276 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.065     ; 1.210      ;
; -0.261 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 1.196      ;
; -0.248 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.063     ; 1.184      ;
; -0.167 ; uart_rx:uart_rx|state.checking  ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; -0.081     ; 1.085      ;
; 0.276  ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.064     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.729 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.665      ;
; -1.729 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.665      ;
; -1.729 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.665      ;
; -1.729 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.665      ;
; -1.729 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.665      ;
; -1.729 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.665      ;
; -1.724 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.660      ;
; -1.724 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.660      ;
; -1.724 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.660      ;
; -1.724 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.660      ;
; -1.724 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.660      ;
; -1.724 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.660      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.703 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.639      ;
; -1.656 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.592      ;
; -1.656 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.592      ;
; -1.656 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.592      ;
; -1.656 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.592      ;
; -1.656 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.592      ;
; -1.649 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.191      ;
; -1.649 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.191      ;
; -1.649 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.191      ;
; -1.649 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.191      ;
; -1.649 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.191      ;
; -1.649 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.191      ;
; -1.645 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.187      ;
; -1.645 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.187      ;
; -1.645 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.187      ;
; -1.645 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.187      ;
; -1.645 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.187      ;
; -1.618 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.160      ;
; -1.618 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.160      ;
; -1.618 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.160      ;
; -1.618 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.160      ;
; -1.618 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.160      ;
; -1.601 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 1.000        ; -0.167     ; 2.464      ;
; -1.599 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.534      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.599 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.460     ; 2.138      ;
; -1.598 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 1.000        ; -0.064     ; 2.533      ;
; -1.576 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.512      ;
; -1.576 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.512      ;
; -1.576 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.512      ;
; -1.576 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.512      ;
; -1.576 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.512      ;
; -1.576 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.063     ; 2.512      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.556 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.492      ;
; -1.549 ; uart_rx:uart_rx|data[5]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.510     ; 1.049      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.537 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.063     ; 2.473      ;
; -1.532 ; uart_rx:uart_rx|data[4]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.510     ; 1.032      ;
; -1.528 ; uart_rx:uart_rx|data[7]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.510     ; 1.028      ;
; -1.522 ; uart_rx:uart_rx|data[2]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.511     ; 1.021      ;
; -1.518 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.453      ;
; -1.517 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 1.000        ; -0.064     ; 2.452      ;
; -1.515 ; uart_rx:uart_rx|data[0]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.511     ; 1.014      ;
; -1.515 ; uart_rx:uart_rx|data[6]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.510     ; 1.015      ;
; -1.511 ; uart_rx:uart_rx|data[3]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.511     ; 1.010      ;
; -1.506 ; uart_rx:uart_rx|data[1]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -1.511     ; 1.005      ;
; -1.502 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.044      ;
; -1.502 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.044      ;
; -1.502 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.044      ;
; -1.502 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.044      ;
; -1.502 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.044      ;
; -1.493 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.035      ;
; -1.493 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.035      ;
; -1.493 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.035      ;
; -1.493 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.035      ;
; -1.493 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.035      ;
; -1.483 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ; clk          ; clk         ; 1.000        ; -0.064     ; 2.418      ;
; -1.482 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 1.000        ; -0.064     ; 2.417      ;
; -1.467 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.009      ;
; -1.467 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.009      ;
; -1.467 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.009      ;
; -1.467 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.457     ; 2.009      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controls[6]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:uart_rx|ready           ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 0.597      ;
; 0.738 ; uart_rx:uart_rx|state.checking  ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.081      ; 0.990      ;
; 0.786 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 1.447      ;
; 0.817 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.053      ;
; 0.845 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.081      ;
; 0.858 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.094      ;
; 0.892 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.128      ;
; 0.903 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 1.564      ;
; 0.928 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 1.163      ;
; 0.966 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.202      ;
; 0.997 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.233      ;
; 1.035 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.064      ; 1.270      ;
; 1.041 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 0.000        ; -0.341     ; 0.871      ;
; 1.090 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 1.751      ;
; 1.127 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 1.784      ;
; 1.127 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 1.784      ;
; 1.184 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 1.845      ;
; 1.187 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 1.844      ;
; 1.187 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 1.844      ;
; 1.200 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.431      ;
; 1.258 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; -0.340     ; 1.089      ;
; 1.263 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 1.920      ;
; 1.263 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 1.920      ;
; 1.274 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.510      ;
; 1.292 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.528      ;
; 1.315 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 1.976      ;
; 1.336 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.572      ;
; 1.376 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.612      ;
; 1.393 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 2.050      ;
; 1.393 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 2.050      ;
; 1.399 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 2.056      ;
; 1.402 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.638      ;
; 1.412 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.643      ;
; 1.420 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.651      ;
; 1.420 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.656      ;
; 1.428 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 2.089      ;
; 1.433 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.669      ;
; 1.436 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 2.093      ;
; 1.436 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.486      ; 2.093      ;
; 1.442 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.678      ;
; 1.443 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.679      ;
; 1.466 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.702      ;
; 1.486 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.722      ;
; 1.490 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.726      ;
; 1.509 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.745      ;
; 1.522 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.753      ;
; 1.535 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.766      ;
; 1.540 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 2.201      ;
; 1.540 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.490      ; 2.201      ;
; 1.540 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.776      ;
; 1.541 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.777      ;
; 1.543 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.774      ;
; 1.568 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.804      ;
; 1.584 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.815      ;
; 1.585 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.816      ;
; 1.585 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.816      ;
; 1.588 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.819      ;
; 1.589 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.820      ;
; 1.590 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.821      ;
; 1.590 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.821      ;
; 1.592 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.823      ;
; 1.594 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.825      ;
; 1.668 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.904      ;
; 1.675 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.906      ;
; 1.712 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 1.948      ;
; 1.730 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.961      ;
; 1.733 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.964      ;
; 1.734 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.965      ;
; 1.735 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.966      ;
; 1.735 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.966      ;
; 1.737 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 1.968      ;
; 1.827 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.058      ;
; 1.831 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.062      ;
; 1.840 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.071      ;
; 1.847 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.078      ;
; 1.851 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.082      ;
; 1.852 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.083      ;
; 1.854 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.085      ;
; 1.855 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.086      ;
; 1.856 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.087      ;
; 1.861 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.097      ;
; 1.908 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.065      ; 2.144      ;
; 1.911 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.142      ;
; 1.911 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.142      ;
; 1.911 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.142      ;
; 1.911 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.060      ; 2.142      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                   ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.064      ; 0.597      ;
; 0.370 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 0.955      ;
; 0.380 ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.630      ;
; 0.387 ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                    ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                    ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                  ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.630      ;
; 0.399 ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                              ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.650      ;
; 0.404 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 0.989      ;
; 0.407 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10] ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 0.000        ; 0.064      ; 0.642      ;
; 0.417 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 1.002      ;
; 0.429 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.013      ;
; 0.458 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.314      ; 0.973      ;
; 0.469 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.314      ; 0.984      ;
; 0.472 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.314      ; 0.987      ;
; 0.490 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.118      ;
; 0.490 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.121      ;
; 0.491 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.119      ;
; 0.491 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.314      ; 1.006      ;
; 0.492 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.120      ;
; 0.492 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.120      ;
; 0.492 ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.457      ; 1.120      ;
; 0.495 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.123      ;
; 0.500 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.131      ;
; 0.501 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.460      ; 1.132      ;
; 0.501 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.132      ;
; 0.502 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.133      ;
; 0.503 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.460      ; 1.134      ;
; 0.506 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.134      ;
; 0.507 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.135      ;
; 0.512 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.460      ; 1.143      ;
; 0.515 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.146      ;
; 0.518 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.146      ;
; 0.544 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                        ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.794      ;
; 0.579 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.829      ;
; 0.580 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.830      ;
; 0.581 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.831      ;
; 0.581 ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.831      ;
; 0.582 ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.832      ;
; 0.583 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.833      ;
; 0.584 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.834      ;
; 0.584 ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.834      ;
; 0.585 ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.835      ;
; 0.585 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.835      ;
; 0.587 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.215      ;
; 0.587 ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.457      ; 1.215      ;
; 0.588 ; fifo_controller:fifo_controller|state_2.b                                                                                                                                          ; fifo_controller:fifo_controller|rdreq                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.837      ;
; 0.589 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.220      ;
; 0.590 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.218      ;
; 0.591 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.219      ;
; 0.593 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.843      ;
; 0.593 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.843      ;
; 0.594 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.844      ;
; 0.594 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.844      ;
; 0.594 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.844      ;
; 0.595 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.829      ;
; 0.596 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.846      ;
; 0.596 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.846      ;
; 0.597 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.831      ;
; 0.597 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.847      ;
; 0.598 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.832      ;
; 0.598 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.832      ;
; 0.598 ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.832      ;
; 0.598 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.832      ;
; 0.598 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.848      ;
; 0.598 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.848      ;
; 0.598 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.848      ;
; 0.599 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.833      ;
; 0.599 ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.833      ;
; 0.599 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.849      ;
; 0.599 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.849      ;
; 0.599 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.230      ;
; 0.600 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.834      ;
; 0.600 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.834      ;
; 0.600 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.460      ; 1.231      ;
; 0.600 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.228      ;
; 0.601 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.835      ;
; 0.601 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.232      ;
; 0.601 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.460      ; 1.232      ;
; 0.602 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.063      ; 0.836      ;
; 0.602 ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.836      ;
; 0.602 ; fifo_controller:fifo_controller|state.a                                                                                                                                            ; fifo_controller:fifo_controller|state.b                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 0.851      ;
; 0.602 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.460      ; 1.233      ;
; 0.602 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.230      ;
; 0.602 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.457      ; 1.230      ;
; 0.603 ; fifo_controller:fifo_controller|state_2.a                                                                                                                                          ; fifo_controller:fifo_controller|state_2.b                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 0.852      ;
; 0.604 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.232      ;
; 0.605 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.233      ;
; 0.606 ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.457      ; 1.234      ;
; 0.606 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.457      ; 1.234      ;
; 0.607 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.064      ; 0.842      ;
; 0.608 ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.842      ;
; 0.608 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 0.000        ; 0.064      ; 0.843      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                                                                                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|rdreq                                                                                                                                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state.a                                                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state.b                                                                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state_2.a                                                                                                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state_2.b                                                                                                                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|wrreq                                                                                                                                                            ;
; 0.123  ; 0.356        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.123  ; 0.356        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.123  ; 0.356        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'controls[6]'                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; controls[6] ; Rise       ; controls[6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.198  ; 0.416        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; 0.198  ; 0.416        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.219  ; 0.437        ; 0.218          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; 0.396  ; 0.582        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; 0.396  ; 0.582        ; 0.186          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; controls[6]~input|o             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|inclk[0]    ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|outclk      ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|state.checking|clk      ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|state.done|clk          ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~0|datad             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[0]|clk          ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[1]|clk          ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[2]|clk          ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[3]|clk          ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[0]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[1]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[2]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[3]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[4]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[5]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[6]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[7]|clk             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|ready|clk               ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|received_parity|clk     ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|state.idle|clk          ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|state.receiving|clk     ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0|combout             ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0|datad               ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~0|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; controls[6]~input|i             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; controls[6]~input|i             ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~0|combout           ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0|datad               ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0|combout             ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[0]|clk          ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[1]|clk          ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[2]|clk          ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[3]|clk          ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|ready|clk               ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.receiving|clk     ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[0]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[1]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[2]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[3]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[4]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[5]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[6]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[7]|clk             ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|received_parity|clk     ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; 1.120  ; 1.371  ; Rise       ; clk             ;
; rst          ; clk         ; 2.211  ; 2.419  ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 6.004  ; 6.066  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 3.616  ; 3.908  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; -0.770 ; -0.602 ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; 5.555  ; 6.031  ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; 5.252  ; 5.528  ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; 6.004  ; 6.066  ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; 1.761  ; 1.953  ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.677  ; 0.896  ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; -0.741 ; -0.976 ; Rise       ; clk             ;
; rst          ; clk         ; -1.187 ; -1.404 ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 1.386  ; 1.216  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 1.095  ; 0.887  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; 1.386  ; 1.216  ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; -0.794 ; -1.037 ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; -0.809 ; -1.026 ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; -2.208 ; -2.421 ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; -0.018 ; -0.210 ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.415  ; 0.186  ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+--------------+------------+--------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+-------+------------+-----------------+
; data_out[*]  ; clk        ; 10.023 ; 9.935 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 8.741  ; 8.649 ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 8.919  ; 8.804 ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 9.198  ; 9.042 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 10.023 ; 9.935 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 8.653  ; 8.553 ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 8.614  ; 8.501 ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 8.660  ; 8.562 ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 9.189  ; 9.024 ; Rise       ; clk             ;
; empty        ; clk        ; 5.794  ; 5.819 ; Rise       ; clk             ;
+--------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; clk        ; 8.306 ; 8.197 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 8.428 ; 8.339 ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 8.598 ; 8.487 ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 8.866 ; 8.715 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 9.704 ; 9.621 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 8.343 ; 8.247 ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 8.306 ; 8.197 ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 8.350 ; 8.255 ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 8.858 ; 8.699 ; Rise       ; clk             ;
; empty        ; clk        ; 5.584 ; 5.608 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; controls[6] ; -0.654 ; -6.320        ;
; clk         ; -0.434 ; -20.385       ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; clk         ; 0.158 ; 0.000         ;
; controls[6] ; 0.186 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; clk         ; -3.000 ; -106.371                  ;
; controls[6] ; -3.000 ; -23.549                   ;
+-------------+--------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controls[6]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.654 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.601      ;
; -0.652 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.599      ;
; -0.593 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.540      ;
; -0.545 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.492      ;
; -0.543 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.490      ;
; -0.543 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.490      ;
; -0.543 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.490      ;
; -0.542 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.489      ;
; -0.541 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.488      ;
; -0.540 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.487      ;
; -0.539 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.486      ;
; -0.538 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.485      ;
; -0.538 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.485      ;
; -0.536 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.483      ;
; -0.536 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.483      ;
; -0.531 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.037     ; 1.481      ;
; -0.527 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.037     ; 1.477      ;
; -0.502 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.449      ;
; -0.484 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.431      ;
; -0.482 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.429      ;
; -0.482 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.429      ;
; -0.481 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.428      ;
; -0.480 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.427      ;
; -0.477 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.424      ;
; -0.477 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.424      ;
; -0.458 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.037     ; 1.408      ;
; -0.393 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.340      ;
; -0.391 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.338      ;
; -0.391 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.338      ;
; -0.390 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.337      ;
; -0.389 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.336      ;
; -0.386 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.333      ;
; -0.386 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.333      ;
; -0.371 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.037     ; 1.321      ;
; -0.346 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.297      ;
; -0.345 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.296      ;
; -0.344 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.295      ;
; -0.343 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.294      ;
; -0.284 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.235      ;
; -0.283 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.234      ;
; -0.275 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.037     ; 1.225      ;
; -0.238 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.189      ;
; -0.226 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.177      ;
; -0.222 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 1.378      ;
; -0.219 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 1.375      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.200 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 1.000        ; -0.040     ; 1.147      ;
; -0.193 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.144      ;
; -0.192 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.143      ;
; -0.189 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.140      ;
; -0.169 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.120      ;
; -0.142 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 1.298      ;
; -0.132 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.083      ;
; -0.128 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.079      ;
; -0.124 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.075      ;
; -0.116 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.067      ;
; -0.078 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.166      ; 1.231      ;
; -0.071 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.022      ;
; -0.066 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 1.000        ; -0.035     ; 1.018      ;
; -0.066 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 1.222      ;
; -0.064 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 1.000        ; -0.035     ; 1.016      ;
; -0.063 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.014      ;
; -0.061 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.213      ;
; -0.060 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.212      ;
; -0.059 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.211      ;
; -0.058 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.210      ;
; -0.055 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.006      ;
; -0.055 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.006      ;
; -0.053 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 1.004      ;
; -0.037 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.035     ; 0.989      ;
; 0.001  ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.151      ;
; 0.002  ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.150      ;
; 0.005  ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 1.151      ;
; 0.006  ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 0.945      ;
; 0.006  ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 0.945      ;
; 0.058  ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.094      ;
; 0.059  ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.093      ;
; 0.092  ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.060      ;
; 0.093  ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 1.000        ; 0.165      ; 1.059      ;
; 0.097  ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 0.854      ;
; 0.098  ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.246     ; 0.643      ;
; 0.099  ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 1.057      ;
; 0.187  ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 0.969      ;
; 0.211  ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 1.000        ; -0.247     ; 0.529      ;
; 0.212  ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.035     ; 0.740      ;
; 0.228  ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 0.723      ;
; 0.272  ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; 0.169      ; 0.884      ;
; 0.290  ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 1.000        ; -0.036     ; 0.661      ;
; 0.309  ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.035     ; 0.643      ;
; 0.320  ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 1.000        ; -0.035     ; 0.632      ;
; 0.352  ; uart_rx:uart_rx|state.checking  ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 1.000        ; -0.045     ; 0.590      ;
; 0.600  ; uart_rx:uart_rx|ready           ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 1.000        ; -0.037     ; 0.350      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.434 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.385      ;
; -0.433 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.384      ;
; -0.433 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.384      ;
; -0.433 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.384      ;
; -0.433 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.384      ;
; -0.433 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.384      ;
; -0.433 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.384      ;
; -0.432 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 1.000        ; -0.079     ; 1.362      ;
; -0.423 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.373      ;
; -0.419 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.369      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.406 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.357      ;
; -0.390 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.340      ;
; -0.388 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.339      ;
; -0.388 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.339      ;
; -0.388 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.339      ;
; -0.388 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.339      ;
; -0.388 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.339      ;
; -0.386 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.336      ;
; -0.373 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.125      ;
; -0.373 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.125      ;
; -0.373 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.125      ;
; -0.373 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.125      ;
; -0.373 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.125      ;
; -0.371 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.236     ; 1.122      ;
; -0.371 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.236     ; 1.122      ;
; -0.371 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.236     ; 1.122      ;
; -0.371 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.236     ; 1.122      ;
; -0.371 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.236     ; 1.122      ;
; -0.371 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.236     ; 1.122      ;
; -0.368 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.120      ;
; -0.368 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.120      ;
; -0.368 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.120      ;
; -0.368 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.120      ;
; -0.368 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.120      ;
; -0.355 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.305      ;
; -0.351 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.301      ;
; -0.348 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                    ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.036     ; 1.299      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.346 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.236     ; 1.097      ;
; -0.340 ; fifo_controller:fifo_controller|rdreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 1.000        ; -0.079     ; 1.270      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.334 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.285      ;
; -0.325 ; uart_rx:uart_rx|data[5]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.724     ; 0.590      ;
; -0.322 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.272      ;
; -0.318 ; fifo_controller:fifo_controller|wrreq                                                                                                                 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.268      ;
; -0.312 ; uart_rx:uart_rx|data[4]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.724     ; 0.577      ;
; -0.310 ; uart_rx:uart_rx|data[7]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.724     ; 0.575      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.309 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                  ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 1.000        ; -0.036     ; 1.260      ;
; -0.305 ; uart_rx:uart_rx|data[2]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.725     ; 0.569      ;
; -0.303 ; uart_rx:uart_rx|data[0]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.725     ; 0.567      ;
; -0.302 ; uart_rx:uart_rx|data[3]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.725     ; 0.566      ;
; -0.302 ; uart_rx:uart_rx|data[6]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.724     ; 0.567      ;
; -0.299 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.051      ;
; -0.299 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.051      ;
; -0.299 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.051      ;
; -0.299 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.051      ;
; -0.299 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.051      ;
; -0.298 ; uart_rx:uart_rx|data[1]                                                                                                                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; controls[6]  ; clk         ; 1.000        ; -0.725     ; 0.562      ;
; -0.293 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.045      ;
; -0.293 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.045      ;
; -0.293 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.045      ;
; -0.293 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.045      ;
; -0.293 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                    ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 1.000        ; -0.235     ; 1.045      ;
; -0.287 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full      ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.237      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.158 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.484      ;
; 0.172 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.498      ;
; 0.175 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.501      ;
; 0.179 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.504      ;
; 0.186 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                   ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.190 ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.044      ; 0.318      ;
; 0.198 ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                    ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                    ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                  ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                              ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.330      ;
; 0.203 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10] ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.207 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.488      ;
; 0.211 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.492      ;
; 0.216 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.497      ;
; 0.223 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.504      ;
; 0.248 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.235      ; 0.567      ;
; 0.249 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.235      ; 0.568      ;
; 0.249 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.235      ; 0.568      ;
; 0.249 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.236      ; 0.569      ;
; 0.254 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.237      ; 0.575      ;
; 0.254 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.237      ; 0.575      ;
; 0.254 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.237      ; 0.575      ;
; 0.258 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.578      ;
; 0.258 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.578      ;
; 0.258 ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.236      ; 0.578      ;
; 0.259 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                        ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.387      ;
; 0.261 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.581      ;
; 0.261 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.236      ; 0.581      ;
; 0.262 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.235      ; 0.581      ;
; 0.263 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.237      ; 0.584      ;
; 0.266 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.237      ; 0.587      ;
; 0.266 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.237      ; 0.587      ;
; 0.268 ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.235      ; 0.587      ;
; 0.276 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.601      ;
; 0.290 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.420      ;
; 0.292 ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.420      ;
; 0.293 ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.044      ; 0.421      ;
; 0.293 ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.421      ;
; 0.296 ; fifo_controller:fifo_controller|state_2.b                                                                                                                                          ; fifo_controller:fifo_controller|rdreq                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.423      ;
; 0.297 ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                               ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.322      ; 0.703      ;
; 0.298 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                 ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                 ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; fifo_controller:fifo_controller|state_2.a                                                                                                                                          ; fifo_controller:fifo_controller|state_2.b                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; fifo_controller:fifo_controller|state.a                                                                                                                                            ; fifo_controller:fifo_controller|state.b                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                               ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.130      ; 0.515      ;
; 0.304 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                               ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                              ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                             ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                               ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                         ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]  ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controls[6]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_rx:uart_rx|ready           ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.355 ; uart_rx:uart_rx|state.checking  ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.045      ; 0.484      ;
; 0.401 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.521      ;
; 0.416 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; 0.038      ; 0.538      ;
; 0.422 ; uart_rx:uart_rx|data[7]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 0.756      ;
; 0.430 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.550      ;
; 0.440 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.037      ; 0.561      ;
; 0.457 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.577      ;
; 0.466 ; uart_rx:uart_rx|data[6]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 0.800      ;
; 0.476 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.596      ;
; 0.503 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|received_parity ; controls[6]  ; controls[6] ; 0.000        ; 0.035      ; 0.622      ;
; 0.521 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|state.idle      ; controls[6]  ; controls[6] ; 0.000        ; -0.166     ; 0.439      ;
; 0.575 ; uart_rx:uart_rx|data[1]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 0.909      ;
; 0.581 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 0.911      ;
; 0.582 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 0.912      ;
; 0.587 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 0.917      ;
; 0.588 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 0.918      ;
; 0.618 ; uart_rx:uart_rx|data[0]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 0.952      ;
; 0.619 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.735      ;
; 0.622 ; uart_rx:uart_rx|state.done      ; uart_rx:uart_rx|ready           ; controls[6]  ; controls[6] ; 0.000        ; -0.164     ; 0.542      ;
; 0.627 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.747      ;
; 0.633 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.753      ;
; 0.657 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 0.987      ;
; 0.658 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 0.988      ;
; 0.682 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.802      ;
; 0.684 ; uart_rx:uart_rx|data[2]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 1.018      ;
; 0.690 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.810      ;
; 0.696 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.816      ;
; 0.702 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.822      ;
; 0.704 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.820      ;
; 0.708 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 1.038      ;
; 0.709 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 1.039      ;
; 0.711 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.checking  ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 1.041      ;
; 0.712 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.246      ; 1.042      ;
; 0.726 ; uart_rx:uart_rx|received_parity ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.247      ; 1.057      ;
; 0.730 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.850      ;
; 0.734 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[3]      ; controls[6]  ; controls[6] ; 0.000        ; 0.037      ; 0.855      ;
; 0.741 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.861      ;
; 0.742 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.858      ;
; 0.742 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.862      ;
; 0.744 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|counter[0]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.864      ;
; 0.745 ; uart_rx:uart_rx|data[5]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 1.079      ;
; 0.747 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.867      ;
; 0.756 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.037      ; 0.877      ;
; 0.757 ; uart_rx:uart_rx|state.idle      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.037      ; 0.878      ;
; 0.773 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.889      ;
; 0.783 ; uart_rx:uart_rx|data[3]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 1.117      ;
; 0.784 ; uart_rx:uart_rx|data[4]         ; uart_rx:uart_rx|state.done      ; controls[6]  ; controls[6] ; 0.000        ; 0.250      ; 1.118      ;
; 0.796 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.912      ;
; 0.798 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.914      ;
; 0.800 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.916      ;
; 0.814 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.930      ;
; 0.818 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.938      ;
; 0.833 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.949      ;
; 0.833 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.949      ;
; 0.836 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.952      ;
; 0.838 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.954      ;
; 0.839 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.955      ;
; 0.840 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.956      ;
; 0.841 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.957      ;
; 0.841 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 0.957      ;
; 0.859 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.979      ;
; 0.867 ; uart_rx:uart_rx|counter[2]      ; uart_rx:uart_rx|state.receiving ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 0.987      ;
; 0.911 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.027      ;
; 0.914 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.030      ;
; 0.916 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.032      ;
; 0.917 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.033      ;
; 0.918 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.034      ;
; 0.919 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.035      ;
; 0.928 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.044      ;
; 0.931 ; uart_rx:uart_rx|counter[0]      ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.047      ;
; 0.937 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.053      ;
; 0.940 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[2]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 1.060      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[1]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[7]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[6]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[2]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[4]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.956 ; uart_rx:uart_rx|state.receiving ; uart_rx:uart_rx|data[3]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.072      ;
; 0.967 ; uart_rx:uart_rx|counter[3]      ; uart_rx:uart_rx|counter[1]      ; controls[6]  ; controls[6] ; 0.000        ; 0.036      ; 1.087      ;
; 0.968 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[5]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.084      ;
; 0.968 ; uart_rx:uart_rx|counter[1]      ; uart_rx:uart_rx|data[0]         ; controls[6]  ; controls[6] ; 0.000        ; 0.032      ; 1.084      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|clk_out                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[0]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[1]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[2]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[3]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[4]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[5]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[6]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_115200_generator:baud_115200_generator|counter[7]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|clk_out                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[0]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[10]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[1]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[2]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[3]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[4]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[5]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[6]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[7]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[8]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_19200_generator:baud_19200_generator|counter[9]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|clk_out                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[0]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[10]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[11]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[1]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[2]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[3]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[4]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[5]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[6]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[7]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[8]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_7200_generator:baud_7200_generator|counter[9]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|clk_out                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[0]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[10]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[11]                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[1]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[2]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[3]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[4]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[5]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[6]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[7]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[8]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; baud_9600_generator:baud_9600_generator|counter[9]                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|a_fefifo_raf:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|rdreq                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state.a                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state.b                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state_2.a                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|state_2.b                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; fifo_controller:fifo_controller|wrreq                                                                                                                                                            ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; fifo_controller:fifo_controller|fifo:fifo|scfifo:scfifo_component|scfifo_la31:auto_generated|a_dpfifo_sg31:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'controls[6]'                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; controls[6] ; Rise       ; controls[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; -0.166 ; 0.018        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; -0.166 ; 0.018        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; -0.140 ; 0.044        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; -0.140 ; 0.044        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; -0.138 ; 0.046        ; 0.184          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.checking|clk      ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.done|clk          ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|received_parity|clk     ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.idle|clk          ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[0]|clk          ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[1]|clk          ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[2]|clk          ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|counter[3]|clk          ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|ready|clk               ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|state.receiving|clk     ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[0]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[1]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[2]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[3]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[4]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[5]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[6]|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; uart_rx|data[7]|clk             ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|inclk[0]    ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|outclk      ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0|datad               ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0|combout             ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~0|datad             ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; mux4_1|Mux0~0|combout           ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; controls[6]~input|o             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; controls[6]~input|i             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; controls[6] ; Rise       ; controls[6]~input|i             ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[0]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[1]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[2]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[3]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[4]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[5]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[6]         ;
; 0.737  ; 0.953        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|data[7]         ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[0]      ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[1]      ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[2]      ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|counter[3]      ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|ready           ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.receiving ;
; 0.739  ; 0.955        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|received_parity ;
; 0.739  ; 0.955        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.idle      ;
; 0.765  ; 0.981        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.checking  ;
; 0.765  ; 0.981        ; 0.216          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx:uart_rx|state.done      ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; controls[6]~input|o             ;
; 0.896  ; 0.896        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~0|combout           ;
; 0.901  ; 0.901        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~0|datad             ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0|combout             ;
; 0.913  ; 0.913        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0|datad               ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|inclk[0]    ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; mux4_1|Mux0~clkctrl|outclk      ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[0]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[1]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[2]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[3]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[4]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[5]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[6]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|data[7]|clk             ;
; 0.958  ; 0.958        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|ready|clk               ;
; 0.959  ; 0.959        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[0]|clk          ;
; 0.959  ; 0.959        ; 0.000          ; High Pulse Width ; controls[6] ; Rise       ; uart_rx|counter[1]|clk          ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; 0.725  ; 1.296  ; Rise       ; clk             ;
; rst          ; clk         ; 1.264  ; 1.870  ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 3.463  ; 3.977  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 2.079  ; 2.695  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; -0.304 ; -0.013 ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; 3.245  ; 3.940  ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; 3.069  ; 3.670  ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; 3.463  ; 3.977  ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; 1.069  ; 1.722  ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.530  ; 1.103  ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; -0.518 ; -1.074 ; Rise       ; clk             ;
; rst          ; clk         ; -0.671 ; -1.222 ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 0.650  ; 0.336  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 0.412  ; -0.148 ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; 0.650  ; 0.336  ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; -0.575 ; -1.229 ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; -0.580 ; -1.220 ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; -1.293 ; -1.887 ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; -0.195 ; -0.822 ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.051  ; -0.523 ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; clk        ; 5.644 ; 5.757 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 4.703 ; 4.765 ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 4.790 ; 4.860 ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 4.919 ; 5.005 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 5.644 ; 5.757 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 4.654 ; 4.705 ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 4.621 ; 4.662 ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 4.658 ; 4.713 ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 4.909 ; 4.993 ; Rise       ; clk             ;
; empty        ; clk        ; 3.398 ; 3.345 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; clk        ; 4.431 ; 4.470 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 4.510 ; 4.569 ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 4.593 ; 4.660 ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 4.716 ; 4.799 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 5.451 ; 5.562 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 4.462 ; 4.511 ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 4.431 ; 4.470 ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 4.466 ; 4.519 ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 4.707 ; 4.788 ; Rise       ; clk             ;
; empty        ; clk        ; 3.290 ; 3.239 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.371   ; 0.158 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.008   ; 0.158 ; N/A      ; N/A     ; -3.000              ;
;  controls[6]     ; -2.371   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -172.698 ; 0.0   ; 0.0      ; 0.0     ; -163.754            ;
;  clk             ; -141.888 ; 0.000 ; N/A      ; N/A     ; -137.624            ;
;  controls[6]     ; -30.810  ; 0.000 ; N/A      ; N/A     ; -26.130             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; 1.345  ; 1.701  ; Rise       ; clk             ;
; rst          ; clk         ; 2.518  ; 2.866  ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 6.820  ; 6.972  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 4.131  ; 4.546  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; -0.304 ; -0.013 ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; 6.330  ; 6.935  ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; 5.975  ; 6.362  ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; 6.820  ; 6.972  ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; 2.057  ; 2.396  ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.901  ; 1.223  ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; read         ; clk         ; -0.518 ; -0.976 ; Rise       ; clk             ;
; rst          ; clk         ; -0.671 ; -1.222 ; Rise       ; clk             ;
; controls[*]  ; controls[6] ; 1.449  ; 1.321  ; Rise       ; controls[6]     ;
;  controls[0] ; controls[6] ; 1.095  ; 0.887  ; Rise       ; controls[6]     ;
;  controls[1] ; controls[6] ; 1.449  ; 1.321  ; Rise       ; controls[6]     ;
;  controls[2] ; controls[6] ; -0.575 ; -1.037 ; Rise       ; controls[6]     ;
;  controls[3] ; controls[6] ; -0.580 ; -1.026 ; Rise       ; controls[6]     ;
;  controls[5] ; controls[6] ; -1.293 ; -1.887 ; Rise       ; controls[6]     ;
; rst          ; controls[6] ; -0.018 ; -0.210 ; Rise       ; controls[6]     ;
; rx           ; controls[6] ; 0.415  ; 0.186  ; Rise       ; controls[6]     ;
+--------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; data_out[*]  ; clk        ; 11.132 ; 11.114 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 9.673  ; 9.604  ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 9.862  ; 9.780  ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 10.153 ; 10.045 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 11.132 ; 11.114 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 9.581  ; 9.501  ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 9.548  ; 9.443  ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 9.589  ; 9.511  ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 10.138 ; 10.027 ; Rise       ; clk             ;
; empty        ; clk        ; 6.431  ; 6.447  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; data_out[*]  ; clk        ; 4.431 ; 4.470 ; Rise       ; clk             ;
;  data_out[0] ; clk        ; 4.510 ; 4.569 ; Rise       ; clk             ;
;  data_out[1] ; clk        ; 4.593 ; 4.660 ; Rise       ; clk             ;
;  data_out[2] ; clk        ; 4.716 ; 4.799 ; Rise       ; clk             ;
;  data_out[3] ; clk        ; 5.451 ; 5.562 ; Rise       ; clk             ;
;  data_out[4] ; clk        ; 4.462 ; 4.511 ; Rise       ; clk             ;
;  data_out[5] ; clk        ; 4.431 ; 4.470 ; Rise       ; clk             ;
;  data_out[6] ; clk        ; 4.466 ; 4.519 ; Rise       ; clk             ;
;  data_out[7] ; clk        ; 4.707 ; 4.788 ; Rise       ; clk             ;
; empty        ; clk        ; 3.290 ; 3.239 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; empty         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; controls[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rts                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; controls[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clk         ; clk         ; 1285     ; 0        ; 0        ; 0        ;
; controls[6] ; clk         ; 10       ; 0        ; 0        ; 0        ;
; controls[6] ; controls[6] ; 214      ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clk         ; clk         ; 1285     ; 0        ; 0        ; 0        ;
; controls[6] ; clk         ; 10       ; 0        ; 0        ; 0        ;
; controls[6] ; controls[6] ; 214      ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 149   ; 149  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 02 18:55:26 2018
Info: Command: quartus_sta uart_controller -c uart_controller
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name controls[6] controls[6]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mux4_1|Mux0  from: datad  to: combout
    Info (332098): Cell: mux4_1|Mux0~0  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.371       -30.810 controls[6] 
    Info (332119):    -2.008      -141.888 clk 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.375         0.000 clk 
    Info (332119):     0.412         0.000 controls[6] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -137.624 clk 
    Info (332119):    -3.000       -26.130 controls[6] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mux4_1|Mux0  from: datad  to: combout
    Info (332098): Cell: mux4_1|Mux0~0  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.081       -26.632 controls[6] 
    Info (332119):    -1.729      -120.089 clk 
Info (332146): Worst-case hold slack is 0.361
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.361         0.000 controls[6] 
    Info (332119):     0.362         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -137.272 clk 
    Info (332119):    -3.000       -26.130 controls[6] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mux4_1|Mux0  from: datad  to: combout
    Info (332098): Cell: mux4_1|Mux0~0  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.654        -6.320 controls[6] 
    Info (332119):    -0.434       -20.385 clk 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.158         0.000 clk 
    Info (332119):     0.186         0.000 controls[6] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -106.371 clk 
    Info (332119):    -3.000       -23.549 controls[6] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4616 megabytes
    Info: Processing ended: Mon Jul 02 18:55:31 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


