//
// Bareflank Extended APIs
// Copyright (C) 2018 Assured Information Security, Inc.
//
// This library is free software; you can redistribute it and/or
// modify it under the terms of the GNU Lesser General Public
// License as published by the Free Software Foundation; either
// version 2.1 of the License, or (at your option) any later version.
//
// This library is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
// Lesser General Public License for more details.
//
// You should have received a copy of the GNU Lesser General Public
// License along with this library; if not, write to the Free Software
// Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA

#ifndef XEN_OP_INTEL_X64_HYPERKERNEL_H
#define XEN_OP_INTEL_X64_HYPERKERNEL_H

#define __XEN_INTERFACE_VERSION__ 0x040900

#include "../base.h"
#include "../uart.h"

#include <xen/public/xen.h>
#include <xen/public/vcpu.h>
#include <xen/public/grant_table.h>
#include <xen/public/arch-x86/cpuid.h>

#include "evtchn_op.h"
#include "gnttab_op.h"

#include <eapis/hve/arch/x64/unmapper.h>
#include <eapis/hve/arch/intel_x64/vmexit/cpuid.h>
#include <eapis/hve/arch/intel_x64/vmexit/wrmsr.h>
#include <eapis/hve/arch/intel_x64/vmexit/rdmsr.h>
#include <eapis/hve/arch/intel_x64/vmexit/io_instruction.h>
#include <eapis/hve/arch/intel_x64/vmexit/ept_violation.h>

#include <hve/arch/intel_x64/pci.h>

// -----------------------------------------------------------------------------
// Exports
// -----------------------------------------------------------------------------

#include <bfexports.h>

#ifndef STATIC_HYPERKERNEL_HVE
#ifdef SHARED_HYPERKERNEL_HVE
#define EXPORT_HYPERKERNEL_HVE EXPORT_SYM
#else
#define EXPORT_HYPERKERNEL_HVE IMPORT_SYM
#endif
#else
#define EXPORT_HYPERKERNEL_HVE
#endif

// -----------------------------------------------------------------------------
// Definitions
// -----------------------------------------------------------------------------

namespace hyperkernel::intel_x64
{

/**
 * MTRR range
 *
 * @base the base gpa of the range
 * @size the size of the range in bytes
 * @type the type of the range
 */
struct mtrr_range {
    uint64_t base{};
    uint64_t size{};
    uint32_t type{};

    mtrr_range(const struct e820_entry_t &entry)
    {
        base = entry.addr;
        size = entry.size;

        switch (entry.type) {
        case 1: // RAM
        case 2: // Reserved
        case 5: // Unusable
            type = 6; // write-back
            break;
        }
    }
};

 /**
 * size_to_physmask
 *
 * Convert the @size of a range to its corresponding value in a *valid* range.
 * This is the inverse function of physmask_to_size found in the base
 * hypervisor at bfvmm/src/hve/arch/intel_x64/mtrrs.cpp
 *
 */
static uint64_t size_to_physmask(uint64_t size)
{
    static auto addr_size = ::x64::cpuid::addr_size::phys::get();
    return (~(size - 1U) & ((1ULL << addr_size) - 1U)) | (1UL << 11);
}

class vcpu;

class EXPORT_HYPERKERNEL_HVE xen_op_handler
{
public:

    xen_op_handler(
        gsl::not_null<vcpu *> vcpu, gsl::not_null<domain *> domain);

    /// Destructor
    ///
    /// @expects
    /// @ensures
    ///
    ~xen_op_handler() = default;

    shared_info_t *shared_info();

private:

    void run_delegate(bfobject *obj);
    bool exit_handler(gsl::not_null<vcpu_t *> vcpu);
    bool handle_hlt(gsl::not_null<vcpu_t *> vcpu);
    bool handle_vmx_pet(gsl::not_null<vcpu_t *> vcpu);

    // -------------------------------------------------------------------------
    // MSRS
    // -------------------------------------------------------------------------

    bool rdmsr_mtrr_cap(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool rdmsr_mtrr_def(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool wrmsr_mtrr_def(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);
    bool rdmsr_mtrr_physbase(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool rdmsr_mtrr_physmask(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);

    void isolate_msr(uint32_t msr);

    bool rdmsr_zero_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool wrmsr_ignore_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool rdmsr_pass_through_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool wrmsr_pass_through_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool wrmsr_store_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool dom0_apic_base(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool ia32_misc_enable_rdmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool ia32_misc_enable_wrmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool ia32_apic_base_rdmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::rdmsr_handler::info_t &info);
    bool ia32_apic_base_wrmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool xen_hypercall_page_wrmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);
    bool xen_debug_ndec_wrmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);
    bool xen_debug_nhex_wrmsr_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    bool handle_tsc_deadline(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::wrmsr_handler::info_t &info);

    // -------------------------------------------------------------------------
    // CPUID
    // -------------------------------------------------------------------------

    bool cpuid_zero_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool cpuid_pass_through_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);

    bool cpuid_leaf1_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool cpuid_leaf4_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool cpuid_leaf6_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool cpuid_leaf7_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool cpuid_leaf15_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);

    bool cpuid_leaf80000001_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool xen_cpuid_leaf1_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool xen_cpuid_leaf2_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool xen_cpuid_leaf3_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);
    bool xen_cpuid_leaf5_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::cpuid_handler::info_t &info);

    // -------------------------------------------------------------------------
    // IO Instructions
    // -------------------------------------------------------------------------

    bool io_zero_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_ones_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_ignore_handler(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);

    bool io_cf8_in(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cf8_out(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    // Note: Linux should only write to CFB the value 1, one time, and
    // it should never read from CFB. The direct probe code writes here first
    // in order to determine type 1 config access.
    //
    bool io_cfb_in(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfb_out(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfc_in(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfc_out(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfd_in(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfd_out(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfe_in(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);
    bool io_cfe_out(
        gsl::not_null<vcpu_t *> vcpu, eapis::intel_x64::io_instruction_handler::info_t &info);

    bool pci_in(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_hdr_pci_bridge_in(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_hdr_normal_in(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_host_bridge_in(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_owned_in(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_msix_cap_prev_in(eapis::intel_x64::io_instruction_handler::info_t &info);

    bool pci_out(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_hdr_pci_bridge_out(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_hdr_normal_out(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_host_bridge_out(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_owned_out(eapis::intel_x64::io_instruction_handler::info_t &info);
    bool pci_owned_msi_out(eapis::intel_x64::io_instruction_handler::info_t &info);

    // -------------------------------------------------------------------------
    // VMCalls
    // -------------------------------------------------------------------------

    bool HYPERVISOR_memory_op(gsl::not_null<vcpu *> vcpu);
    void XENMEM_decrease_reservation_handler(gsl::not_null<vcpu *> vcpu);
    void XENMEM_add_to_physmap_handler(gsl::not_null<vcpu *> vcpu);
    void XENMEM_memory_map_handler(gsl::not_null<vcpu *> vcpu);

    bool HYPERVISOR_xen_version(gsl::not_null<vcpu *> vcpu);
    void XENVER_get_features_handler(gsl::not_null<vcpu *> vcpu);

    bool HYPERVISOR_grant_table_op(gsl::not_null<vcpu *> vcpu);
    void GNTTABOP_query_size_handler(gsl::not_null<vcpu *> vcpu);
    void GNTTABOP_set_version_handler(gsl::not_null<vcpu *> vcpu);

    bool HYPERVISOR_vcpu_op(gsl::not_null<vcpu *> vcpu);
    void VCPUOP_register_vcpu_info_handler(gsl::not_null<vcpu *> vcpu);
    void VCPUOP_stop_periodic_timer_handler(gsl::not_null<vcpu *> vcpu);
    void VCPUOP_stop_singleshot_timer_handler(gsl::not_null<vcpu *> vcpu);
    void VCPUOP_set_singleshot_timer_handler(gsl::not_null<vcpu *> vcpu);

    bool HYPERVISOR_hvm_op(gsl::not_null<vcpu *> vcpu);
    void HVMOP_set_param_handler(gsl::not_null<vcpu *> vcpu);
    void HVMOP_get_param_handler(gsl::not_null<vcpu *> vcpu);
    void HVMOP_pagetable_dying_handler(gsl::not_null<vcpu *> vcpu);

    bool HYPERVISOR_event_channel_op(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_init_control_handler(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_expand_array_handler(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_alloc_unbound_handler(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_send_handler(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_bind_ipi_handler(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_bind_virq_handler(gsl::not_null<vcpu *> vcpu);
    void EVTCHNOP_bind_vcpu_handler(gsl::not_null<vcpu *> vcpu);

    // -------------------------------------------------------------------------
    // APIC
    // -------------------------------------------------------------------------

    using rip_cache_t = std::unordered_map<uint64_t, eapis::x64::unique_map<uint8_t>>;

    uint8_t *map_rip(rip_cache_t &rc, uint64_t rip, uint64_t len);

    bool xapic_handle_write(
        gsl::not_null<vcpu_t *> vcpu,
        eapis::intel_x64::ept_violation_handler::info_t &info);

    void xapic_handle_write_icr(uint32_t icr_low);
    void xapic_handle_write_lvt_timer(uint32_t timer);

    // -------------------------------------------------------------------------
    // Helpers
    // -------------------------------------------------------------------------

    bool owns_current_bdf() const;
    bool local_xenstore() const;
    void pci_init_caps();
    void pci_init_bars();
    void pci_init_nic();

    // -------------------------------------------------------------------------
    // Quirks
    // -------------------------------------------------------------------------

    void register_unplug_quirk();

private:

    uint64_t m_apic_base{};
    uint64_t m_pet_shift{};
    uint64_t m_pet_ticks{};
    uint64_t m_tsc_freq_khz{};

    std::unordered_map<uint32_t, uint64_t> m_msrs;

    rip_cache_t m_rc_xapic;

    std::array<uint32_t, 2> m_bridge_bar = {0};
    std::array<uint32_t, 6> m_nic_bar = {0};
    pci_bars_t m_nic_bar_list;

private:

    vcpu *m_vcpu;
    domain *m_domain;

    vcpu_info_t *m_vcpu_info;
    uint64_t m_hypercall_page_gpa{};

    // The guest-programmed cf8
    uint32_t m_cf8{};

    // The NIC's CF8 value
    uint32_t m_nic{};

    uint32_t m_msi_addr{};
    uint32_t m_msi_cap{};
    uint32_t m_msix_cap{};
    uint32_t m_msix_cap_prev{};
    uint32_t m_msix_cap_next{};
    uint32_t m_phys_vec{};
    uint32_t m_virt_vec{};

    eapis::x64::unique_map<vcpu_runstate_info_t> m_runstate_info;
    eapis::x64::unique_map<vcpu_time_info_t> m_time_info;
    eapis::x64::unique_map<shared_info_t> m_shared_info;
    eapis::x64::unique_map<uint8_t> m_vcpu_info_ump;
    eapis::x64::unique_map<uint8_t> m_console;

    std::unique_ptr<hyperkernel::intel_x64::evtchn_op> m_evtchn_op;
    std::unique_ptr<hyperkernel::intel_x64::gnttab_op> m_gnttab_op;

    std::vector<struct mtrr_range> m_mtrr;

    // Default MTRR type is UC and MTRRs are enabled
    uint64_t m_mtrr_def{(1UL << 11) | 0};

public:

    /// @cond

    xen_op_handler(xen_op_handler &&) = default;
    xen_op_handler &operator=(xen_op_handler &&) = default;

    xen_op_handler(const xen_op_handler &) = delete;
    xen_op_handler &operator=(const xen_op_handler &) = delete;

    /// @endcond
};

}

#endif
