#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000262f0f50aa0 .scope module, "Mux_TestBench" "Mux_TestBench" 2 26;
 .timescale 0 0;
v00000262f0fb8ec0_0 .var "data", 3 0;
v00000262f0fb7e80_0 .var "s0", 0 0;
v00000262f0fb7f20_0 .var "s1", 0 0;
v00000262f0fb8240_0 .net "y", 0 0, L_00000262f0fbbf90;  1 drivers
S_00000262f0f50c30 .scope module, "mux" "Multiplexer_4to1" 2 30, 2 14 0, S_00000262f0f50aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s0";
    .port_info 3 /OUTPUT 1 "y";
L_00000262f0f5d720 .functor NOT 1, v00000262f0fb7f20_0, C4<0>, C4<0>, C4<0>;
L_00000262f0f5d950 .functor NOT 1, v00000262f0fb7e80_0, C4<0>, C4<0>, C4<0>;
v00000262f0fb8380_0 .net *"_ivl_1", 0 0, L_00000262f0fb9d50;  1 drivers
v00000262f0fb8100_0 .net *"_ivl_13", 0 0, L_00000262f0fbad90;  1 drivers
v00000262f0fb8a60_0 .net *"_ivl_19", 0 0, L_00000262f0fbb5b0;  1 drivers
v00000262f0fb90a0_0 .net *"_ivl_26", 0 0, L_00000262f0fba6b0;  1 drivers
v00000262f0fb7a20_0 .net *"_ivl_28", 0 0, L_00000262f0fbb510;  1 drivers
v00000262f0fb9640_0 .net *"_ivl_30", 0 0, L_00000262f0fbaa70;  1 drivers
v00000262f0fb7ac0_0 .net *"_ivl_32", 0 0, L_00000262f0fbab10;  1 drivers
v00000262f0fb84c0_0 .net *"_ivl_7", 0 0, L_00000262f0fbb150;  1 drivers
v00000262f0fb9460_0 .net "data", 3 0, v00000262f0fb8ec0_0;  1 drivers
v00000262f0fb7b60_0 .net "data_out", 3 0, L_00000262f0fba7f0;  1 drivers
v00000262f0fb8560_0 .net "not_s0", 0 0, L_00000262f0f5d950;  1 drivers
v00000262f0fb8ce0_0 .net "not_s1", 0 0, L_00000262f0f5d720;  1 drivers
v00000262f0fb78e0_0 .net "s0", 0 0, v00000262f0fb7e80_0;  1 drivers
v00000262f0fb7ca0_0 .net "s1", 0 0, v00000262f0fb7f20_0;  1 drivers
v00000262f0fb86a0_0 .net "y", 0 0, L_00000262f0fbbf90;  alias, 1 drivers
L_00000262f0fb9d50 .part v00000262f0fb8ec0_0, 0, 1;
L_00000262f0fbabb0 .concat [ 1 1 1 0], L_00000262f0fb9d50, L_00000262f0f5d950, L_00000262f0f5d720;
L_00000262f0fbb150 .part v00000262f0fb8ec0_0, 1, 1;
L_00000262f0fbac50 .concat [ 1 1 1 0], L_00000262f0fbb150, v00000262f0fb7e80_0, L_00000262f0f5d720;
L_00000262f0fbad90 .part v00000262f0fb8ec0_0, 2, 1;
L_00000262f0fba750 .concat [ 1 1 1 0], L_00000262f0fbad90, L_00000262f0f5d950, v00000262f0fb7f20_0;
L_00000262f0fbb5b0 .part v00000262f0fb8ec0_0, 3, 1;
L_00000262f0fb9a30 .concat [ 1 1 1 0], L_00000262f0fbb5b0, v00000262f0fb7e80_0, v00000262f0fb7f20_0;
L_00000262f0fba7f0 .concat8 [ 1 1 1 1], L_00000262f0f5daa0, L_00000262f0fbbe40, L_00000262f0fbbba0, L_00000262f0fbbc80;
L_00000262f0fba6b0 .part L_00000262f0fba7f0, 0, 1;
L_00000262f0fbb510 .part L_00000262f0fba7f0, 1, 1;
L_00000262f0fbaa70 .part L_00000262f0fba7f0, 2, 1;
L_00000262f0fbab10 .part L_00000262f0fba7f0, 3, 1;
L_00000262f0fbb470 .concat [ 1 1 1 1], L_00000262f0fbab10, L_00000262f0fbaa70, L_00000262f0fbb510, L_00000262f0fba6b0;
S_00000262f0f558a0 .scope module, "gate1" "AND_3bit" 2 19, 2 1 0, S_00000262f0f50c30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_00000262f0f5d9c0 .functor AND 1, L_00000262f0fb91e0, L_00000262f0fb9500, C4<1>, C4<1>;
L_00000262f0f5daa0 .functor AND 1, L_00000262f0f5d9c0, L_00000262f0fbacf0, C4<1>, C4<1>;
v00000262f0f49080_0 .net *"_ivl_1", 0 0, L_00000262f0fb91e0;  1 drivers
v00000262f0f491c0_0 .net *"_ivl_3", 0 0, L_00000262f0fb9500;  1 drivers
v00000262f0f49260_0 .net *"_ivl_5", 0 0, L_00000262f0fbacf0;  1 drivers
v00000262f0fb9780_0 .net "a", 2 0, L_00000262f0fbabb0;  1 drivers
v00000262f0fb9280_0 .net "w1", 0 0, L_00000262f0f5d9c0;  1 drivers
v00000262f0fb81a0_0 .net "y", 0 0, L_00000262f0f5daa0;  1 drivers
L_00000262f0fb91e0 .part L_00000262f0fbabb0, 0, 1;
L_00000262f0fb9500 .part L_00000262f0fbabb0, 1, 1;
L_00000262f0fbacf0 .part L_00000262f0fbabb0, 2, 1;
S_00000262f0f54680 .scope module, "gate2" "AND_3bit" 2 20, 2 1 0, S_00000262f0f50c30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_00000262f0fbc000 .functor AND 1, L_00000262f0fba930, L_00000262f0fba4d0, C4<1>, C4<1>;
L_00000262f0fbbe40 .functor AND 1, L_00000262f0fbc000, L_00000262f0fb9fd0, C4<1>, C4<1>;
v00000262f0fb8060_0 .net *"_ivl_1", 0 0, L_00000262f0fba930;  1 drivers
v00000262f0fb8880_0 .net *"_ivl_3", 0 0, L_00000262f0fba4d0;  1 drivers
v00000262f0fb8740_0 .net *"_ivl_5", 0 0, L_00000262f0fb9fd0;  1 drivers
v00000262f0fb8920_0 .net "a", 2 0, L_00000262f0fbac50;  1 drivers
v00000262f0fb95a0_0 .net "w1", 0 0, L_00000262f0fbc000;  1 drivers
v00000262f0fb8d80_0 .net "y", 0 0, L_00000262f0fbbe40;  1 drivers
L_00000262f0fba930 .part L_00000262f0fbac50, 0, 1;
L_00000262f0fba4d0 .part L_00000262f0fbac50, 1, 1;
L_00000262f0fb9fd0 .part L_00000262f0fbac50, 2, 1;
S_00000262f0f55a30 .scope module, "gate3" "AND_3bit" 2 21, 2 1 0, S_00000262f0f50c30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_00000262f0fbb900 .functor AND 1, L_00000262f0fbb1f0, L_00000262f0fb9df0, C4<1>, C4<1>;
L_00000262f0fbbba0 .functor AND 1, L_00000262f0fbb900, L_00000262f0fb9e90, C4<1>, C4<1>;
v00000262f0fb9140_0 .net *"_ivl_1", 0 0, L_00000262f0fbb1f0;  1 drivers
v00000262f0fb9320_0 .net *"_ivl_3", 0 0, L_00000262f0fb9df0;  1 drivers
v00000262f0fb8f60_0 .net *"_ivl_5", 0 0, L_00000262f0fb9e90;  1 drivers
v00000262f0fb8420_0 .net "a", 2 0, L_00000262f0fba750;  1 drivers
v00000262f0fb7980_0 .net "w1", 0 0, L_00000262f0fbb900;  1 drivers
v00000262f0fb8ba0_0 .net "y", 0 0, L_00000262f0fbbba0;  1 drivers
L_00000262f0fbb1f0 .part L_00000262f0fba750, 0, 1;
L_00000262f0fb9df0 .part L_00000262f0fba750, 1, 1;
L_00000262f0fb9e90 .part L_00000262f0fba750, 2, 1;
S_00000262f0f0d7b0 .scope module, "gate4" "AND_3bit" 2 22, 2 1 0, S_00000262f0f50c30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "y";
L_00000262f0fbc070 .functor AND 1, L_00000262f0fba390, L_00000262f0fb9990, C4<1>, C4<1>;
L_00000262f0fbbc80 .functor AND 1, L_00000262f0fbc070, L_00000262f0fb9f30, C4<1>, C4<1>;
v00000262f0fb8e20_0 .net *"_ivl_1", 0 0, L_00000262f0fba390;  1 drivers
v00000262f0fb89c0_0 .net *"_ivl_3", 0 0, L_00000262f0fb9990;  1 drivers
v00000262f0fb7fc0_0 .net *"_ivl_5", 0 0, L_00000262f0fb9f30;  1 drivers
v00000262f0fb93c0_0 .net "a", 2 0, L_00000262f0fb9a30;  1 drivers
v00000262f0fb9000_0 .net "w1", 0 0, L_00000262f0fbc070;  1 drivers
v00000262f0fb7c00_0 .net "y", 0 0, L_00000262f0fbbc80;  1 drivers
L_00000262f0fba390 .part L_00000262f0fb9a30, 0, 1;
L_00000262f0fb9990 .part L_00000262f0fb9a30, 1, 1;
L_00000262f0fb9f30 .part L_00000262f0fb9a30, 2, 1;
S_00000262f0f0d940 .scope module, "gate5" "OR_4bit" 2 23, 2 7 0, S_00000262f0f50c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_00000262f0fbc3f0 .functor OR 1, L_00000262f0fba110, L_00000262f0fba430, C4<0>, C4<0>;
L_00000262f0fbc460 .functor OR 1, L_00000262f0fbb010, L_00000262f0fbb330, C4<0>, C4<0>;
L_00000262f0fbbf90 .functor OR 1, L_00000262f0fbc3f0, L_00000262f0fbc460, C4<0>, C4<0>;
v00000262f0fb7d40_0 .net *"_ivl_1", 0 0, L_00000262f0fba110;  1 drivers
v00000262f0fb96e0_0 .net *"_ivl_3", 0 0, L_00000262f0fba430;  1 drivers
v00000262f0fb8b00_0 .net *"_ivl_5", 0 0, L_00000262f0fbb010;  1 drivers
v00000262f0fb7de0_0 .net *"_ivl_7", 0 0, L_00000262f0fbb330;  1 drivers
v00000262f0fb8c40_0 .net "a", 3 0, L_00000262f0fbb470;  1 drivers
v00000262f0fb87e0_0 .net "w1", 0 0, L_00000262f0fbc3f0;  1 drivers
v00000262f0fb82e0_0 .net "w2", 0 0, L_00000262f0fbc460;  1 drivers
v00000262f0fb8600_0 .net "y", 0 0, L_00000262f0fbbf90;  alias, 1 drivers
L_00000262f0fba110 .part L_00000262f0fbb470, 0, 1;
L_00000262f0fba430 .part L_00000262f0fbb470, 1, 1;
L_00000262f0fbb010 .part L_00000262f0fbb470, 2, 1;
L_00000262f0fbb330 .part L_00000262f0fbb470, 3, 1;
    .scope S_00000262f0f50aa0;
T_0 ;
    %vpi_call 2 32 "$dumpfile", "Mux_4to1.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000262f0f50aa0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000262f0fb8ec0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262f0fb7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262f0fb7e80_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 35 "$display", "Data: %b, S1: %b, S0: %b, Y: %b", v00000262f0fb8ec0_0, v00000262f0fb7f20_0, v00000262f0fb7e80_0, v00000262f0fb8240_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000262f0fb8ec0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262f0fb7f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262f0fb7e80_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "Data: %b, S1: %b, S0: %b, Y: %b", v00000262f0fb8ec0_0, v00000262f0fb7f20_0, v00000262f0fb7e80_0, v00000262f0fb8240_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000262f0fb8ec0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262f0fb7f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262f0fb7e80_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 39 "$display", "Data: %b, S1: %b, S0: %b, Y: %b", v00000262f0fb8ec0_0, v00000262f0fb7f20_0, v00000262f0fb7e80_0, v00000262f0fb8240_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000262f0fb8ec0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262f0fb7f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262f0fb7e80_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "Data: %b, S1: %b, S0: %b, Y: %b", v00000262f0fb8ec0_0, v00000262f0fb7f20_0, v00000262f0fb7e80_0, v00000262f0fb8240_0 {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Mux_4to1.v";
