Timing Analyzer report for top_module
Wed Apr 02 11:01:14 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.2%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   3.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Wed Apr 02 11:01:13 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 228.21 MHz ; 228.21 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.618 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.287 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 1.000 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.618 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.970      ;
; 0.723 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.866      ;
; 0.736 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.216      ;
; 0.758 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.544      ;
; 0.774 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 4.179      ;
; 0.775 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 4.178      ;
; 0.780 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 4.173      ;
; 0.781 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 4.172      ;
; 0.789 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.799      ;
; 0.797 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.505      ;
; 0.812 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.776      ;
; 0.831 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.033     ; 4.151      ;
; 0.865 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.087      ;
; 0.873 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.079      ;
; 0.886 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.416      ;
; 0.894 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.695      ;
; 0.895 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.694      ;
; 0.905 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                                                                                          ; CLK          ; CLK         ; 5.000        ; 0.012      ; 4.122      ;
; 0.923 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.666      ;
; 0.925 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.377      ;
; 0.928 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.660      ;
; 0.931 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.371      ;
; 0.933 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[23]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.040      ; 4.122      ;
; 0.934 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.654      ;
; 0.949 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.640      ;
; 0.955 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.634      ;
; 0.978 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.975      ;
; 0.984 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.969      ;
; 0.988 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.314      ;
; 0.993 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.309      ;
; 1.001 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.301      ;
; 1.006 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.296      ;
; 1.032 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.270      ;
; 1.036 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][3]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.946      ;
; 1.040 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.262      ;
; 1.045 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.257      ;
; 1.057 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.531      ;
; 1.058 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.924      ;
; 1.058 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.531      ;
; 1.059 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.243      ;
; 1.060 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.196      ; 4.184      ;
; 1.063 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.196      ; 4.181      ;
; 1.064 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.525      ;
; 1.073 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.909      ;
; 1.075 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.258      ; 4.231      ;
; 1.078 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.258      ; 4.228      ;
; 1.079 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.905      ;
; 1.098 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.204      ;
; 1.103 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.063     ; 3.849      ;
; 1.104 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.484      ;
; 1.105 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.877      ;
; 1.109 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.063     ; 3.843      ;
; 1.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[19]                                                                                                                                                       ; CLK          ; CLK         ; 5.000        ; 0.041      ; 3.938      ;
; 1.118 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.184      ;
; 1.118 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][2]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.864      ;
; 1.120 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8]                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.063     ; 3.832      ;
; 1.125 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.177      ;
; 1.125 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.177      ;
; 1.138 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.450      ;
; 1.157 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.145      ;
; 1.160 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.032     ; 3.823      ;
; 1.160 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.197      ; 4.085      ;
; 1.161 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.197      ; 4.084      ;
; 1.166 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.136      ;
; 1.170 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[4]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.783      ;
; 1.173 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.415      ;
; 1.174 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.128      ;
; 1.175 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.259      ; 4.132      ;
; 1.176 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.777      ;
; 1.176 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.259      ; 4.131      ;
; 1.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.409      ;
; 1.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.123      ;
; 1.182 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[4]                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.032      ; 3.865      ;
; 1.187 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[18]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.844      ;
; 1.189 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.426     ; 3.400      ;
; 1.194 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.788      ;
; 1.204 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[8]                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.826      ;
; 1.206 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.196      ; 4.038      ;
; 1.208 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][5]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.776      ;
; 1.209 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.379      ;
; 1.210 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[22]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.819      ;
; 1.215 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.087      ;
; 1.218 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.032     ; 3.765      ;
; 1.220 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][8]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.762      ;
; 1.221 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.258      ; 4.085      ;
; 1.225 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[5]                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.033      ; 3.823      ;
; 1.226 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.076      ;
; 1.228 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.074      ;
; 1.228 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.074      ;
; 1.232 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                                                                                        ; CLK          ; CLK         ; 5.000        ; 0.041      ; 3.824      ;
; 1.233 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.751      ;
; 1.234 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[8]                                                                                                                                           ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.795      ;
; 1.234 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[15]                                                                                                                                          ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.795      ;
; 1.234 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][1]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.748      ;
; 1.236 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.717      ;
; 1.238 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[4]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.715      ;
; 1.239 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.743      ;
; 1.239 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.063      ;
; 1.240 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.287      ; 4.062      ;
; 1.246 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.427     ; 3.342      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.856      ;
; 0.295 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.385      ; 0.867      ;
; 0.303 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.378      ; 0.868      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[4]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.378      ; 0.876      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[6]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.378      ; 0.876      ;
; 0.314 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.379      ; 0.880      ;
; 0.316 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[7]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.379      ; 0.882      ;
; 0.317 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[6]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.379      ; 0.883      ;
; 0.321 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.379      ; 0.887      ;
; 0.327 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.386      ; 0.900      ;
; 0.328 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[14]                                                                                                                      ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[14]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.107      ; 0.592      ;
; 0.334 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.378      ; 0.899      ;
; 0.337 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.906      ;
; 0.338 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.907      ;
; 0.340 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[2]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.385      ; 0.912      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[8]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[8]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                             ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                             ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                             ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|rx_bits[3]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[3]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|state.s_idle                                                                                                                                             ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx:UART_RX|state.s_start                                                                                                                                            ; uart_rx:UART_RX|state.s_start                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                       ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|state.s_idle                                                                                                                                             ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|state.s_start1                                                                                                                                           ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|en_cnt                                                                                                                                                   ; uart_tx:UART_TX|en_cnt                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx:UART_TX|state.s_wr                                                                                                                                               ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.580      ;
; 0.369 ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.589      ;
; 0.371 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.DONE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; uart_rx:UART_RX|data_o[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; uart_rx:UART_RX|data_o[6]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; uart_rx:UART_RX|data_o[2]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; uart_rx:UART_RX|data_o[4]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; uart_rx:UART_RX|data_o[7]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[7]                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[7]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.595      ;
; 0.378 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_wr_mem                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.READ_1                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; uart_rx:UART_RX|rx_2                                                                                                                                                     ; uart_rx:UART_RX|rx_1                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; PROCESS_O_DATA:PROCESS_O_DATA|start                                                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.READ                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.600      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.642 ns




+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 255.69 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 1.089 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.287 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.089 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.531      ;
; 1.159 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.462      ;
; 1.200 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.758      ;
; 1.233 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 4.050      ;
; 1.233 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.726      ;
; 1.240 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.719      ;
; 1.241 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.755      ;
; 1.248 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.372      ;
; 1.251 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.708      ;
; 1.258 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.701      ;
; 1.264 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 4.019      ;
; 1.274 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.346      ;
; 1.304 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.733      ;
; 1.314 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.644      ;
; 1.317 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.641      ;
; 1.318 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.303      ;
; 1.327 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.956      ;
; 1.331 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[23]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.049      ; 3.733      ;
; 1.340 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.281      ;
; 1.358 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.925      ;
; 1.364 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.257      ;
; 1.374 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.246      ;
; 1.378 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.905      ;
; 1.388 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.233      ;
; 1.392 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.228      ;
; 1.406 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.215      ;
; 1.407 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.552      ;
; 1.411 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.548      ;
; 1.416 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.867      ;
; 1.426 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.857      ;
; 1.433 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.850      ;
; 1.436 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.185      ;
; 1.447 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.836      ;
; 1.447 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][3]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.549      ;
; 1.449 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.169      ; 3.760      ;
; 1.453 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.543      ;
; 1.453 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.169      ; 3.756      ;
; 1.457 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.826      ;
; 1.466 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.817      ;
; 1.470 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.223      ; 3.793      ;
; 1.471 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.525      ;
; 1.472 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.811      ;
; 1.474 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.223      ; 3.789      ;
; 1.477 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.017     ; 3.521      ;
; 1.478 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.805      ;
; 1.489 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.132      ;
; 1.489 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.131      ;
; 1.491 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.467      ;
; 1.507 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.451      ;
; 1.515 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[19]                                                                                                                                                       ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.550      ;
; 1.515 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.105      ;
; 1.519 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.477      ;
; 1.526 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.757      ;
; 1.532 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8]                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.426      ;
; 1.533 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][2]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.463      ;
; 1.534 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.170      ; 3.676      ;
; 1.535 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.748      ;
; 1.535 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.170      ; 3.675      ;
; 1.536 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.085      ;
; 1.541 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.742      ;
; 1.546 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.074      ;
; 1.555 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.224      ; 3.709      ;
; 1.556 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.224      ; 3.708      ;
; 1.557 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.726      ;
; 1.561 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.722      ;
; 1.566 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[18]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.476      ;
; 1.566 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.430      ;
; 1.569 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.017     ; 3.429      ;
; 1.571 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.712      ;
; 1.574 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.169      ; 3.635      ;
; 1.576 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][5]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.016     ; 3.423      ;
; 1.580 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[8]                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.025      ; 3.460      ;
; 1.580 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.703      ;
; 1.581 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[4]                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.044      ; 3.478      ;
; 1.582 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[22]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.025      ; 3.458      ;
; 1.584 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][8]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.412      ;
; 1.586 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[4]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.373      ;
; 1.589 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.031      ;
; 1.592 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.691      ;
; 1.595 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.223      ; 3.668      ;
; 1.598 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.017     ; 3.400      ;
; 1.600 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[8]                                                                                                                                           ; CLK          ; CLK         ; 5.000        ; 0.024      ; 3.439      ;
; 1.600 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.168      ; 3.608      ;
; 1.601 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][1]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.395      ;
; 1.604 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.355      ;
; 1.605 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                                                                                        ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.460      ;
; 1.605 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.016      ;
; 1.606 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.390      ;
; 1.607 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.013      ;
; 1.608 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[13]                                                                                                                                          ; CLK          ; CLK         ; 5.000        ; 0.024      ; 3.431      ;
; 1.608 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[5]                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.450      ;
; 1.609 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.268      ; 3.674      ;
; 1.609 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.017     ; 3.389      ;
; 1.609 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.350      ;
; 1.615 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[15]                                                                                                                                          ; CLK          ; CLK         ; 5.000        ; 0.024      ; 3.424      ;
; 1.615 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.222      ; 3.647      ;
; 1.617 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.003      ;
; 1.626 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.017     ; 3.372      ;
; 1.630 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.395     ; 2.990      ;
; 1.633 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[7]                                                                                                                                           ; CLK          ; CLK         ; 5.000        ; 0.020      ; 3.402      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.343      ; 0.799      ;
; 0.289 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.346      ; 0.804      ;
; 0.291 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.338      ; 0.798      ;
; 0.296 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[14]                                                                                                                      ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[14]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.538      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[4]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.338      ; 0.804      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[6]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.338      ; 0.804      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[8]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[8]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[7]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.339      ; 0.806      ;
; 0.300 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.339      ; 0.808      ;
; 0.302 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[6]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.339      ; 0.810      ;
; 0.306 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.339      ; 0.814      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                             ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                             ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                             ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|rx_bits[3]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[3]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|state.s_idle                                                                                                                                             ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx:UART_RX|state.s_start                                                                                                                                            ; uart_rx:UART_RX|state.s_start                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                       ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|state.s_idle                                                                                                                                             ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|state.s_start1                                                                                                                                           ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|en_cnt                                                                                                                                                   ; uart_tx:UART_TX|en_cnt                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|state.s_wr                                                                                                                                               ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.314 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.347      ; 0.830      ;
; 0.318 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.338      ; 0.826      ;
; 0.327 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[2]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.346      ; 0.842      ;
; 0.329 ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.529      ;
; 0.331 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.841      ;
; 0.331 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.DONE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.531      ;
; 0.333 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.843      ;
; 0.334 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[7]                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[7]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.534      ;
; 0.337 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; uart_rx:UART_RX|data_o[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.READ_1                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.537      ;
; 0.339 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; uart_rx:UART_RX|data_o[2]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; uart_rx:UART_RX|data_o[6]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; uart_rx:UART_RX|data_o[4]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; uart_rx:UART_RX|data_o[7]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.541      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_wr_mem                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; uart_rx:UART_RX|rx_2                                                                                                                                                     ; uart_rx:UART_RX|rx_1                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; PROCESS_O_DATA:PROCESS_O_DATA|start                                                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.544      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.762 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.532 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.134 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.532 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.439      ;
; 2.541 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.230      ;
; 2.564 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.407      ;
; 2.568 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.403      ;
; 2.571 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.400      ;
; 2.575 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.396      ;
; 2.607 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.364      ;
; 2.622 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.541      ;
; 2.626 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.145      ;
; 2.630 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.341      ;
; 2.637 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.134      ;
; 2.639 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.132      ;
; 2.668 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.495      ;
; 2.686 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.085      ;
; 2.688 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.283      ;
; 2.690 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.081      ;
; 2.692 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.279      ;
; 2.694 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.077      ;
; 2.698 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.073      ;
; 2.702 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.069      ;
; 2.711 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.060      ;
; 2.715 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.056      ;
; 2.724 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.439      ;
; 2.730 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.433      ;
; 2.741 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.394      ;
; 2.745 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.390      ;
; 2.746 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.417      ;
; 2.752 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.141      ; 2.418      ;
; 2.753 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.410      ;
; 2.754 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.017      ;
; 2.756 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.141      ; 2.414      ;
; 2.758 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.013      ;
; 2.760 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.403      ;
; 2.767 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.004      ;
; 2.769 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.394      ;
; 2.771 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.000      ;
; 2.772 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8]                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.199      ;
; 2.778 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.193      ;
; 2.788 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.107      ; 2.348      ;
; 2.790 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.107      ; 2.346      ;
; 2.791 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.372      ;
; 2.792 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.179      ;
; 2.799 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.142      ; 2.372      ;
; 2.801 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.142      ; 2.370      ;
; 2.806 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.032     ; 2.169      ;
; 2.806 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.357      ;
; 2.815 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.348      ;
; 2.820 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.343      ;
; 2.822 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.149      ;
; 2.822 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.949      ;
; 2.826 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[4]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.145      ;
; 2.826 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.945      ;
; 2.826 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.945      ;
; 2.828 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.335      ;
; 2.830 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.941      ;
; 2.831 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.332      ;
; 2.835 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.300      ;
; 2.835 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.936      ;
; 2.839 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.324      ;
; 2.845 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                                                                                          ; CLK          ; CLK         ; 5.000        ; 0.001      ; 2.163      ;
; 2.846 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.141      ; 2.324      ;
; 2.847 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.316      ;
; 2.852 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.119      ;
; 2.856 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.307      ;
; 2.859 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[23]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.015      ; 2.163      ;
; 2.860 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.303      ;
; 2.861 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[4]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.110      ;
; 2.868 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.295      ;
; 2.869 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.902      ;
; 2.871 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.292      ;
; 2.877 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.094      ;
; 2.877 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.286      ;
; 2.881 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[4]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.090      ;
; 2.882 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.105      ; 2.252      ;
; 2.883 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.107      ; 2.253      ;
; 2.884 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.279      ;
; 2.885 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[4]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.250      ;
; 2.886 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[7]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.105      ; 2.248      ;
; 2.889 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.274      ;
; 2.893 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.270      ;
; 2.894 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.142      ; 2.277      ;
; 2.896 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[4]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.141      ; 2.274      ;
; 2.898 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.265      ;
; 2.899 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.872      ;
; 2.901 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.234      ;
; 2.902 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.069      ;
; 2.903 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.868      ;
; 2.913 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.250      ;
; 2.916 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[7]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.055      ;
; 2.920 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.851      ;
; 2.923 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.240      ;
; 2.924 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.043     ; 2.040      ;
; 2.927 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK          ; CLK         ; 5.000        ; 0.141      ; 2.243      ;
; 2.929 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.206      ;
; 2.931 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.204      ;
; 2.932 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.231      ;
; 2.932 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_2[5]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.839      ;
; 2.933 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.107      ; 2.203      ;
; 2.933 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_1[6]                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.236     ; 1.838      ;
; 2.938 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.106      ; 2.197      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.459      ;
; 0.139 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.468      ;
; 0.148 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.470      ;
; 0.152 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[6]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.474      ;
; 0.153 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[4]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.475      ;
; 0.154 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[7]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.477      ;
; 0.155 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[0]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[6]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.479      ;
; 0.158 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.481      ;
; 0.160 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[2]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.489      ;
; 0.165 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|index_wr[1]                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_address_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.495      ;
; 0.167 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.494      ;
; 0.170 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Re_o[14]                                                                                                                      ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[14]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.314      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[8]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[8]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                             ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                             ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                             ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|rx_bits[3]                                                                                                                                               ; uart_rx:UART_RX|rx_bits[3]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|state.s_idle                                                                                                                                             ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|state.s_start                                                                                                                                            ; uart_rx:UART_RX|state.s_start                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                       ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_idle                                                                                                                                             ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_start1                                                                                                                                           ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|en_cnt                                                                                                                                                   ; uart_tx:UART_TX|en_cnt                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                  ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[5]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[5]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[6]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[7]                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                               ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_wr                                                                                                                                               ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                             ; uart_rx:UART_RX|data_o[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                             ; uart_rx:UART_RX|data_o[2]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                             ; uart_rx:UART_RX|data_o[4]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                             ; uart_rx:UART_RX|data_o[6]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                             ; uart_rx:UART_RX|data_o[7]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid                                                                                                                     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_wr_mem                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.READ                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[7]                                                                                           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[7]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; uart_rx:UART_RX|rx_2                                                                                                                                                     ; uart_rx:UART_RX|rx_1                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                                                   ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PROCESS_O_DATA:PROCESS_O_DATA|start                                                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.READ                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.READ1                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.327      ;
; 0.199 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.DONE                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.320      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.201 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.618 ; 0.134 ; N/A      ; N/A     ; 1.000               ;
;  CLK             ; 0.618 ; 0.134 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 6200     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 6200     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 387   ; 387  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                    ;
+----------------------------------------------------------+-------+------+---------------+
; Target                                                   ; Clock ; Type ; Status        ;
+----------------------------------------------------------+-------+------+---------------+
; CLK                                                      ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
+----------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Apr 02 11:01:12 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.618               0.000 CLK 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.642 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.089               0.000 CLK 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.762 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.532               0.000 CLK 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.201 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Wed Apr 02 11:01:14 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


