Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 22 17:46:38 2023
| Host         : LAPTOP-HKFFG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file screen_pic_Top_timing_summary_routed.rpt -pb screen_pic_Top_timing_summary_routed.pb -rpx screen_pic_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : screen_pic_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    109         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1287)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (691)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1287)
---------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: C1/q_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: C2/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (691)
--------------------------------------------------
 There are 691 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.263        0.000                      0                   34        0.343        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.263        0.000                      0                   34        0.343        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 C2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.890ns (24.005%)  route 2.818ns (75.995%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.237    C2/CLK
    SLICE_X46Y94         FDCE                                         r  C2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  C2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.870     6.624    C2/cnt[24]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  C2/cnt[31]_i_8/O
                         net (fo=1, routed)           0.568     7.317    C2/cnt[31]_i_8_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  C2/cnt[31]_i_4/O
                         net (fo=33, routed)          1.380     8.820    C2/cnt[31]_i_4_n_0
    SLICE_X48Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.944 r  C2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     8.944    C2/cnt_0[22]
    SLICE_X48Y94         FDCE                                         r  C2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X48Y94         FDCE                                         r  C2/cnt_reg[22]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.031    15.207    C2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 C2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.241ns (59.813%)  route 1.506ns (40.187%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.236    C2/CLK
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  C2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.633     6.325    C2/cnt[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.905 r  C2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.905    C2/cnt0_carry_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  C2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.019    C2/cnt0_carry__0_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  C2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.133    C2/cnt0_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  C2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.247    C2/cnt0_carry__2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  C2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.361    C2/cnt0_carry__3_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  C2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.475    C2/cnt0_carry__4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  C2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.589    C2/cnt0_carry__5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 r  C2/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.873     8.683    C2/data0[29]
    SLICE_X46Y96         LUT5 (Prop_lut5_I4_O)        0.299     8.982 r  C2/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     8.982    C2/cnt_0[29]
    SLICE_X46Y96         FDCE                                         r  C2/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X46Y96         FDCE                                         r  C2/cnt_reg[29]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.077    15.253    C2/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 C2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 2.225ns (59.500%)  route 1.515ns (40.500%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.236    C2/CLK
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  C2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.633     6.325    C2/cnt[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.905 r  C2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.905    C2/cnt0_carry_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  C2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.019    C2/cnt0_carry__0_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  C2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.133    C2/cnt0_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  C2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.247    C2/cnt0_carry__2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  C2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.361    C2/cnt0_carry__3_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  C2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.475    C2/cnt0_carry__4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.788 r  C2/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.881     8.669    C2/data0[28]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.975 r  C2/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     8.975    C2/cnt_0[28]
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[28]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDCE (Setup_fdce_C_D)        0.079    15.255    C2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 C2/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.890ns (23.925%)  route 2.830ns (76.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.236    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.825     6.578    C2/cnt[13]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.702 r  C2/cnt[31]_i_7/O
                         net (fo=1, routed)           0.162     6.864    C2/cnt[31]_i_7_n_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  C2/cnt[31]_i_3/O
                         net (fo=33, routed)          1.844     8.832    C2/cnt[31]_i_3_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.956 r  C2/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.956    C2/cnt_0[4]
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[4]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)        0.079    15.253    C2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 C2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.302%)  route 2.772ns (75.698%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.237    C2/CLK
    SLICE_X46Y94         FDCE                                         r  C2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  C2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.870     6.624    C2/cnt[24]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  C2/cnt[31]_i_8/O
                         net (fo=1, routed)           0.568     7.317    C2/cnt[31]_i_8_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  C2/cnt[31]_i_4/O
                         net (fo=33, routed)          1.334     8.775    C2/cnt[31]_i_4_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.124     8.899 r  C2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     8.899    C2/cnt_0[30]
    SLICE_X48Y96         FDCE                                         r  C2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X48Y96         FDCE                                         r  C2/cnt_reg[30]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.029    15.205    C2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 C2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.983%)  route 2.821ns (76.017%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.237    C2/CLK
    SLICE_X46Y94         FDCE                                         r  C2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  C2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.870     6.624    C2/cnt[24]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  C2/cnt[31]_i_8/O
                         net (fo=1, routed)           0.568     7.317    C2/cnt[31]_i_8_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  C2/cnt[31]_i_4/O
                         net (fo=33, routed)          1.383     8.824    C2/cnt[31]_i_4_n_0
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.948 r  C2/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     8.948    C2/cnt_0[27]
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[27]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDCE (Setup_fdce_C_D)        0.079    15.255    C2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 C2/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.890ns (24.080%)  route 2.806ns (75.920%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.236    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  C2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.825     6.578    C2/cnt[13]
    SLICE_X46Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.702 r  C2/cnt[31]_i_7/O
                         net (fo=1, routed)           0.162     6.864    C2/cnt[31]_i_7_n_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  C2/cnt[31]_i_3/O
                         net (fo=33, routed)          1.820     8.808    C2/cnt[31]_i_3_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.932 r  C2/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.932    C2/cnt_0[3]
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.934    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[3]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)        0.079    15.253    C2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 C2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 2.243ns (61.034%)  route 1.432ns (38.966%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.236    C2/CLK
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  C2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.633     6.325    C2/cnt[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.905 r  C2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.905    C2/cnt0_carry_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  C2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.019    C2/cnt0_carry__0_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  C2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.133    C2/cnt0_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  C2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.247    C2/cnt0_carry__2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  C2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.361    C2/cnt0_carry__3_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  C2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.475    C2/cnt0_carry__4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.809 r  C2/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.799     8.608    C2/data0[26]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.303     8.911 r  C2/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     8.911    C2/cnt_0[26]
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[26]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDCE (Setup_fdce_C_D)        0.081    15.257    C2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 C2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 2.127ns (58.551%)  route 1.506ns (41.449%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.236    C2/CLK
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  C2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.633     6.325    C2/cnt[0]
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.905 r  C2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.905    C2/cnt0_carry_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  C2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.019    C2/cnt0_carry__0_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  C2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.133    C2/cnt0_carry__1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  C2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.247    C2/cnt0_carry__2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  C2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.361    C2/cnt0_carry__3_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  C2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.475    C2/cnt0_carry__4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.697 r  C2/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.873     8.569    C2/data0[25]
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.299     8.868 r  C2/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     8.868    C2/cnt_0[25]
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[25]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDCE (Setup_fdce_C_D)        0.077    15.253    C2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 C2/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.890ns (24.634%)  route 2.723ns (75.366%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.237    C2/CLK
    SLICE_X46Y93         FDCE                                         r  C2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  C2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.915     6.670    C2/cnt[20]
    SLICE_X48Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.794 r  C2/cnt[31]_i_9/O
                         net (fo=1, routed)           0.159     6.952    C2/cnt[31]_i_9_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.076 r  C2/cnt[31]_i_5/O
                         net (fo=33, routed)          1.649     8.726    C2/cnt[31]_i_5_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.850 r  C2/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     8.850    C2/cnt_0[31]
    SLICE_X46Y96         FDCE                                         r  C2/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.936    C2/CLK
    SLICE_X46Y96         FDCE                                         r  C2/cnt_reg[31]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.081    15.257    C2/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 C2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.763%)  route 0.249ns (57.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    C2/CLK
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  C2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.249     1.874    C2/cnt[0]
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.919 r  C2/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    C2/cnt_0[0]
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X48Y92         FDCE                                         r  C2/cnt_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.092     1.576    C2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 C2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.833%)  route 0.308ns (57.167%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    C2/CLK
    SLICE_X48Y94         FDCE                                         r  C2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  C2/cnt_reg[22]/Q
                         net (fo=2, routed)           0.149     1.776    C2/cnt[22]
    SLICE_X46Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.821 f  C2/cnt[31]_i_3/O
                         net (fo=33, routed)          0.159     1.980    C2/cnt[31]_i_3_n_0
    SLICE_X46Y95         LUT5 (Prop_lut5_I1_O)        0.045     2.025 r  C2/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     2.025    C2/cnt_0[28]
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[28]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.121     1.622    C2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 C2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.675%)  route 0.310ns (57.325%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    C2/CLK
    SLICE_X48Y94         FDCE                                         r  C2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  C2/cnt_reg[22]/Q
                         net (fo=2, routed)           0.149     1.776    C2/cnt[22]
    SLICE_X46Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.821 f  C2/cnt[31]_i_3/O
                         net (fo=33, routed)          0.161     1.982    C2/cnt[31]_i_3_n_0
    SLICE_X46Y95         LUT5 (Prop_lut5_I1_O)        0.045     2.027 r  C2/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.027    C2/cnt_0[27]
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[27]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.121     1.622    C2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 C2/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.254ns (48.200%)  route 0.273ns (51.800%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  C2/cnt_reg[16]/Q
                         net (fo=2, routed)           0.124     1.772    C2/cnt[16]
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.045     1.817 r  C2/cnt[31]_i_2/O
                         net (fo=33, routed)          0.149     1.966    C2/cnt[31]_i_2_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.045     2.011 r  C2/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.011    C2/cnt_0[16]
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[16]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y92         FDCE (Hold_fdce_C_D)         0.121     1.605    C2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 C2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.275%)  route 0.295ns (53.725%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    C2/CLK
    SLICE_X46Y93         FDCE                                         r  C2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164     1.649 f  C2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.124     1.773    C2/cnt[19]
    SLICE_X46Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  C2/cnt[31]_i_4/O
                         net (fo=33, routed)          0.171     1.989    C2/cnt[31]_i_4_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I2_O)        0.045     2.034 r  C2/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.034    C2/cnt_0[12]
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[12]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121     1.621    C2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 C2/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.616%)  route 0.352ns (60.384%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    C2/CLK
    SLICE_X48Y91         FDCE                                         r  C2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  C2/cnt_reg[9]/Q
                         net (fo=2, routed)           0.174     1.799    C2/cnt[9]
    SLICE_X48Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.844 r  C2/cnt[31]_i_5/O
                         net (fo=33, routed)          0.178     2.022    C2/cnt[31]_i_5_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  C2/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.067    C2/cnt_0[8]
    SLICE_X48Y90         FDCE                                         r  C2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X48Y90         FDCE                                         r  C2/cnt_reg[8]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y90         FDCE (Hold_fdce_C_D)         0.092     1.592    C2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 C2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.254ns (43.638%)  route 0.328ns (56.362%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    C2/CLK
    SLICE_X46Y93         FDCE                                         r  C2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164     1.649 f  C2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.124     1.773    C2/cnt[19]
    SLICE_X46Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  C2/cnt[31]_i_4/O
                         net (fo=33, routed)          0.205     2.022    C2/cnt[31]_i_4_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I2_O)        0.045     2.067 r  C2/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.067    C2/cnt_0[9]
    SLICE_X48Y91         FDCE                                         r  C2/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X48Y91         FDCE                                         r  C2/cnt_reg[9]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.091     1.591    C2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 C2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.254ns (41.289%)  route 0.361ns (58.711%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.485    C2/CLK
    SLICE_X46Y93         FDCE                                         r  C2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164     1.649 f  C2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.124     1.773    C2/cnt[19]
    SLICE_X46Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  C2/cnt[31]_i_4/O
                         net (fo=33, routed)          0.238     2.056    C2/cnt[31]_i_4_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I2_O)        0.045     2.101 r  C2/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.101    C2/cnt_0[1]
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[1]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.120     1.620    C2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 C2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.360ns (62.746%)  route 0.214ns (37.254%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    C2/CLK
    SLICE_X48Y90         FDCE                                         r  C2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  C2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.106     1.731    C2/cnt[7]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  C2/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.108     1.950    C2/data0[7]
    SLICE_X48Y90         LUT5 (Prop_lut5_I4_O)        0.108     2.058 r  C2/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.058    C2/cnt_0[7]
    SLICE_X48Y90         FDCE                                         r  C2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X48Y90         FDCE                                         r  C2/cnt_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y90         FDCE (Hold_fdce_C_D)         0.092     1.576    C2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 C2/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.231ns (37.244%)  route 0.389ns (62.756%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    C2/CLK
    SLICE_X48Y90         FDCE                                         r  C2/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  C2/cnt_reg[5]/Q
                         net (fo=2, routed)           0.170     1.795    C2/cnt[5]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  C2/cnt[31]_i_5/O
                         net (fo=33, routed)          0.220     2.060    C2/cnt[31]_i_5_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I3_O)        0.045     2.105 r  C2/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.105    C2/cnt_0[11]
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[11]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.121     1.621    C2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.483    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    C1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    C1/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    C2/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y91    C2/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y91    C2/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y91    C2/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y92    C2/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    C2/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y92    C2/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    C2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    C2/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    C2/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    C2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y91    C2/cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           705 Endpoints
Min Delay           705 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.563ns  (logic 5.603ns (20.329%)  route 21.959ns (79.671%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.862    18.070    V1/VGA_R_OBUF[3]_inst_i_5_1
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    18.194 r  V1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.795    18.989    V1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.113 f  V1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           1.014    20.127    V1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X75Y96         LUT5 (Prop_lut5_I1_O)        0.124    20.251 r  V1/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.776    24.027    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    27.563 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.563    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.951ns  (logic 5.620ns (20.851%)  route 21.332ns (79.149%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.862    18.070    V1/VGA_R_OBUF[3]_inst_i_5_1
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    18.194 r  V1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.795    18.989    V1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.113 f  V1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.657    19.770    V1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124    19.894 r  V1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.506    23.400    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    26.951 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.951    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.888ns  (logic 5.620ns (20.900%)  route 21.269ns (79.100%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.862    18.070    V1/VGA_R_OBUF[3]_inst_i_5_1
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    18.194 r  V1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.795    18.989    V1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.113 f  V1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.517    19.630    V1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X74Y96         LUT6 (Prop_lut6_I2_O)        0.124    19.754 r  V1/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.582    23.337    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    26.888 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.888    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.870ns  (logic 5.619ns (20.913%)  route 21.250ns (79.087%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.862    18.070    V1/VGA_R_OBUF[3]_inst_i_5_1
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    18.194 r  V1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.795    18.989    V1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.113 f  V1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.510    19.623    V1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I2_O)        0.124    19.747 r  V1/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.571    23.318    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    26.870 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.870    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.734ns  (logic 5.616ns (21.008%)  route 21.117ns (78.992%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.862    18.070    V1/VGA_R_OBUF[3]_inst_i_5_1
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    18.194 r  V1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.795    18.989    V1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.113 f  V1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.425    19.538    V1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.662 r  V1/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.523    23.185    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    26.734 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.734    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.638ns  (logic 5.591ns (20.990%)  route 21.047ns (79.010%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.862    18.070    V1/VGA_R_OBUF[3]_inst_i_5_1
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    18.194 r  V1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.795    18.989    V1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.113 f  V1/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=6, routed)           0.518    19.631    V1/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X74Y96         LUT6 (Prop_lut6_I2_O)        0.124    19.755 r  V1/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.359    23.115    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    26.638 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.638    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.464ns  (logic 5.909ns (22.330%)  route 20.554ns (77.670%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.000    17.208    P1/xPixel_reg[2]
    SLICE_X69Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    17.453 r  P1/VGA_G_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.030    18.483    V1/VGA_G_OBUF[1]_inst_i_1_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I3_O)        0.298    18.781 f  V1/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.446    19.227    V1/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I4_O)        0.124    19.351 r  V1/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.567    22.917    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.464 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.464    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.363ns  (logic 5.909ns (22.415%)  route 20.454ns (77.585%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.000    17.208    P1/xPixel_reg[2]
    SLICE_X69Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    17.453 r  P1/VGA_G_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.030    18.483    V1/VGA_G_OBUF[1]_inst_i_1_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I3_O)        0.298    18.781 f  V1/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.183    18.964    V1/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X76Y96         LUT5 (Prop_lut5_I4_O)        0.124    19.088 r  V1/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.729    22.817    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    26.363 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.363    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.203ns  (logic 5.908ns (22.545%)  route 20.296ns (77.455%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE                         0.000     0.000 r  V1/yPixel_reg[1]/C
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/yPixel_reg[1]/Q
                         net (fo=472, routed)         8.834     9.290    V1/yPixel_reg[10]_0[0]
    SLICE_X72Y98         LUT2 (Prop_lut2_I0_O)        0.150     9.440 r  V1/A1_i_10/O
                         net (fo=232, routed)         3.944    13.384    P1/A1/U0/a[1]
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.326    13.710 f  P1/A1/U0/g17_b6/O
                         net (fo=1, routed)           0.000    13.710    P1/A1/U0/g17_b6_n_0
    SLICE_X61Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    13.927 f  P1/A1/U0/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           1.088    15.015    P1/A1/U0/spo[6]_INST_0_i_12_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.299    15.314 f  P1/A1/U0/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.948    16.262    P1/A1/U0/spo[6]_INST_0_i_2_n_0
    SLICE_X65Y103        LUT6 (Prop_lut6_I1_O)        0.124    16.386 f  P1/A1/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.698    17.084    P1/textData[1]
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  P1/VGA_R_OBUF[3]_inst_i_31/O
                         net (fo=2, routed)           0.000    17.208    P1/xPixel_reg[2]
    SLICE_X69Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    17.453 r  P1/VGA_G_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.030    18.483    V1/VGA_G_OBUF[1]_inst_i_1_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I3_O)        0.298    18.781 f  V1/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.435    19.216    V1/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I4_O)        0.124    19.340 r  V1/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.319    22.659    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    26.203 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.203    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/xPixel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.757ns  (logic 6.110ns (26.848%)  route 16.648ns (73.152%))
  Logic Levels:           13  (FDRE=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE                         0.000     0.000 r  V1/xPixel_reg[0]/C
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  V1/xPixel_reg[0]/Q
                         net (fo=24, routed)          1.561     2.017    V1/Q[0]
    SLICE_X72Y96         LUT5 (Prop_lut5_I3_O)        0.153     2.170 f  V1/A1_i_13/O
                         net (fo=15, routed)          1.171     3.342    V1/A1_i_13_n_0
    SLICE_X74Y99         LUT5 (Prop_lut5_I1_O)        0.356     3.698 f  V1/A2_i_7/O
                         net (fo=230, routed)         5.185     8.883    P1/A2/U0/a[4]
    SLICE_X85Y99         LUT6 (Prop_lut6_I4_O)        0.331     9.214 f  P1/A2/U0/g23_b0/O
                         net (fo=1, routed)           0.000     9.214    P1/A2/U0/g23_b0_n_0
    SLICE_X85Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     9.431 f  P1/A2/U0/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.963    10.393    P1/A2/U0/spo[0]_INST_0_i_5_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I0_O)        0.299    10.692 f  P1/A2/U0/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.949    11.642    P1/A2/U0/spo[0]_INST_0_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.766 f  P1/A2/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           0.647    12.412    V1/spo[0]
    SLICE_X79Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.536 f  V1/VGA_R_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.263    12.799    V1/VGA_R_OBUF[3]_inst_i_35_n_0
    SLICE_X79Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  V1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=2, routed)           0.643    13.566    V1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X78Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.690 r  V1/VGA_R_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.024    14.715    V1/VGA_R_OBUF[0]_inst_i_3_n_0
    SLICE_X77Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.839 r  V1/VGA_R_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.872    15.710    V1/VGA_R_OBUF[0]_inst_i_2_n_0
    SLICE_X77Y96         LUT4 (Prop_lut4_I3_O)        0.124    15.834 r  V1/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.369    19.204    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    22.757 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.757    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.703%)  route 0.115ns (41.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDRE                         0.000     0.000 r  F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X76Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.115     0.279    F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X74Y60         FDRE                                         r  F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.652%)  route 0.206ns (59.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE                         0.000     0.000 r  F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X68Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=28, routed)          0.206     0.347    F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X68Y86         FDRE                                         r  F1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/xPixel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            V1/xPixel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.442%)  route 0.162ns (46.558%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE                         0.000     0.000 r  V1/xPixel_reg[4]/C
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  V1/xPixel_reg[4]/Q
                         net (fo=30, routed)          0.162     0.303    V1/Q[4]
    SLICE_X76Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  V1/xPixel[5]_i_1/O
                         net (fo=1, routed)           0.000     0.348    V1/xPixel[5]_i_1_n_0
    SLICE_X76Y95         FDRE                                         r  V1/xPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            V1/xPixel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.436%)  route 0.169ns (47.564%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE                         0.000     0.000 r  V1/xPixel_reg[7]/C
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  V1/xPixel_reg[7]/Q
                         net (fo=36, routed)          0.169     0.310    V1/Q[7]
    SLICE_X79Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  V1/xPixel[7]_i_1/O
                         net (fo=1, routed)           0.000     0.355    V1/xPixel[7]_i_1_n_0
    SLICE_X79Y97         FDRE                                         r  V1/xPixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V1/yPixel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            V1/yPixel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE                         0.000     0.000 r  V1/yPixel_reg[5]/C
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  V1/yPixel_reg[5]/Q
                         net (fo=30, routed)          0.170     0.311    V1/yPixel_reg[10]_0[4]
    SLICE_X79Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  V1/yPixel[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    V1/yPixel[5]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  V1/yPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/ball_y_t_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            P1/ball_y_t_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.268ns (74.810%)  route 0.090ns (25.190%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDPE                         0.000     0.000 r  P1/ball_y_t_reg[8]/C
    SLICE_X73Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  P1/ball_y_t_reg[8]/Q
                         net (fo=12, routed)          0.090     0.231    P1/ball_y_t_reg[10]_0[7]
    SLICE_X73Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.358 r  P1/ball_y_t0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.358    P1/ball_y_t0[9]
    SLICE_X73Y92         FDCE                                         r  P1/ball_y_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/ball_y_t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            P1/ball_y_t_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDCE                         0.000     0.000 r  P1/ball_y_t_reg[4]/C
    SLICE_X73Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  P1/ball_y_t_reg[4]/Q
                         net (fo=14, routed)          0.091     0.232    P1/ball_y_t_reg[10]_0[3]
    SLICE_X73Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  P1/ball_y_t0_carry/O[3]
                         net (fo=1, routed)           0.000     0.359    P1/ball_y_t0[5]
    SLICE_X73Y91         FDCE                                         r  P1/ball_y_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/textBalls0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            P1/textBalls0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDCE                         0.000     0.000 r  P1/textBalls0_reg[0]/C
    SLICE_X73Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  P1/textBalls0_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    P1/textBalls0_reg[3]_0[0]
    SLICE_X73Y96         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  P1/textBalls0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    P1/p_0_in__0[1]
    SLICE_X73Y96         FDCE                                         r  P1/textBalls0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/ball_dy_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            P1/ball_y_t_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.256ns (70.153%)  route 0.109ns (29.847%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDPE                         0.000     0.000 r  P1/ball_dy_reg[9]/C
    SLICE_X72Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  P1/ball_dy_reg[9]/Q
                         net (fo=10, routed)          0.109     0.250    P1/ball_dy[9]
    SLICE_X73Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  P1/ball_y_t0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.295    P1/ball_y_t0_carry__1_i_1_n_0
    SLICE_X73Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.365 r  P1/ball_y_t0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.365    P1/ball_y_t0[10]
    SLICE_X73Y93         FDCE                                         r  P1/ball_y_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/textBalls0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            P1/textBalls0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDCE                         0.000     0.000 r  P1/textBalls0_reg[0]/C
    SLICE_X73Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  P1/textBalls0_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    P1/textBalls0_reg[3]_0[0]
    SLICE_X73Y96         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  P1/textBalls0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    P1/p_0_in__0[0]
    SLICE_X73Y96         FDCE                                         r  P1/textBalls0_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.480ns (30.391%)  route 3.390ns (69.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.390     4.870    C2/BTND_IBUF
    SLICE_X46Y95         FDCE                                         f  C2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[25]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.480ns (30.391%)  route 3.390ns (69.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.390     4.870    C2/BTND_IBUF
    SLICE_X46Y95         FDCE                                         f  C2/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[26]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.480ns (30.391%)  route 3.390ns (69.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.390     4.870    C2/BTND_IBUF
    SLICE_X46Y95         FDCE                                         f  C2/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[27]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.480ns (30.391%)  route 3.390ns (69.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.390     4.870    C2/BTND_IBUF
    SLICE_X46Y95         FDCE                                         f  C2/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X46Y95         FDCE                                         r  C2/cnt_reg[28]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.751ns  (logic 1.480ns (31.149%)  route 3.271ns (68.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.271     4.751    C2/BTND_IBUF
    SLICE_X48Y93         FDCE                                         f  C2/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X48Y93         FDCE                                         r  C2/cnt_reg[17]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C1/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 1.480ns (31.820%)  route 3.171ns (68.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.171     4.651    C1/BTND_IBUF
    SLICE_X52Y96         FDCE                                         f  C1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504     4.927    C1/CLK
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C1/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 1.480ns (31.820%)  route 3.171ns (68.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.171     4.651    C1/BTND_IBUF
    SLICE_X52Y96         FDCE                                         f  C1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504     4.927    C1/CLK
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.598ns  (logic 1.480ns (32.187%)  route 3.118ns (67.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.118     4.598    C2/BTND_IBUF
    SLICE_X48Y91         FDCE                                         f  C2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512     4.935    C2/CLK
    SLICE_X48Y91         FDCE                                         r  C2/cnt_reg[9]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 1.480ns (32.826%)  route 3.029ns (67.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.029     4.509    C2/BTND_IBUF
    SLICE_X48Y94         FDCE                                         f  C2/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X48Y94         FDCE                                         r  C2/cnt_reg[21]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 1.480ns (32.826%)  route 3.029ns (67.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          3.029     4.509    C2/BTND_IBUF
    SLICE_X48Y94         FDCE                                         f  C2/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513     4.936    C2/CLK
    SLICE_X48Y94         FDCE                                         r  C2/cnt_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.248ns (18.864%)  route 1.066ns (81.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.066     1.314    C2/BTND_IBUF
    SLICE_X46Y91         FDCE                                         f  C2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[10]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.248ns (18.864%)  route 1.066ns (81.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.066     1.314    C2/BTND_IBUF
    SLICE_X46Y91         FDCE                                         f  C2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[11]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.248ns (18.864%)  route 1.066ns (81.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.066     1.314    C2/BTND_IBUF
    SLICE_X46Y91         FDCE                                         f  C2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y91         FDCE                                         r  C2/cnt_reg[12]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.248ns (18.120%)  route 1.120ns (81.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.120     1.368    C2/BTND_IBUF
    SLICE_X46Y90         FDCE                                         f  C2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.248ns (18.120%)  route 1.120ns (81.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.120     1.368    C2/BTND_IBUF
    SLICE_X46Y90         FDCE                                         f  C2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[2]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.248ns (18.120%)  route 1.120ns (81.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.120     1.368    C2/BTND_IBUF
    SLICE_X46Y90         FDCE                                         f  C2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[3]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.248ns (18.120%)  route 1.120ns (81.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.120     1.368    C2/BTND_IBUF
    SLICE_X46Y90         FDCE                                         f  C2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y90         FDCE                                         r  C2/cnt_reg[4]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.248ns (17.869%)  route 1.139ns (82.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.139     1.387    C2/BTND_IBUF
    SLICE_X46Y92         FDCE                                         f  C2/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[13]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.248ns (17.869%)  route 1.139ns (82.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.139     1.387    C2/BTND_IBUF
    SLICE_X46Y92         FDCE                                         f  C2/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[15]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            C2/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.248ns (17.869%)  route 1.139ns (82.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=74, routed)          1.139     1.387    C2/BTND_IBUF
    SLICE_X46Y92         FDCE                                         f  C2/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.001    C2/CLK
    SLICE_X46Y92         FDCE                                         r  C2/cnt_reg[16]/C





