INFO: [VRFC 10-163] Analyzing VHDL file "c:/ece1195/labs/lab2/lab_2/ALU_1.0/src/Arith_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arith_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/ece1195/labs/lab2/lab_2/ALU_1.0/src/comparator_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/ece1195/labs/lab2/lab_2/ALU_1.0/src/logical_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logical_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/ece1195/labs/lab2/lab_2/ALU_1.0/src/shift_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/ece1195/labs/lab2/lab_2/ALU_1.0/hdl/ALU_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
