TimeQuest Timing Analyzer report for Processador
Thu May 03 19:30:04 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK_Div:clk_pm|ax'
 12. Slow Model Setup: 'clk27'
 13. Slow Model Hold: 'clk27'
 14. Slow Model Hold: 'CLK_Div:clk_pm|ax'
 15. Slow Model Recovery: 'CLK_Div:clk_pm|ax'
 16. Slow Model Removal: 'CLK_Div:clk_pm|ax'
 17. Slow Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'
 18. Slow Model Minimum Pulse Width: 'clk27'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'CLK_Div:clk_pm|ax'
 29. Fast Model Setup: 'clk27'
 30. Fast Model Hold: 'clk27'
 31. Fast Model Hold: 'CLK_Div:clk_pm|ax'
 32. Fast Model Recovery: 'CLK_Div:clk_pm|ax'
 33. Fast Model Removal: 'CLK_Div:clk_pm|ax'
 34. Fast Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'
 35. Fast Model Minimum Pulse Width: 'clk27'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; clk27             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk27 }             ;
; CLK_Div:clk_pm|ax ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_Div:clk_pm|ax } ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+---------------------------------------------------------+
; Slow Model Fmax Summary                                 ;
+------------+-----------------+-------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name        ; Note ;
+------------+-----------------+-------------------+------+
; 72.25 MHz  ; 72.25 MHz       ; CLK_Div:clk_pm|ax ;      ;
; 294.72 MHz ; 294.72 MHz      ; clk27             ;      ;
+------------+-----------------+-------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow Model Setup Summary                    ;
+-------------------+---------+---------------+
; Clock             ; Slack   ; End Point TNS ;
+-------------------+---------+---------------+
; CLK_Div:clk_pm|ax ; -12.840 ; -1092.282     ;
; clk27             ; -2.393  ; -29.348       ;
+-------------------+---------+---------------+


+--------------------------------------------+
; Slow Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -2.523 ; -2.523        ;
; CLK_Div:clk_pm|ax ; 0.391  ; 0.000         ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Slow Model Recovery Summary                ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -0.952 ; -3.808        ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Slow Model Removal Summary                ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLK_Div:clk_pm|ax ; 1.424 ; 0.000         ;
+-------------------+-------+---------------+


+--------------------------------------------+
; Slow Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -2.000 ; -341.000      ;
; clk27             ; -1.380 ; -20.380       ;
+-------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -12.840 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.056      ; 13.861     ;
; -12.793 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.005     ; 13.824     ;
; -12.759 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.002     ; 13.793     ;
; -12.696 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.055      ; 13.716     ;
; -12.693 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.055      ; 13.713     ;
; -12.649 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.006     ; 13.679     ;
; -12.646 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.006     ; 13.676     ;
; -12.615 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.003     ; 13.648     ;
; -12.612 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.003     ; 13.645     ;
; -12.555 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 13.565     ;
; -12.546 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.056      ; 13.567     ;
; -12.543 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.055      ; 13.563     ;
; -12.508 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.055      ; 13.528     ;
; -12.499 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.005     ; 13.530     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.497 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.461     ;
; -12.496 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.006     ; 13.526     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.476 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.440     ;
; -12.465 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.002     ; 13.499     ;
; -12.462 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.003     ; 13.495     ;
; -12.461 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.006     ; 13.491     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.450 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.062     ; 13.424     ;
; -12.427 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.003     ; 13.460     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.416 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 13.393     ;
; -12.411 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.027     ; 13.420     ;
; -12.408 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.027     ; 13.417     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.334 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.298     ;
; -12.278 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.001      ; 13.315     ;
; -12.261 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 13.271     ;
; -12.258 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.027     ; 13.267     ;
; -12.223 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.027     ; 13.232     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.167 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 13.137     ;
; -12.134 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 13.170     ;
; -12.131 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 13.167     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -12.064 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.083     ; 13.017     ;
; -11.994 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.061      ; 13.020     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27'                                                                                                      ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -2.393 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 3.428      ;
; -2.261 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 3.296      ;
; -2.155 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 3.190      ;
; -2.120 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 3.155      ;
; -2.050 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 3.085      ;
; -1.978 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 3.013      ;
; -1.930 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.966      ;
; -1.930 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.966      ;
; -1.928 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.964      ;
; -1.928 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.964      ;
; -1.928 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.964      ;
; -1.927 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.964      ;
; -1.927 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.964      ;
; -1.925 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.962      ;
; -1.925 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.962      ;
; -1.925 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.962      ;
; -1.890 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.927      ;
; -1.890 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.927      ;
; -1.888 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.925      ;
; -1.888 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.925      ;
; -1.888 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.925      ;
; -1.884 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.921      ;
; -1.884 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.921      ;
; -1.882 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.919      ;
; -1.882 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.919      ;
; -1.882 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.919      ;
; -1.867 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.902      ;
; -1.866 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.902      ;
; -1.866 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.902      ;
; -1.864 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.900      ;
; -1.864 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.900      ;
; -1.864 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.900      ;
; -1.862 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.898      ;
; -1.862 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.898      ;
; -1.860 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.896      ;
; -1.860 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.896      ;
; -1.860 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.896      ;
; -1.835 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.870      ;
; -1.797 ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.832      ;
; -1.797 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.834      ;
; -1.797 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.834      ;
; -1.795 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.832      ;
; -1.795 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.832      ;
; -1.795 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.832      ;
; -1.795 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.830      ;
; -1.794 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.829      ;
; -1.793 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.829      ;
; -1.793 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.829      ;
; -1.792 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.828      ;
; -1.791 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.827      ;
; -1.791 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.827      ;
; -1.791 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.827      ;
; -1.791 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.827      ;
; -1.764 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.800      ;
; -1.763 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.799      ;
; -1.763 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.799      ;
; -1.761 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.797      ;
; -1.761 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.797      ;
; -1.761 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.797      ;
; -1.758 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.794      ;
; -1.758 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.794      ;
; -1.756 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.792      ;
; -1.756 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.792      ;
; -1.756 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.792      ;
; -1.755 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.791      ;
; -1.754 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.790      ;
; -1.749 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.785      ;
; -1.748 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.784      ;
; -1.738 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.773      ;
; -1.731 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.766      ;
; -1.730 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.765      ;
; -1.727 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.762      ;
; -1.727 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.763      ;
; -1.726 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.761      ;
; -1.721 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.757      ;
; -1.706 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.743      ;
; -1.706 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.743      ;
; -1.704 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.741      ;
; -1.704 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.741      ;
; -1.704 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.001      ; 2.741      ;
; -1.703 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.738      ;
; -1.692 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.728      ;
; -1.662 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.698      ;
; -1.661 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.697      ;
; -1.658 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.693      ;
; -1.658 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.693      ;
; -1.657 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.692      ;
; -1.636 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.671      ;
; -1.634 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.670      ;
; -1.627 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.663      ;
; -1.627 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.662      ;
; -1.626 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.662      ;
; -1.626 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.662      ;
; -1.625 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.661      ;
; -1.625 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.661      ;
; -1.625 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.661      ;
; -1.624 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.660      ;
; -1.624 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.660      ;
; -1.624 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.660      ;
; -1.623 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.001     ; 2.658      ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27'                                                                                                            ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; -2.523 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; 0.000        ; 2.664      ; 0.657      ;
; -2.023 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; -0.500       ; 2.664      ; 0.657      ;
; 0.391  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.711  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.977      ;
; 0.713  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.979      ;
; 0.788  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.054      ;
; 0.805  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.071      ;
; 0.808  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.074      ;
; 0.810  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.077      ;
; 0.813  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.079      ;
; 0.835  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.105      ;
; 0.840  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.106      ;
; 0.840  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.107      ;
; 0.992  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.258      ;
; 0.993  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.259      ;
; 1.134  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.401      ;
; 1.135  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.402      ;
; 1.137  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.404      ;
; 1.187  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.453      ;
; 1.193  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.459      ;
; 1.200  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.466      ;
; 1.212  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.478      ;
; 1.224  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.492      ;
; 1.228  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.497      ;
; 1.264  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.530      ;
; 1.275  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.542      ;
; 1.276  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.543      ;
; 1.281  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.547      ;
; 1.283  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.549      ;
; 1.287  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.553      ;
; 1.295  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.562      ;
; 1.298  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.564      ;
; 1.298  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.564      ;
; 1.303  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.570      ;
; 1.304  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.571      ;
; 1.304  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.571      ;
; 1.306  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.573      ;
; 1.307  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.001      ; 1.574      ;
; 1.333  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.599      ;
; 1.334  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.600      ;
; 1.335  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.601      ;
; 1.343  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.609      ;
; 1.352  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.618      ;
; 1.354  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.620      ;
; 1.358  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.624      ;
; 1.361  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.627      ;
; 1.366  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.632      ;
; 1.370  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.636      ;
; 1.381  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.647      ;
; 1.405  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.671      ;
; 1.423  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.689      ;
; 1.425  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.691      ;
; 1.437  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.703      ;
; 1.439  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.705      ;
; 1.440  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.706      ;
; 1.475  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.741      ;
; 1.476  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.742      ;
; 1.478  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.744      ;
; 1.482  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.748      ;
; 1.489  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.754      ;
; 1.494  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.760      ;
; 1.496  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.762      ;
; 1.526  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.792      ;
; 1.547  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.813      ;
; 1.548  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.813      ;
; 1.560  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.825      ;
; 1.565  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.831      ;
; 1.571  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.837      ;
; 1.581  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.847      ;
; 1.596  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.862      ;
; 1.618  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.883      ;
; 1.618  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.884      ;
; 1.619  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.884      ;
; 1.631  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.896      ;
; 1.667  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.932      ;
; 1.689  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.954      ;
; 1.690  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.955      ;
; 1.702  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.967      ;
; 1.713  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.979      ;
; 1.726  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.991      ;
; 1.729  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 1.994      ;
; 1.731  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.997      ;
; 1.742  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 2.008      ;
; 1.751  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 2.016      ;
; 1.760  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 2.025      ;
; 1.761  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 2.026      ;
; 1.773  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; -0.001     ; 2.038      ;
; 1.795  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 2.061      ;
; 1.796  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; -0.001     ; 2.061      ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio2                                                     ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.792      ;
; 0.541 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.807      ;
; 0.543 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.809      ;
; 0.552 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.818      ;
; 0.559 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.825      ;
; 0.803 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.069      ;
; 0.815 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.081      ;
; 0.868 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.134      ;
; 0.885 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e2                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.151      ;
; 0.947 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.213      ;
; 1.011 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e7                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 1.272      ;
; 1.015 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 1.277      ;
; 1.019 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 1.281      ;
; 1.044 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.310      ;
; 1.054 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.320      ;
; 1.095 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.361      ;
; 1.109 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.374      ;
; 1.109 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.374      ;
; 1.116 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.382      ;
; 1.116 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.382      ;
; 1.151 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.417      ;
; 1.211 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.477      ;
; 1.225 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.491      ;
; 1.234 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_z|qS                                                ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_z|qS                                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.500      ;
; 1.234 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.500      ;
; 1.240 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.505      ;
; 1.240 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.505      ;
; 1.246 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.002      ; 1.514      ;
; 1.264 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 1.531      ;
; 1.295 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.561      ;
; 1.309 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD5|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.575      ;
; 1.326 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.007     ; 1.585      ;
; 1.343 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.609      ;
; 1.345 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 1.606      ;
; 1.363 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e7                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.634      ;
; 1.364 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.629      ;
; 1.364 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.629      ;
; 1.364 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.630      ;
; 1.390 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 1.651      ;
; 1.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.657      ;
; 1.393 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.659      ;
; 1.453 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.718      ;
; 1.479 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.745      ;
; 1.513 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.003     ; 1.776      ;
; 1.515 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD2|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.066      ; 1.815      ;
; 1.518 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD5|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.066      ; 1.818      ;
; 1.518 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD3|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.066      ; 1.818      ;
; 1.519 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD7|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.066      ; 1.819      ;
; 1.522 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.788      ;
; 1.525 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.791      ;
; 1.528 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD6|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.066      ; 1.828      ;
; 1.536 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.802      ;
; 1.537 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.803      ;
; 1.540 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.806      ;
; 1.568 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.834      ;
; 1.574 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 1.845      ;
; 1.574 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 1.841      ;
; 1.586 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.852      ;
; 1.592 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.858      ;
; 1.593 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.858      ;
; 1.594 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD4|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.066      ; 1.894      ;
; 1.683 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.949      ;
; 1.691 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.003      ; 1.960      ;
; 1.707 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.973      ;
; 1.770 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.082      ; 2.086      ;
; 1.773 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.039      ;
; 1.776 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.042      ;
; 1.778 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.044      ;
; 1.783 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 2.045      ;
; 1.792 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.058      ;
; 1.797 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.082      ; 2.113      ;
; 1.800 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.082      ; 2.116      ;
; 1.827 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 2.092      ;
; 1.828 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD1|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.094      ;
; 1.830 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 2.095      ;
; 1.832 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 2.099      ;
; 1.838 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 2.113      ;
; 1.847 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.113      ;
; 1.858 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 2.129      ;
; 1.883 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 2.148      ;
; 1.884 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                    ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.021     ; 2.129      ;
; 1.897 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.163      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -0.952 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.988      ;
; -0.952 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.988      ;
; -0.952 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.988      ;
; -0.952 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.988      ;
; -0.902 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.938      ;
; -0.902 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.938      ;
; -0.902 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.938      ;
; -0.902 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.938      ;
; -0.791 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.827      ;
; -0.791 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.827      ;
; -0.791 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.827      ;
; -0.791 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.827      ;
; -0.654 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.690      ;
; -0.654 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.690      ;
; -0.654 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.690      ;
; -0.654 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.690      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 1.424 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.690      ;
; 1.424 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.690      ;
; 1.424 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.690      ;
; 1.424 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.690      ;
; 1.561 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.827      ;
; 1.561 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.827      ;
; 1.672 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.938      ;
; 1.672 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.938      ;
; 1.672 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.938      ;
; 1.672 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.938      ;
; 1.722 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.988      ;
; 1.722 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.988      ;
; 1.722 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.988      ;
; 1.722 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.988      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[9]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[9]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+------------+-------------------+-------+-------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+------------+-------------------+-------+-------+------------+-------------------+
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; 6.201 ; 6.201 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; 6.201 ; 6.201 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; 5.497 ; 5.497 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; 5.548 ; 5.548 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; 6.026 ; 6.026 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; 2.178 ; 2.178 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; 2.093 ; 2.093 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; 2.107 ; 2.107 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; 2.178 ; 2.178 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; 2.025 ; 2.025 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; 2.008 ; 2.008 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; 1.035 ; 1.035 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; 1.282 ; 1.282 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; 1.189 ; 1.189 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; 5.975 ; 5.975 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; 2.007 ; 2.007 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; 2.007 ; 2.007 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; 1.965 ; 1.965 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; 1.957 ; 1.957 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; 1.653 ; 1.653 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; 5.540 ; 5.540 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; 5.446 ; 5.446 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; 5.975 ; 5.975 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+------------+-------------------+--------+--------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+------------+-------------------+--------+--------+------------+-------------------+
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; -5.228 ; -5.228 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; -5.932 ; -5.932 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; -5.228 ; -5.228 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; -5.279 ; -5.279 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; -5.757 ; -5.757 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; -0.766 ; -0.766 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; -1.824 ; -1.824 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; -1.838 ; -1.838 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; -1.909 ; -1.909 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; -1.756 ; -1.756 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; -1.739 ; -1.739 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; -0.766 ; -0.766 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; -1.013 ; -1.013 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; -0.920 ; -0.920 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; -1.384 ; -1.384 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; -1.738 ; -1.738 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; -1.738 ; -1.738 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; -1.696 ; -1.696 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; -1.688 ; -1.688 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; -1.384 ; -1.384 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; -5.271 ; -5.271 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; -5.177 ; -5.177 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; -5.706 ; -5.706 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+--------+--------+------------+-------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+--------------+-------------------+--------+--------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+--------+--------+------------+-------------------+
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 8.510  ; 8.510  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 8.023  ; 8.023  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 7.336  ; 7.336  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 8.091  ; 8.091  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 8.510  ; 8.510  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 8.308  ; 8.308  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 8.324  ; 8.324  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 8.088  ; 8.088  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 10.715 ; 10.715 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 10.149 ; 10.149 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 10.128 ; 10.128 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 9.336  ; 9.336  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 9.699  ; 9.699  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 10.715 ; 10.715 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 8.984  ; 8.984  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 9.453  ; 9.453  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 10.081 ; 10.081 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 10.068 ; 10.068 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 10.041 ; 10.041 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 9.968  ; 9.968  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 10.081 ; 10.081 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 9.827  ; 9.827  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 9.785  ; 9.785  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 9.807  ; 9.807  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 10.348 ; 10.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 10.098 ; 10.098 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 9.099  ; 9.099  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 9.364  ; 9.364  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 10.348 ; 10.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 10.279 ; 10.279 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 9.025  ; 9.025  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 9.810  ; 9.810  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 8.420  ; 8.420  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 8.419  ; 8.419  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 7.730  ; 7.730  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 7.935  ; 7.935  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 7.715  ; 7.715  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 8.420  ; 8.420  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 7.945  ; 7.945  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 7.928  ; 7.928  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 9.180  ; 9.180  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 9.180  ; 9.180  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 9.144  ; 9.144  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 8.985  ; 8.985  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 8.903  ; 8.903  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 8.866  ; 8.866  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 8.879  ; 8.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 9.044  ; 9.044  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 9.359  ; 9.359  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 8.086  ; 8.086  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 8.279  ; 8.279  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 8.465  ; 8.465  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 8.810  ; 8.810  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 9.359  ; 9.359  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 8.777  ; 8.777  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 8.129  ; 8.129  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 8.879  ; 8.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 8.359  ; 8.359  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 8.389  ; 8.389  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 7.852  ; 7.852  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 8.430  ; 8.430  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 8.629  ; 8.629  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 8.879  ; 8.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 8.607  ; 8.607  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 9.129  ; 9.129  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 7.639  ; 7.639  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 8.286  ; 8.286  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 7.767  ; 7.767  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 8.150  ; 8.150  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 7.519  ; 7.519  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 8.197  ; 8.197  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 7.643  ; 7.643  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 9.129  ; 9.129  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 9.965  ; 9.965  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 7.876  ; 7.876  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 9.817  ; 9.817  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 9.647  ; 9.647  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 9.965  ; 9.965  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 8.424  ; 8.424  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 8.047  ; 8.047  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 9.545  ; 9.545  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 9.692  ; 9.692  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 8.298  ; 8.298  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 7.607  ; 7.607  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 8.298  ; 8.298  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 7.444  ; 7.444  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 8.028  ; 8.028  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 7.998  ; 7.998  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 7.697  ; 7.697  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 7.830  ; 7.830  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 7.930  ; 7.930  ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 8.118  ; 8.118  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 7.259  ; 7.259  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 6.923  ; 6.923  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 7.239  ; 7.239  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 7.430  ; 7.430  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 7.024  ; 7.024  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 8.118  ; 8.118  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 7.428  ; 7.428  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 7.447  ; 7.447  ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 10.947 ; 10.947 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 10.574 ; 10.574 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 10.702 ; 10.702 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 10.548 ; 10.548 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 10.504 ; 10.504 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 10.579 ; 10.579 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 10.655 ; 10.655 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 10.947 ; 10.947 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 10.572 ; 10.572 ; Rise       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+--------+--------+------------+-------------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+--------------+-------------------+--------+--------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+--------+--------+------------+-------------------+
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 7.062  ; 7.062  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 7.747  ; 7.747  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 7.062  ; 7.062  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 7.821  ; 7.821  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 8.234  ; 8.234  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 8.032  ; 8.032  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 8.048  ; 8.048  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 7.804  ; 7.804  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 7.804  ; 7.804  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 9.160  ; 9.160  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 9.140  ; 9.140  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 8.348  ; 8.348  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 8.711  ; 8.711  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 9.685  ; 9.685  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 7.804  ; 7.804  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 8.426  ; 8.426  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 8.786  ; 8.786  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 9.080  ; 9.080  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 9.082  ; 9.082  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 9.006  ; 9.006  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 9.079  ; 9.079  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 8.832  ; 8.832  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 8.786  ; 8.786  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 8.817  ; 8.817  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 8.563  ; 8.563  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 9.254  ; 9.254  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 8.611  ; 8.611  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 8.913  ; 8.913  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 9.855  ; 9.855  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 9.387  ; 9.387  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 8.563  ; 8.563  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 8.873  ; 8.873  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 7.163  ; 7.163  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 7.867  ; 7.867  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 7.189  ; 7.189  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 7.393  ; 7.393  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 7.163  ; 7.163  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 7.868  ; 7.868  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 7.409  ; 7.409  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 7.392  ; 7.392  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 7.656  ; 7.656  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 7.964  ; 7.964  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 7.936  ; 7.936  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 7.810  ; 7.810  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 7.685  ; 7.685  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 7.656  ; 7.656  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 7.668  ; 7.668  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 7.834  ; 7.834  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 7.401  ; 7.401  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 7.645  ; 7.645  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 7.850  ; 7.850  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 8.068  ; 8.068  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 8.088  ; 8.088  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 8.629  ; 8.629  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 8.076  ; 8.076  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 7.401  ; 7.401  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 7.335  ; 7.335  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 7.883  ; 7.883  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 7.497  ; 7.497  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 7.335  ; 7.335  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 7.730  ; 7.730  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 7.892  ; 7.892  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 8.170  ; 8.170  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 7.867  ; 7.867  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 7.519  ; 7.519  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 7.639  ; 7.639  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 8.286  ; 8.286  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 7.767  ; 7.767  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 8.150  ; 8.150  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 7.519  ; 7.519  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 8.197  ; 8.197  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 7.643  ; 7.643  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 9.129  ; 9.129  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 7.876  ; 7.876  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 7.876  ; 7.876  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 9.817  ; 9.817  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 9.647  ; 9.647  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 9.965  ; 9.965  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 8.424  ; 8.424  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 8.047  ; 8.047  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 9.545  ; 9.545  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 9.692  ; 9.692  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 7.444  ; 7.444  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 7.607  ; 7.607  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 8.298  ; 8.298  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 7.444  ; 7.444  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 8.028  ; 8.028  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 7.998  ; 7.998  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 7.697  ; 7.697  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 7.830  ; 7.830  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 7.930  ; 7.930  ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 6.923  ; 6.923  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 7.259  ; 7.259  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 6.923  ; 6.923  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 7.239  ; 7.239  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 7.430  ; 7.430  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 7.024  ; 7.024  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 8.118  ; 8.118  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 7.428  ; 7.428  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 7.447  ; 7.447  ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 10.504 ; 10.504 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 10.574 ; 10.574 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 10.702 ; 10.702 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 10.548 ; 10.548 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 10.504 ; 10.504 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 10.579 ; 10.579 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 10.655 ; 10.655 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 10.947 ; 10.947 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 10.572 ; 10.572 ; Rise       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+--------+--------+------------+-------------------+


+--------------------------------------------+
; Fast Model Setup Summary                   ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -5.546 ; -480.332      ;
; clk27             ; -0.597 ; -4.187        ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -1.567 ; -1.567        ;
; CLK_Div:clk_pm|ax ; 0.215  ; 0.000         ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Fast Model Recovery Summary               ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLK_Div:clk_pm|ax ; 0.000 ; 0.000         ;
+-------------------+-------+---------------+


+-------------------------------------------+
; Fast Model Removal Summary                ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLK_Div:clk_pm|ax ; 0.745 ; 0.000         ;
+-------------------+-------+---------------+


+--------------------------------------------+
; Fast Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -2.000 ; -341.000      ;
; clk27             ; -1.380 ; -20.380       ;
+-------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.546 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.069     ; 6.509      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.522 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.066     ; 6.488      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.504 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.502      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.490 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.488      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.462      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.424 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.072     ; 6.384      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.395 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.086     ; 6.341      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.327 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.064     ; 6.295      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.326 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.290      ;
; -5.323 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.068     ; 6.287      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27'                                                                                                      ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.597 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.627      ;
; -0.516 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.546      ;
; -0.467 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.497      ;
; -0.447 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.477      ;
; -0.413 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.443      ;
; -0.377 ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.407      ;
; -0.330 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.360      ;
; -0.329 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.363      ;
; -0.329 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.363      ;
; -0.329 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.363      ;
; -0.328 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.362      ;
; -0.328 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.362      ;
; -0.326 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.356      ;
; -0.323 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.355      ;
; -0.323 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.355      ;
; -0.323 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.355      ;
; -0.322 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.354      ;
; -0.320 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.354      ;
; -0.320 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.354      ;
; -0.320 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.354      ;
; -0.319 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.353      ;
; -0.319 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.353      ;
; -0.317 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.349      ;
; -0.316 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.348      ;
; -0.316 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.348      ;
; -0.308 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.340      ;
; -0.308 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.340      ;
; -0.308 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.340      ;
; -0.307 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.339      ;
; -0.307 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.339      ;
; -0.292 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.326      ;
; -0.292 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.326      ;
; -0.292 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.326      ;
; -0.291 ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.321      ;
; -0.291 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.325      ;
; -0.291 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.325      ;
; -0.265 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.297      ;
; -0.264 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.296      ;
; -0.263 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.295      ;
; -0.260 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.290      ;
; -0.259 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.289      ;
; -0.257 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.287      ;
; -0.256 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.288      ;
; -0.255 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.287      ;
; -0.254 ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.286      ;
; -0.253 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.283      ;
; -0.251 ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.281      ;
; -0.250 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.284      ;
; -0.250 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.284      ;
; -0.250 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.284      ;
; -0.249 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.279      ;
; -0.249 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.283      ;
; -0.249 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.283      ;
; -0.248 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.280      ;
; -0.248 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.280      ;
; -0.248 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.280      ;
; -0.247 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.277      ;
; -0.247 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.279      ;
; -0.247 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.279      ;
; -0.244 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.276      ;
; -0.244 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.276      ;
; -0.244 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.276      ;
; -0.244 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.274      ;
; -0.243 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.275      ;
; -0.243 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.275      ;
; -0.242 ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.272      ;
; -0.237 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.271      ;
; -0.237 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.271      ;
; -0.237 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.271      ;
; -0.236 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.270      ;
; -0.236 ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.002      ; 1.270      ;
; -0.228 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.260      ;
; -0.228 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.260      ;
; -0.227 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.259      ;
; -0.227 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.259      ;
; -0.227 ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.259      ;
; -0.226 ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.258      ;
; -0.225 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[15] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.255      ;
; -0.221 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.251      ;
; -0.218 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[8]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.250      ;
; -0.190 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[14] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.220      ;
; -0.190 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[3]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.222      ;
; -0.190 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[0]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.222      ;
; -0.189 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[6]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.221      ;
; -0.189 ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[4]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.221      ;
; -0.186 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.218      ;
; -0.185 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[17] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[10] ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.217      ;
; -0.184 ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.216      ;
; -0.183 ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[9]  ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.182 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.212      ;
; -0.180 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[11] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.210      ;
; -0.179 ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[16] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.209      ;
; -0.179 ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[10] ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.209      ;
; -0.178 ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|ax      ; clk27        ; clk27       ; 1.000        ; -0.002     ; 1.208      ;
+--------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27'                                                                                                            ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+
; -1.567 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; 0.000        ; 1.641      ; 0.367      ;
; -1.067 ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax      ; CLK_Div:clk_pm|ax ; clk27       ; -0.500       ; 1.641      ; 0.367      ;
; 0.215  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.335  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.487      ;
; 0.337  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.489      ;
; 0.362  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[17] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.518      ;
; 0.371  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.528      ;
; 0.379  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|ax      ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.533      ;
; 0.464  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.616      ;
; 0.465  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.617      ;
; 0.500  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.653      ;
; 0.506  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.660      ;
; 0.506  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.660      ;
; 0.507  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.661      ;
; 0.511  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; CLK_Div:clk_pm|cnt[15] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.664      ;
; 0.515  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.667      ;
; 0.517  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.669      ;
; 0.529  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.681      ;
; 0.536  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.688      ;
; 0.546  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; CLK_Div:clk_pm|cnt[14] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.703      ;
; 0.561  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[1]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.713      ;
; 0.571  ; CLK_Div:clk_pm|cnt[13] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.726      ;
; 0.576  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.730      ;
; 0.576  ; CLK_Div:clk_pm|cnt[16] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.730      ;
; 0.580  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.734      ;
; 0.581  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.735      ;
; 0.581  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.736      ;
; 0.582  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.734      ;
; 0.582  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.736      ;
; 0.583  ; CLK_Div:clk_pm|cnt[17] ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.002      ; 0.737      ;
; 0.584  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.736      ;
; 0.587  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.739      ;
; 0.596  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[2]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.748      ;
; 0.609  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[0]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.762      ;
; 0.616  ; CLK_Div:clk_pm|cnt[12] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.769      ;
; 0.619  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.771      ;
; 0.619  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.771      ;
; 0.620  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.772      ;
; 0.621  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.773      ;
; 0.625  ; CLK_Div:clk_pm|cnt[3]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.777      ;
; 0.641  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.793      ;
; 0.644  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.796      ;
; 0.650  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.802      ;
; 0.650  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.800      ;
; 0.652  ; CLK_Div:clk_pm|cnt[11] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.804      ;
; 0.654  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[6]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.806      ;
; 0.654  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.806      ;
; 0.674  ; CLK_Div:clk_pm|cnt[4]  ; CLK_Div:clk_pm|cnt[4]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.826      ;
; 0.675  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.827      ;
; 0.679  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.831      ;
; 0.685  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.835      ;
; 0.689  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.841      ;
; 0.690  ; CLK_Div:clk_pm|cnt[1]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.842      ;
; 0.694  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.844      ;
; 0.701  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[5]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.853      ;
; 0.708  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.858      ;
; 0.714  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.866      ;
; 0.720  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.870      ;
; 0.729  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.879      ;
; 0.729  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.879      ;
; 0.750  ; CLK_Div:clk_pm|cnt[2]  ; CLK_Div:clk_pm|cnt[3]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.902      ;
; 0.751  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.901      ;
; 0.752  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.902      ;
; 0.755  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[15] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.905      ;
; 0.759  ; CLK_Div:clk_pm|cnt[10] ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.911      ;
; 0.764  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[14] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.914      ;
; 0.764  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[13] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.914      ;
; 0.771  ; CLK_Div:clk_pm|cnt[0]  ; CLK_Div:clk_pm|cnt[7]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.923      ;
; 0.780  ; CLK_Div:clk_pm|cnt[5]  ; CLK_Div:clk_pm|cnt[12] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.930      ;
; 0.784  ; CLK_Div:clk_pm|cnt[9]  ; CLK_Div:clk_pm|cnt[11] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.936      ;
; 0.787  ; CLK_Div:clk_pm|cnt[6]  ; CLK_Div:clk_pm|cnt[9]  ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.937      ;
; 0.790  ; CLK_Div:clk_pm|cnt[8]  ; CLK_Div:clk_pm|cnt[16] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.940      ;
; 0.792  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[8]  ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.944      ;
; 0.795  ; CLK_Div:clk_pm|cnt[7]  ; CLK_Div:clk_pm|cnt[10] ; clk27             ; clk27       ; 0.000        ; -0.002     ; 0.945      ;
+--------+------------------------+------------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.405      ;
; 0.259 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio2                                                     ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.415      ;
; 0.372 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.529      ;
; 0.389 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.541      ;
; 0.423 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.575      ;
; 0.433 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e2                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.585      ;
; 0.461 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e7                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 0.608      ;
; 0.474 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.626      ;
; 0.476 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 0.624      ;
; 0.476 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.628      ;
; 0.480 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 0.628      ;
; 0.481 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.633      ;
; 0.504 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.655      ;
; 0.504 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.655      ;
; 0.510 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.662      ;
; 0.514 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.666      ;
; 0.530 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.682      ;
; 0.537 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_z|qS                                                ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_z|qS                                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.690      ;
; 0.543 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.695      ;
; 0.545 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.697      ;
; 0.553 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.704      ;
; 0.553 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.704      ;
; 0.572 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.726      ;
; 0.582 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.003      ; 0.737      ;
; 0.585 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.737      ;
; 0.599 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.751      ;
; 0.602 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD5|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.758      ;
; 0.612 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.763      ;
; 0.612 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.763      ;
; 0.628 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 0.775      ;
; 0.629 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.008     ; 0.773      ;
; 0.629 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e7                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.005      ; 0.786      ;
; 0.639 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.790      ;
; 0.643 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.795      ;
; 0.657 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD7|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.005     ; 0.804      ;
; 0.670 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.822      ;
; 0.672 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.824      ;
; 0.676 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.828      ;
; 0.685 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD2|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.837      ;
; 0.693 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD7|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.073      ; 0.904      ;
; 0.693 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD3|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.073      ; 0.904      ;
; 0.693 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD2|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.073      ; 0.904      ;
; 0.695 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.848      ;
; 0.696 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD5|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.073      ; 0.907      ;
; 0.697 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD6|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.073      ; 0.908      ;
; 0.698 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 0.846      ;
; 0.702 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.854      ;
; 0.704 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.856      ;
; 0.718 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.870      ;
; 0.721 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.872      ;
; 0.733 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD0|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD0|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.884      ;
; 0.744 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_abcd|FFD:FFD4|qS                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.073      ; 0.955      ;
; 0.747 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.899      ;
; 0.751 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD2|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD2|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.003      ; 0.906      ;
; 0.756 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.004      ; 0.912      ;
; 0.773 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.065      ; 0.976      ;
; 0.773 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.925      ;
; 0.777 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD4|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD4|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.930      ;
; 0.778 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.930      ;
; 0.781 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.065      ; 0.984      ;
; 0.782 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.934      ;
; 0.799 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.065      ; 1.002      ;
; 0.804 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.004     ; 0.952      ;
; 0.806 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.957      ;
; 0.810 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.961      ;
; 0.816 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.969      ;
; 0.825 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.977      ;
; 0.829 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.981      ;
; 0.835 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:D_pm|FFD:FFD5|qS                 ; Processador:PROCESSADOR0000|datapath:datapath_pm|Registrador8Bits:mar_mem|FFD:FFD5|qS                                                 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.001      ; 0.988      ;
; 0.840 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD7|qS                            ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_z|qS                                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.991      ;
; 0.845 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.997      ;
; 0.845 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.996      ;
; 0.845 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.065      ; 1.048      ;
; 0.855 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.006      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.000 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.032      ;
; 0.000 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.032      ;
; 0.000 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.032      ;
; 0.000 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.032      ;
; 0.015 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.017      ;
; 0.015 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.017      ;
; 0.015 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.017      ;
; 0.015 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.017      ;
; 0.084 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.948      ;
; 0.084 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.948      ;
; 0.084 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.948      ;
; 0.084 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.948      ;
; 0.135 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.897      ;
; 0.135 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.897      ;
; 0.135 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.897      ;
; 0.135 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.897      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.745 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.897      ;
; 0.796 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.948      ;
; 0.796 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.948      ;
; 0.796 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.948      ;
; 0.796 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.948      ;
; 0.865 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.017      ;
; 0.865 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.017      ;
; 0.865 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.017      ;
; 0.865 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.017      ;
; 0.880 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.032      ;
; 0.880 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.032      ;
; 0.880 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.032      ;
; 0.880 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.032      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[9]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[9]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+------------+-------------------+-------+-------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+------------+-------------------+-------+-------+------------+-------------------+
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; 3.271 ; 3.271 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; 3.271 ; 3.271 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; 2.887 ; 2.887 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; 2.897 ; 2.897 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; 3.154 ; 3.154 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; 0.724 ; 0.724 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; 0.698 ; 0.698 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; 0.680 ; 0.680 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; 0.724 ; 0.724 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; 0.653 ; 0.653 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; 0.715 ; 0.715 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; 0.212 ; 0.212 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; 0.330 ; 0.330 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; 0.271 ; 0.271 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; 3.108 ; 3.108 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; 0.634 ; 0.634 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; 0.702 ; 0.702 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; 0.596 ; 0.596 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; 0.607 ; 0.607 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; 0.479 ; 0.479 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; 2.903 ; 2.903 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; 2.880 ; 2.880 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; 3.108 ; 3.108 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+------------+-------------------+--------+--------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+------------+-------------------+--------+--------+------------+-------------------+
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; -2.748 ; -2.748 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; -3.132 ; -3.132 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; -2.748 ; -2.748 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; -2.758 ; -2.758 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; -3.015 ; -3.015 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; -0.073 ; -0.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; -0.559 ; -0.559 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; -0.541 ; -0.541 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; -0.585 ; -0.585 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; -0.514 ; -0.514 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; -0.576 ; -0.576 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; -0.073 ; -0.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; -0.191 ; -0.191 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; -0.132 ; -0.132 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; -0.340 ; -0.340 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; -0.495 ; -0.495 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; -0.563 ; -0.563 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; -0.457 ; -0.457 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; -0.468 ; -0.468 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; -0.340 ; -0.340 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; -2.764 ; -2.764 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; -2.741 ; -2.741 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; -2.969 ; -2.969 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+--------+--------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+--------------+-------------------+-------+-------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+-------+-------+------------+-------------------+
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 4.576 ; 4.576 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 4.346 ; 4.346 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 4.369 ; 4.369 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 4.576 ; 4.576 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 4.482 ; 4.482 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 4.487 ; 4.487 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 4.396 ; 4.396 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 5.504 ; 5.504 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 5.353 ; 5.353 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 5.338 ; 5.338 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 5.001 ; 5.001 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 5.117 ; 5.117 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 5.504 ; 5.504 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 4.801 ; 4.801 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 4.995 ; 4.995 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 5.325 ; 5.325 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 5.312 ; 5.312 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 5.300 ; 5.300 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 5.296 ; 5.296 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 5.325 ; 5.325 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 5.203 ; 5.203 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 5.184 ; 5.184 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 5.186 ; 5.186 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 5.439 ; 5.439 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 5.241 ; 5.241 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 4.823 ; 4.823 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 4.940 ; 4.940 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 5.439 ; 5.439 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 5.316 ; 5.316 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 4.751 ; 4.751 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 5.061 ; 5.061 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 4.448 ; 4.448 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 4.445 ; 4.445 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 4.172 ; 4.172 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 4.286 ; 4.286 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 4.154 ; 4.154 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 4.448 ; 4.448 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 4.264 ; 4.264 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 4.248 ; 4.248 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 4.938 ; 4.938 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 4.938 ; 4.938 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 4.904 ; 4.904 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 4.856 ; 4.856 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 4.812 ; 4.812 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 4.787 ; 4.787 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 4.791 ; 4.791 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 4.864 ; 4.864 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 5.009 ; 5.009 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 4.338 ; 4.338 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 4.403 ; 4.403 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 4.501 ; 4.501 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 4.660 ; 4.660 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 5.009 ; 5.009 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 4.639 ; 4.639 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 4.359 ; 4.359 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 4.695 ; 4.695 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 4.447 ; 4.447 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 4.539 ; 4.539 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 4.265 ; 4.265 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 4.520 ; 4.520 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 4.567 ; 4.567 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 4.695 ; 4.695 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 4.607 ; 4.607 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 4.844 ; 4.844 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 4.267 ; 4.267 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 4.550 ; 4.550 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 4.314 ; 4.314 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 4.499 ; 4.499 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 4.215 ; 4.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 4.535 ; 4.535 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 4.267 ; 4.267 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 4.844 ; 4.844 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 5.443 ; 5.443 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 4.402 ; 4.402 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 5.346 ; 5.346 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 5.100 ; 5.100 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 5.443 ; 5.443 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 4.614 ; 4.614 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 4.460 ; 4.460 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 5.169 ; 5.169 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 5.269 ; 5.269 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 4.590 ; 4.590 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 4.222 ; 4.222 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 4.590 ; 4.590 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 4.135 ; 4.135 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 4.371 ; 4.371 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 4.351 ; 4.351 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 4.286 ; 4.286 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 4.289 ; 4.289 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 4.330 ; 4.330 ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 4.408 ; 4.408 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 3.997 ; 3.997 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 3.819 ; 3.819 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 3.985 ; 3.985 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 4.073 ; 4.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 3.915 ; 3.915 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 4.408 ; 4.408 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 4.083 ; 4.083 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 4.088 ; 4.088 ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 6.277 ; 6.277 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 6.109 ; 6.109 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 6.156 ; 6.156 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 6.078 ; 6.078 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 6.062 ; 6.062 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 6.116 ; 6.116 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 6.163 ; 6.163 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 6.277 ; 6.277 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 6.122 ; 6.122 ; Rise       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+--------------+-------------------+-------+-------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+-------+-------+------------+-------------------+
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 3.918 ; 3.918 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 4.225 ; 4.225 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 3.918 ; 3.918 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 4.246 ; 4.246 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 4.455 ; 4.455 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 4.363 ; 4.363 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 4.366 ; 4.366 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 4.279 ; 4.279 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 4.282 ; 4.282 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 4.895 ; 4.895 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 4.881 ; 4.881 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 4.537 ; 4.537 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 4.658 ; 4.658 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 5.045 ; 5.045 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 4.282 ; 4.282 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 4.537 ; 4.537 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 4.676 ; 4.676 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 4.812 ; 4.812 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 4.796 ; 4.796 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 4.782 ; 4.782 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 4.813 ; 4.813 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 4.701 ; 4.701 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 4.676 ; 4.676 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 4.691 ; 4.691 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 4.545 ; 4.545 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 4.876 ; 4.876 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 4.611 ; 4.611 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 4.727 ; 4.727 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 5.222 ; 5.222 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 4.956 ; 4.956 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 4.545 ; 4.545 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 4.683 ; 4.683 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 3.909 ; 3.909 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 4.200 ; 4.200 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 3.937 ; 3.937 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 4.022 ; 4.022 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 3.909 ; 3.909 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 4.202 ; 4.202 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 4.034 ; 4.034 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 4.019 ; 4.019 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 4.098 ; 4.098 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 4.243 ; 4.243 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 4.214 ; 4.214 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 4.155 ; 4.155 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 4.119 ; 4.119 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 4.098 ; 4.098 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 4.101 ; 4.101 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 4.183 ; 4.183 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 4.129 ; 4.129 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 4.205 ; 4.205 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 4.298 ; 4.298 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 4.339 ; 4.339 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 4.689 ; 4.689 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 4.322 ; 4.322 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 4.036 ; 4.036 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 4.260 ; 4.260 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 4.143 ; 4.143 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 4.036 ; 4.036 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 4.186 ; 4.186 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 4.234 ; 4.234 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 4.355 ; 4.355 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 4.273 ; 4.273 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 4.215 ; 4.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 4.267 ; 4.267 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 4.550 ; 4.550 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 4.314 ; 4.314 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 4.499 ; 4.499 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 4.215 ; 4.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 4.535 ; 4.535 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 4.267 ; 4.267 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 4.844 ; 4.844 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 4.402 ; 4.402 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 4.402 ; 4.402 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 5.346 ; 5.346 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 5.100 ; 5.100 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 5.443 ; 5.443 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 4.614 ; 4.614 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 4.460 ; 4.460 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 5.169 ; 5.169 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 5.269 ; 5.269 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 4.135 ; 4.135 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 4.222 ; 4.222 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 4.590 ; 4.590 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 4.135 ; 4.135 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 4.371 ; 4.371 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 4.351 ; 4.351 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 4.286 ; 4.286 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 4.289 ; 4.289 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 4.330 ; 4.330 ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 3.819 ; 3.819 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 3.997 ; 3.997 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 3.819 ; 3.819 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 3.985 ; 3.985 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 4.073 ; 4.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 3.915 ; 3.915 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 4.408 ; 4.408 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 4.083 ; 4.083 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 4.088 ; 4.088 ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 6.062 ; 6.062 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 6.109 ; 6.109 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 6.156 ; 6.156 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 6.078 ; 6.078 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 6.062 ; 6.062 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 6.116 ; 6.116 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 6.163 ; 6.163 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 6.277 ; 6.277 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 6.122 ; 6.122 ; Rise       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+-------+-------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Clock              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack   ; -12.840   ; -2.523 ; -0.952   ; 0.745   ; -2.000              ;
;  CLK_Div:clk_pm|ax ; -12.840   ; 0.215  ; -0.952   ; 0.745   ; -2.000              ;
;  clk27             ; -2.393    ; -2.523 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS    ; -1121.63  ; -2.523 ; -3.808   ; 0.0     ; -361.38             ;
;  CLK_Div:clk_pm|ax ; -1092.282 ; 0.000  ; -3.808   ; 0.000   ; -341.000            ;
;  clk27             ; -29.348   ; -2.523 ; N/A      ; N/A     ; -20.380             ;
+--------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+------------+-------------------+-------+-------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+------------+-------------------+-------+-------+------------+-------------------+
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; 6.201 ; 6.201 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; 6.201 ; 6.201 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; 5.497 ; 5.497 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; 5.548 ; 5.548 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; 6.026 ; 6.026 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; 2.178 ; 2.178 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; 2.093 ; 2.093 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; 2.107 ; 2.107 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; 2.178 ; 2.178 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; 2.025 ; 2.025 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; 2.008 ; 2.008 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; 1.035 ; 1.035 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; 1.282 ; 1.282 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; 1.189 ; 1.189 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; 5.975 ; 5.975 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; 2.007 ; 2.007 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; 2.007 ; 2.007 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; 1.965 ; 1.965 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; 1.957 ; 1.957 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; 1.653 ; 1.653 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; 5.540 ; 5.540 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; 5.446 ; 5.446 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; 5.975 ; 5.975 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+------------+-------------------+--------+--------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+------------+-------------------+--------+--------+------------+-------------------+
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; -2.748 ; -2.748 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; -3.132 ; -3.132 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; -2.748 ; -2.748 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; -2.758 ; -2.758 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; -3.015 ; -3.015 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; -0.073 ; -0.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; -0.559 ; -0.559 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; -0.541 ; -0.541 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; -0.585 ; -0.585 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; -0.514 ; -0.514 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; -0.576 ; -0.576 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; -0.073 ; -0.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; -0.191 ; -0.191 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; -0.132 ; -0.132 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; -0.340 ; -0.340 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; -0.495 ; -0.495 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; -0.563 ; -0.563 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; -0.457 ; -0.457 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; -0.468 ; -0.468 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; -0.340 ; -0.340 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; -2.764 ; -2.764 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; -2.741 ; -2.741 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; -2.969 ; -2.969 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+--------+--------+------------+-------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+--------------+-------------------+--------+--------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+--------+--------+------------+-------------------+
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 8.510  ; 8.510  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 8.023  ; 8.023  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 7.336  ; 7.336  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 8.091  ; 8.091  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 8.510  ; 8.510  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 8.308  ; 8.308  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 8.324  ; 8.324  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 8.088  ; 8.088  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 10.715 ; 10.715 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 10.149 ; 10.149 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 10.128 ; 10.128 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 9.336  ; 9.336  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 9.699  ; 9.699  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 10.715 ; 10.715 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 8.984  ; 8.984  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 9.453  ; 9.453  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 10.081 ; 10.081 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 10.068 ; 10.068 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 10.041 ; 10.041 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 9.968  ; 9.968  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 10.081 ; 10.081 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 9.827  ; 9.827  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 9.785  ; 9.785  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 9.807  ; 9.807  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 10.348 ; 10.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 10.098 ; 10.098 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 9.099  ; 9.099  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 9.364  ; 9.364  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 10.348 ; 10.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 10.279 ; 10.279 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 9.025  ; 9.025  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 9.810  ; 9.810  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 8.420  ; 8.420  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 8.419  ; 8.419  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 7.730  ; 7.730  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 7.935  ; 7.935  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 7.715  ; 7.715  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 8.420  ; 8.420  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 7.945  ; 7.945  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 7.928  ; 7.928  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 9.180  ; 9.180  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 9.180  ; 9.180  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 9.144  ; 9.144  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 8.985  ; 8.985  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 8.903  ; 8.903  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 8.866  ; 8.866  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 8.879  ; 8.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 9.044  ; 9.044  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 9.359  ; 9.359  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 8.086  ; 8.086  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 8.279  ; 8.279  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 8.465  ; 8.465  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 8.810  ; 8.810  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 9.359  ; 9.359  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 8.777  ; 8.777  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 8.129  ; 8.129  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 8.879  ; 8.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 8.359  ; 8.359  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 8.389  ; 8.389  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 7.852  ; 7.852  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 8.430  ; 8.430  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 8.629  ; 8.629  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 8.879  ; 8.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 8.607  ; 8.607  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 9.129  ; 9.129  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 7.639  ; 7.639  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 8.286  ; 8.286  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 7.767  ; 7.767  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 8.150  ; 8.150  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 7.519  ; 7.519  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 8.197  ; 8.197  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 7.643  ; 7.643  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 9.129  ; 9.129  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 9.965  ; 9.965  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 7.876  ; 7.876  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 9.817  ; 9.817  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 9.647  ; 9.647  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 9.965  ; 9.965  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 8.424  ; 8.424  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 8.047  ; 8.047  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 9.545  ; 9.545  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 9.692  ; 9.692  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 8.298  ; 8.298  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 7.607  ; 7.607  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 8.298  ; 8.298  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 7.444  ; 7.444  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 8.028  ; 8.028  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 7.998  ; 7.998  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 7.697  ; 7.697  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 7.830  ; 7.830  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 7.930  ; 7.930  ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 8.118  ; 8.118  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 7.259  ; 7.259  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 6.923  ; 6.923  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 7.239  ; 7.239  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 7.430  ; 7.430  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 7.024  ; 7.024  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 8.118  ; 8.118  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 7.428  ; 7.428  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 7.447  ; 7.447  ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 10.947 ; 10.947 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 10.574 ; 10.574 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 10.702 ; 10.702 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 10.548 ; 10.548 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 10.504 ; 10.504 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 10.579 ; 10.579 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 10.655 ; 10.655 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 10.947 ; 10.947 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 10.572 ; 10.572 ; Rise       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+--------+--------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+--------------+-------------------+-------+-------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+-------+-------+------------+-------------------+
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 3.918 ; 3.918 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 4.225 ; 4.225 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 3.918 ; 3.918 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 4.246 ; 4.246 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 4.455 ; 4.455 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 4.363 ; 4.363 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 4.366 ; 4.366 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 4.279 ; 4.279 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 4.282 ; 4.282 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 4.895 ; 4.895 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 4.881 ; 4.881 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 4.537 ; 4.537 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 4.658 ; 4.658 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 5.045 ; 5.045 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 4.282 ; 4.282 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 4.537 ; 4.537 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 4.676 ; 4.676 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 4.812 ; 4.812 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 4.796 ; 4.796 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 4.782 ; 4.782 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 4.813 ; 4.813 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 4.701 ; 4.701 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 4.676 ; 4.676 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 4.691 ; 4.691 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 4.545 ; 4.545 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 4.876 ; 4.876 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 4.611 ; 4.611 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 4.727 ; 4.727 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 5.222 ; 5.222 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 4.956 ; 4.956 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 4.545 ; 4.545 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 4.683 ; 4.683 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 3.909 ; 3.909 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 4.200 ; 4.200 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 3.937 ; 3.937 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 4.022 ; 4.022 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 3.909 ; 3.909 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 4.202 ; 4.202 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 4.034 ; 4.034 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 4.019 ; 4.019 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 4.098 ; 4.098 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 4.243 ; 4.243 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 4.214 ; 4.214 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 4.155 ; 4.155 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 4.119 ; 4.119 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 4.098 ; 4.098 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 4.101 ; 4.101 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 4.183 ; 4.183 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 4.129 ; 4.129 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 4.205 ; 4.205 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 4.298 ; 4.298 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 4.339 ; 4.339 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 4.689 ; 4.689 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 4.322 ; 4.322 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 4.036 ; 4.036 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 4.260 ; 4.260 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 4.143 ; 4.143 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 4.036 ; 4.036 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 4.186 ; 4.186 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 4.234 ; 4.234 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 4.355 ; 4.355 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 4.273 ; 4.273 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 4.215 ; 4.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 4.267 ; 4.267 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 4.550 ; 4.550 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 4.314 ; 4.314 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 4.499 ; 4.499 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 4.215 ; 4.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 4.535 ; 4.535 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 4.267 ; 4.267 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 4.844 ; 4.844 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 4.402 ; 4.402 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 4.402 ; 4.402 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 5.346 ; 5.346 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 5.100 ; 5.100 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 5.443 ; 5.443 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 4.614 ; 4.614 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 4.460 ; 4.460 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 5.169 ; 5.169 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 5.269 ; 5.269 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 4.135 ; 4.135 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 4.222 ; 4.222 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 4.590 ; 4.590 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 4.135 ; 4.135 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 4.371 ; 4.371 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 4.351 ; 4.351 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 4.286 ; 4.286 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 4.289 ; 4.289 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 4.330 ; 4.330 ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 3.819 ; 3.819 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 3.997 ; 3.997 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 3.819 ; 3.819 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 3.985 ; 3.985 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 4.073 ; 4.073 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 3.915 ; 3.915 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 4.408 ; 4.408 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 4.083 ; 4.083 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 4.088 ; 4.088 ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 6.062 ; 6.062 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 6.109 ; 6.109 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 6.156 ; 6.156 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 6.078 ; 6.078 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 6.062 ; 6.062 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 6.116 ; 6.116 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 6.163 ; 6.163 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 6.277 ; 6.277 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 6.122 ; 6.122 ; Rise       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk27             ; clk27             ; 351      ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; clk27             ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1225253  ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk27             ; clk27             ; 351      ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; clk27             ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1225253  ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Recovery Transfers                                                                ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 16       ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Removal Transfers                                                                 ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 16       ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 96    ; 96   ;
; Unconstrained Output Port Paths ; 328   ; 328  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 03 19:30:00 2018
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_Div:clk_pm|ax CLK_Div:clk_pm|ax
    Info (332105): create_clock -period 1.000 -name clk27 clk27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.840     -1092.282 CLK_Div:clk_pm|ax 
    Info (332119):    -2.393       -29.348 clk27 
Info (332146): Worst-case hold slack is -2.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.523        -2.523 clk27 
    Info (332119):     0.391         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case recovery slack is -0.952
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.952        -3.808 CLK_Div:clk_pm|ax 
Info (332146): Worst-case removal slack is 1.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.424         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -341.000 CLK_Div:clk_pm|ax 
    Info (332119):    -1.380       -20.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.546
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.546      -480.332 CLK_Div:clk_pm|ax 
    Info (332119):    -0.597        -4.187 clk27 
Info (332146): Worst-case hold slack is -1.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.567        -1.567 clk27 
    Info (332119):     0.215         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case recovery slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case removal slack is 0.745
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.745         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -341.000 CLK_Div:clk_pm|ax 
    Info (332119):    -1.380       -20.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Thu May 03 19:30:04 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


