

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_0_x0'
================================================================
* Date:           Sun Sep 18 13:53:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     6337|    25201|  21.121 us|  83.995 us|  6337|  25201|     none|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |                                                                                                |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                           |   min   |   max   |   Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_0_x0_loop_1_D_drain_IO_L2_out_0_x0_loop_2                                   |     6336|    25200|  264 ~ 1050|          -|          -|     24|        no|
        | + D_drain_IO_L2_out_0_x0_loop_3                                                                |      262|     1048|         131|          -|          -|  2 ~ 8|        no|
        |  ++ D_drain_IO_L2_out_0_x0_loop_4_D_drain_IO_L2_out_0_x0_loop_5_D_drain_IO_L2_out_0_x0_loop_6  |      128|      128|           2|          1|          1|    128|       yes|
        |  ++ D_drain_IO_L2_out_0_x0_loop_7_D_drain_IO_L2_out_0_x0_loop_8_D_drain_IO_L2_out_0_x0_loop_9  |      128|      128|           2|          1|          1|    128|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 2 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 6 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln12113 = br void" [./dut.cpp:12113]   --->   Operation 15 'br' 'br_ln12113' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten39, i5 1"   --->   Operation 18 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten39, i5 24"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_0_x0_loop_1_D_drain_IO_L2_out_0_x0_loop_2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln89044 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 23 'icmp' 'icmp_ln89044' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln12113 = select i1 %icmp_ln89044, i3 0, i3 %c1_V" [./dut.cpp:12113]   --->   Operation 24 'select' 'select_ln12113' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln12114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_702" [./dut.cpp:12114]   --->   Operation 25 'specloopname' 'specloopname_ln12114' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln12113, i3 0" [./dut.cpp:12113]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl" [./dut.cpp:12113]   --->   Operation 27 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln12117 = br void" [./dut.cpp:12117]   --->   Operation 28 'br' 'br_ln12117' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln12159 = ret" [./dut.cpp:12159]   --->   Operation 29 'ret' 'ret_ln12159' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.77>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c3 = phi i4 0, void %.split17, i4 %c3_16, void %.loopexit188"   --->   Operation 30 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln12117 = icmp_eq  i4 %c3, i4 8" [./dut.cpp:12117]   --->   Operation 31 'icmp' 'icmp_ln12117' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.70ns)   --->   "%c3_16 = add i4 %c3, i4 1" [./dut.cpp:12117]   --->   Operation 32 'add' 'c3_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12117 = br i1 %icmp_ln12117, void %.split13, void %.loopexit" [./dut.cpp:12117]   --->   Operation 33 'br' 'br_ln12117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_294"   --->   Operation 35 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 36 'zext' 'zext_ln886' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 37 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln12117)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln12119 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:12119]   --->   Operation 38 'br' 'br_ln12119' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln12122 = icmp_eq  i4 %c3, i4 0" [./dut.cpp:12122]   --->   Operation 39 'icmp' 'icmp_ln12122' <Predicate = (!icmp_ln12117 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln12122 = br i1 %icmp_ln12122, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:12122]   --->   Operation 40 'br' 'br_ln12122' <Predicate = (!icmp_ln12117 & !icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 41 'br' 'br_ln890' <Predicate = (!icmp_ln12117 & !icmp_ln886 & !icmp_ln12122)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 42 'br' 'br_ln890' <Predicate = (!icmp_ln12117 & !icmp_ln886 & icmp_ln12122)> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln12113, i3 1"   --->   Operation 43 'add' 'add_ln691' <Predicate = (icmp_ln886) | (icmp_ln12117)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln886) | (icmp_ln12117)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 %add_ln890_32, void %.preheader, i8 0, void %.preheader.preheader.preheader"   --->   Operation 45 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln890_32 = add i8 %indvar_flatten31, i8 1"   --->   Operation 46 'add' 'add_ln890_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.58ns)   --->   "%icmp_ln890_592 = icmp_eq  i8 %indvar_flatten31, i8 128"   --->   Operation 47 'icmp' 'icmp_ln890_592' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_592, void %.preheader, void %.loopexit188.loopexit"   --->   Operation 48 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_0_x0_loop_7_D_drain_IO_L2_out_0_x0_loop_8_D_drain_IO_L2_out_0_x0_loop_9_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_592)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_592)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_0_x0_loop_8_D_drain_IO_L2_out_0_x0_loop_9_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_592)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln12144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:12144]   --->   Operation 52 'specpipeline' 'specpipeline_ln12144' <Predicate = (!icmp_ln890_592)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln12144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [./dut.cpp:12144]   --->   Operation 53 'specloopname' 'specloopname_ln12144' <Predicate = (!icmp_ln890_592)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.21ns)   --->   "%tmp_394 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'tmp_394' <Predicate = (!icmp_ln890_592)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 55 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, i128 %tmp_394" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = (!icmp_ln890_592)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln890_592)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln12122)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 58 'br' 'br_ln0' <Predicate = (icmp_ln12122)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 %add_ln890_31, void %.preheader1, i8 0, void %.preheader1.preheader.preheader"   --->   Operation 60 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln890_31 = add i8 %indvar_flatten11, i8 1"   --->   Operation 61 'add' 'add_ln890_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln890_591 = icmp_eq  i8 %indvar_flatten11, i8 128"   --->   Operation 62 'icmp' 'icmp_ln890_591' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_591, void %.preheader1, void %.loopexit188.loopexit48"   --->   Operation 63 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.43>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_0_x0_loop_4_D_drain_IO_L2_out_0_x0_loop_5_D_drain_IO_L2_out_0_x0_loop_6_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_591)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_591)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_0_x0_loop_5_D_drain_IO_L2_out_0_x0_loop_6_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_591)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln12127 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:12127]   --->   Operation 67 'specpipeline' 'specpipeline_ln12127' <Predicate = (!icmp_ln890_591)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln12127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_251" [./dut.cpp:12127]   --->   Operation 68 'specloopname' 'specloopname_ln12127' <Predicate = (!icmp_ln890_591)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp' <Predicate = (!icmp_ln890_591)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 70 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (!icmp_ln890_591)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln890_591)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_1_x0206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_0_x0205]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_0_x0173]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
br_ln12113               (br               ) [ 011111111]
indvar_flatten39         (phi              ) [ 001000000]
c1_V                     (phi              ) [ 001000000]
add_ln890                (add              ) [ 011111111]
icmp_ln890               (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
icmp_ln89044             (icmp             ) [ 000000000]
select_ln12113           (select           ) [ 000111111]
specloopname_ln12114     (specloopname     ) [ 000000000]
p_shl                    (bitconcatenate   ) [ 000000000]
add_i_i100_cast          (sub              ) [ 000111111]
br_ln12117               (br               ) [ 001111111]
ret_ln12159              (ret              ) [ 000000000]
c3                       (phi              ) [ 000100000]
icmp_ln12117             (icmp             ) [ 001111111]
c3_16                    (add              ) [ 001111111]
br_ln12117               (br               ) [ 000000000]
speclooptripcount_ln1616 (speclooptripcount) [ 000000000]
specloopname_ln1616      (specloopname     ) [ 000000000]
zext_ln886               (zext             ) [ 000000000]
icmp_ln886               (icmp             ) [ 001111111]
br_ln12119               (br               ) [ 000000000]
icmp_ln12122             (icmp             ) [ 001111111]
br_ln12122               (br               ) [ 000000000]
br_ln890                 (br               ) [ 001111111]
br_ln890                 (br               ) [ 001111111]
add_ln691                (add              ) [ 011111111]
br_ln0                   (br               ) [ 011111111]
indvar_flatten31         (phi              ) [ 000010000]
add_ln890_32             (add              ) [ 001111111]
icmp_ln890_592           (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
specpipeline_ln12144     (specpipeline     ) [ 000000000]
specloopname_ln12144     (specloopname     ) [ 000000000]
tmp_394                  (read             ) [ 000000000]
write_ln174              (write            ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
br_ln0                   (br               ) [ 000000000]
br_ln0                   (br               ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
indvar_flatten11         (phi              ) [ 000000010]
add_ln890_31             (add              ) [ 001111111]
icmp_ln890_591           (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
specpipeline_ln12127     (specpipeline     ) [ 000000000]
specloopname_ln12127     (specloopname     ) [ 000000000]
tmp                      (read             ) [ 000000000]
write_ln174              (write            ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_1_x0206">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_1_x0206"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_0_x0205">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_0_x0205"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0173">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0173"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_0_x0_loop_1_D_drain_IO_L2_out_0_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_702"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_294"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_0_x0_loop_7_D_drain_IO_L2_out_0_x0_loop_8_D_drain_IO_L2_out_0_x0_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_0_x0_loop_8_D_drain_IO_L2_out_0_x0_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_0_x0_loop_4_D_drain_IO_L2_out_0_x0_loop_5_D_drain_IO_L2_out_0_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_0_x0_loop_5_D_drain_IO_L2_out_0_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_251"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_394_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_394/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 write_ln174/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvar_flatten39_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="1"/>
<pin id="113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten39_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="c1_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="c1_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="3" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten31_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten31_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="indvar_flatten11_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvar_flatten11_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln890_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln890_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln89044_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89044/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln12113_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12113/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_shl_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_i_i100_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i100_cast/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln12117_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12117/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="c3_16_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_16/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln886_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln886_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln12122_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12122/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln691_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln890_32_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_32/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln890_592_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_592/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln890_31_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_31/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln890_591_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_591/7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_ln890_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="270" class="1005" name="select_ln12113_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12113 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_i_i100_cast_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="1"/>
<pin id="277" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i100_cast "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln12117_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12117 "/>
</bind>
</comp>

<comp id="284" class="1005" name="c3_16_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3_16 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln886_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln12122_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12122 "/>
</bind>
</comp>

<comp id="297" class="1005" name="add_ln691_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="302" class="1005" name="add_ln890_32_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_32 "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln890_592_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_592 "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln890_31_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_31 "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln890_591_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_591 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="80" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="62" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="115" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="115" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="126" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="126" pin="4"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="184" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="137" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="137" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="137" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="137" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="148" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="148" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="159" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="159" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="166" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="273"><net_src comp="184" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="278"><net_src comp="200" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="283"><net_src comp="206" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="212" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="292"><net_src comp="222" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="227" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="233" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="305"><net_src comp="238" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="310"><net_src comp="244" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="250" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="319"><net_src comp="256" pin="2"/><net_sink comp="316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_0_x0205 | {5 8 }
 - Input state : 
	Port: D_drain_IO_L2_out_0_x0 : fifo_D_drain_D_drain_IO_L2_out_1_x0206 | {5 }
	Port: D_drain_IO_L2_out_0_x0 : fifo_D_drain_D_drain_IO_L1_out_0_0_x0173 | {8 }
  - Chain level:
	State 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89044 : 1
		select_ln12113 : 2
		p_shl : 3
		add_i_i100_cast : 4
	State 3
		icmp_ln12117 : 1
		c3_16 : 1
		br_ln12117 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln12119 : 3
		icmp_ln12122 : 1
		br_ln12122 : 2
	State 4
		add_ln890_32 : 1
		icmp_ln890_592 : 1
		br_ln890 : 2
	State 5
	State 6
	State 7
		add_ln890_31 : 1
		icmp_ln890_591 : 1
		br_ln890 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_172   |    0    |    9    |
|          |   icmp_ln89044_fu_178  |    0    |    8    |
|          |   icmp_ln12117_fu_206  |    0    |    9    |
|   icmp   |    icmp_ln886_fu_222   |    0    |    10   |
|          |   icmp_ln12122_fu_227  |    0    |    9    |
|          |  icmp_ln890_592_fu_244 |    0    |    11   |
|          |  icmp_ln890_591_fu_256 |    0    |    11   |
|----------|------------------------|---------|---------|
|          |    add_ln890_fu_166    |    0    |    12   |
|          |      c3_16_fu_212      |    0    |    12   |
|    add   |    add_ln691_fu_233    |    0    |    10   |
|          |   add_ln890_32_fu_238  |    0    |    15   |
|          |   add_ln890_31_fu_250  |    0    |    15   |
|----------|------------------------|---------|---------|
|    sub   | add_i_i100_cast_fu_200 |    0    |    13   |
|----------|------------------------|---------|---------|
|  select  |  select_ln12113_fu_184 |    0    |    3    |
|----------|------------------------|---------|---------|
|   read   |   tmp_394_read_fu_90   |    0    |    0    |
|          |     tmp_read_fu_104    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_96    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_192      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln886_fu_218   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   147   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add_i_i100_cast_reg_275|    6   |
|    add_ln691_reg_297   |    3   |
|  add_ln890_31_reg_311  |    8   |
|  add_ln890_32_reg_302  |    8   |
|    add_ln890_reg_262   |    5   |
|      c1_V_reg_122      |    3   |
|      c3_16_reg_284     |    4   |
|       c3_reg_133       |    4   |
|  icmp_ln12117_reg_280  |    1   |
|  icmp_ln12122_reg_293  |    1   |
|   icmp_ln886_reg_289   |    1   |
| icmp_ln890_591_reg_316 |    1   |
| icmp_ln890_592_reg_307 |    1   |
|indvar_flatten11_reg_155|    8   |
|indvar_flatten31_reg_144|    8   |
|indvar_flatten39_reg_111|    5   |
| select_ln12113_reg_270 |    3   |
+------------------------+--------+
|          Total         |   70   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |  128 |   256  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   70   |   156  |
+-----------+--------+--------+--------+
