$date
	Sun Oct 23 09:44:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#813731
b10 !
1"
#813734
b10 &
b10 %
1$
#813735
0"
#813738
b1 &
b1 %
1#
#813742
b0 &
0#
b0 %
0$
#1807217
b110 !
1"
#1807218
b110 &
b110 %
1$
#1807219
0"
#1807222
b11 &
b11 %
#1807226
b1010 &
b1010 %
#1807230
b101 &
b101 %
#1807234
b10000 &
b10000 %
#1807238
b1000 &
b1000 %
#1807242
b100 &
b100 %
#1807246
b10 &
b10 %
#1807250
b1 &
b1 %
1#
#1807254
b0 &
0#
b0 %
0$
#2834465
b10101 !
1"
#2834466
b10101 &
b10101 %
1$
#2834467
0"
#2834470
b1000000 &
b1000000 %
#2834474
b100000 &
b100000 %
#2834478
b10000 &
b10000 %
#2834482
b1000 &
b1000 %
#2834486
b100 &
b100 %
#2834490
b10 &
b10 %
#2834494
b1 &
1#
b1 %
#2834498
b0 &
b0 %
0#
0$
#4500012
