Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb_isim_beh.exe -prj D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb_beh.prj work.crossbar_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar.v" into library work
Analyzing Verilog file "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 48: Size mismatch in connection of port <In_L>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 49: Size mismatch in connection of port <In_N>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 50: Size mismatch in connection of port <In_E>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 51: Size mismatch in connection of port <In_W>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 52: Size mismatch in connection of port <In_S>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 53: Size mismatch in connection of port <Out_L>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 54: Size mismatch in connection of port <Out_N>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 55: Size mismatch in connection of port <Out_E>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 56: Size mismatch in connection of port <Out_W>. Formal port size is 128-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb.v" Line 57: Size mismatch in connection of port <Out_S>. Formal port size is 128-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module crossbar
Compiling module crossbar_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/LuanVan/Xlinx/Noc_prj/Noc_prj/crossbar_tb_isim_beh.exe
Fuse Memory Usage: 28972 KB
Fuse CPU Usage: 217 ms
