// Seed: 256024340
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    output tri1 id_8
);
  assign id_7 = 1 < id_1;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    input wand id_8,
    input tri1 id_9,
    output tri id_10,
    output tri id_11
);
  assign id_10 = 1 ^ id_7;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_4,
      id_5,
      id_11,
      id_5,
      id_5,
      id_3,
      id_11
  );
endmodule
