// Seed: 100198106
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_5 = 1;
  supply1 id_6 = id_4, id_7;
  reg id_8;
  tri1 id_9, id_10, id_11;
  wire id_12;
  assign id_10 = 1'b0;
  wire id_13;
  assign id_7  = id_5;
  assign id_11 = 1;
  wire id_14;
  always id_8 <= id_8;
  uwire id_15 = id_7;
  assign id_4 = 1;
endmodule
module module_1;
  assign id_1 = 1'd0;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_11 = 0;
  wire id_3;
  id_4(
      1, 1
  );
endmodule
