{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622299710648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622299710649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 16:48:30 2021 " "Processing started: Sat May 29 16:48:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622299710649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299710649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TX_modulation -c TX_modulation_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off TX_modulation -c TX_modulation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299710649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622299710980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622299710980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/tx_modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/tx_modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_modulation_top-rtl " "Found design unit 1: TX_modulation_top-rtl" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717051 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_modulation_top " "Found entity 1: TX_modulation_top" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299717051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/sin_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/sin_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_gen-rtl " "Found design unit 1: sin_gen-rtl" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/sin_gen.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/sin_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717052 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Found entity 1: sin_gen" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/sin_gen.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/sin_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299717052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/mix_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/mix_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_mult-rtl " "Found design unit 1: mix_mult-rtl" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/mix_mult.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/mix_mult.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717054 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_mult " "Found entity 1: mix_mult" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/mix_mult.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/mix_mult.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299717054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/cos_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iacob/desktop/modulation_dtu-main/vhdl_code/tx_mod/cos_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_gen-rtl " "Found design unit 1: cos_gen-rtl" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/cos_gen.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/cos_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717055 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_gen " "Found entity 1: cos_gen" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/cos_gen.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/cos_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622299717055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299717055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TX_modulation_top " "Elaborating entity \"TX_modulation_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622299717107 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sample TX_modulation_top.vhd(18) " "VHDL Signal Declaration warning at TX_modulation_top.vhd(18): used implicit default value for signal \"sample\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622299717113 "|TX_modulation_top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[0\] GND " "Pin \"ctrl_o\[0\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[1\] GND " "Pin \"ctrl_o\[1\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[2\] GND " "Pin \"ctrl_o\[2\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[3\] GND " "Pin \"ctrl_o\[3\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[4\] GND " "Pin \"ctrl_o\[4\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[5\] GND " "Pin \"ctrl_o\[5\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[6\] GND " "Pin \"ctrl_o\[6\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[7\] GND " "Pin \"ctrl_o\[7\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[8\] GND " "Pin \"ctrl_o\[8\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[9\] GND " "Pin \"ctrl_o\[9\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[10\] GND " "Pin \"ctrl_o\[10\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[11\] GND " "Pin \"ctrl_o\[11\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[12\] GND " "Pin \"ctrl_o\[12\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[13\] GND " "Pin \"ctrl_o\[13\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[14\] GND " "Pin \"ctrl_o\[14\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl_o\[15\] GND " "Pin \"ctrl_o\[15\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|ctrl_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[0\] GND " "Pin \"sample\[0\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[1\] GND " "Pin \"sample\[1\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[2\] GND " "Pin \"sample\[2\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[3\] GND " "Pin \"sample\[3\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[4\] GND " "Pin \"sample\[4\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[5\] GND " "Pin \"sample\[5\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[6\] GND " "Pin \"sample\[6\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[7\] GND " "Pin \"sample\[7\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[8\] GND " "Pin \"sample\[8\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[9\] GND " "Pin \"sample\[9\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[10\] GND " "Pin \"sample\[10\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[11\] GND " "Pin \"sample\[11\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[12\] GND " "Pin \"sample\[12\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample\[13\] GND " "Pin \"sample\[13\]\" is stuck at GND" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622299717601 "|TX_modulation_top|sample[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622299717601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622299717794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622299717794 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[0\] " "No output dependent on input pin \"data_i\[0\]\"" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622299717923 "|TX_modulation_top|data_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[1\] " "No output dependent on input pin \"data_i\[1\]\"" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622299717923 "|TX_modulation_top|data_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622299717923 "|TX_modulation_top|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_i " "No output dependent on input pin \"reset_i\"" {  } { { "../../../../Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" "" { Text "C:/Users/Iacob/Desktop/Modulation_DTU-main/vhdl_code/TX_Mod/TX_modulation_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622299717923 "|TX_modulation_top|reset_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622299717923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622299717924 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622299717924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622299717924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622299717941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 16:48:37 2021 " "Processing ended: Sat May 29 16:48:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622299717941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622299717941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622299717941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622299717941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622299719414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622299719414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 16:48:38 2021 " "Processing started: Sat May 29 16:48:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622299719414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622299719414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TX_modulation -c TX_modulation_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TX_modulation -c TX_modulation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622299719415 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622299720409 ""}
{ "Info" "0" "" "Project  = TX_modulation" {  } {  } 0 0 "Project  = TX_modulation" 0 0 "Fitter" 0 0 1622299720410 ""}
{ "Info" "0" "" "Revision = TX_modulation_top" {  } {  } 0 0 "Revision = TX_modulation_top" 0 0 "Fitter" 0 0 1622299720411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622299720528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622299720529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TX_modulation_top 5CEBA2F17A7 " "Selected device 5CEBA2F17A7 for design \"TX_modulation_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622299720542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622299720582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622299720582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622299720843 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622299720907 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622299721151 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1622299721313 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1622299724579 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622299724629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622299724655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622299724655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622299724655 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622299724655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622299724656 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622299724656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622299724656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622299724657 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622299724657 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622299724674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TX_modulation_top.sdc " "Synopsys Design Constraints File file not found: 'TX_modulation_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622299727416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622299727417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1622299727417 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1622299727418 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622299727418 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1622299727418 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622299727419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622299727426 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1622299727476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622299730111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622299731993 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622299732178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622299732178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622299733186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/Iacob/Documents/GitHub/Modulation_DTU/VHDL_files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622299734582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622299734582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622299734650 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1622299734650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622299734650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622299734654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622299737191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622299737208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622299737567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622299737567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622299738495 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622299740879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Iacob/Documents/GitHub/Modulation_DTU/VHDL_files/output_files/TX_modulation_top.fit.smsg " "Generated suppressed messages file C:/Users/Iacob/Documents/GitHub/Modulation_DTU/VHDL_files/output_files/TX_modulation_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622299741120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7479 " "Peak virtual memory: 7479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622299741682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 16:49:01 2021 " "Processing ended: Sat May 29 16:49:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622299741682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622299741682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622299741682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622299741682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622299742905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622299742906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 16:49:02 2021 " "Processing started: Sat May 29 16:49:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622299742906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622299742906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TX_modulation -c TX_modulation_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TX_modulation -c TX_modulation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622299742906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1622299743496 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622299746878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622299747118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 16:49:07 2021 " "Processing ended: Sat May 29 16:49:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622299747118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622299747118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622299747118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622299747118 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622299747831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622299748493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622299748493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 16:49:08 2021 " "Processing started: Sat May 29 16:49:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622299748493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622299748493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TX_modulation -c TX_modulation_top " "Command: quartus_sta TX_modulation -c TX_modulation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622299748493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622299748601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1622299749074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622299749074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622299749107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622299749107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TX_modulation_top.sdc " "Synopsys Design Constraints File file not found: 'TX_modulation_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1622299749393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622299749393 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1622299749393 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1622299749393 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1622299749393 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622299749394 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622299749394 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1622299749400 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1622299749402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299749403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299749414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299749416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299749420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299749422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299749427 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1622299749431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622299749465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622299750533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622299750598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1622299750598 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1622299750598 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622299750598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299750599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299750604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299750608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299750611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299750614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299750617 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1622299750621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622299750845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622299751390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622299751420 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1622299751420 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1622299751420 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622299751420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751437 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1622299751443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622299751578 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1622299751578 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1622299751578 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622299751578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622299751594 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622299752981 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622299752982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5207 " "Peak virtual memory: 5207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622299753026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 16:49:13 2021 " "Processing ended: Sat May 29 16:49:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622299753026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622299753026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622299753026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622299753026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1622299754059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622299754060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 16:49:13 2021 " "Processing started: Sat May 29 16:49:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622299754060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622299754060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TX_modulation -c TX_modulation_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TX_modulation -c TX_modulation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622299754060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1622299754798 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TX_modulation_top.vho C:/Users/Iacob/Documents/GitHub/Modulation_DTU/VHDL_files/simulation/modelsim/ simulation " "Generated file TX_modulation_top.vho in folder \"C:/Users/Iacob/Documents/GitHub/Modulation_DTU/VHDL_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622299754847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622299754876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 16:49:14 2021 " "Processing ended: Sat May 29 16:49:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622299754876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622299754876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622299754876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622299754876 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622299755467 ""}
