

================================================================
== Vitis HLS Report for 'filter2d_accel'
================================================================
* Date:           Fri Aug 12 15:27:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        filter2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       26|    20072|  0.260 us|  0.201 ms|   27|  20073|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_filter2d_accel_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_262  |filter2d_accel_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2  |       12|       12|   0.120 us|  0.120 us|   12|   12|       no|
        |grp_filter2d_accel_Pipeline_VITIS_LOOP_66_3_fu_278                  |filter2d_accel_Pipeline_VITIS_LOOP_66_3                  |        4|      259|  40.000 ns|  2.590 us|    4|  259|       no|
        |grp_filter2d_accel_Pipeline_VITIS_LOOP_79_5_fu_290                  |filter2d_accel_Pipeline_VITIS_LOOP_79_5                  |       20|      147|   0.200 us|  1.470 us|   20|  147|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_76_4  |        2|    19782|   2 ~ 157|          -|          -|  1 ~ 126|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    9|    2917|   3306|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    473|    -|
|Register         |        -|    -|    1160|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    9|    4077|   4025|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                                        |CTRL_s_axi                                               |        0|   0|   226|   360|    0|
    |grp_filter2d_accel_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_262  |filter2d_accel_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2  |        0|   0|   305|   141|    0|
    |grp_filter2d_accel_Pipeline_VITIS_LOOP_66_3_fu_278                  |filter2d_accel_Pipeline_VITIS_LOOP_66_3                  |        0|   0|    85|   138|    0|
    |grp_filter2d_accel_Pipeline_VITIS_LOOP_79_5_fu_290                  |filter2d_accel_Pipeline_VITIS_LOOP_79_5                  |        0|   9|  1583|  1349|    0|
    |gmem_m_axi_U                                                        |gmem_m_axi                                               |        0|   0|   718|  1318|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                         |        0|   9|  2917|  3306|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |LineBuffer_U    |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |LineBuffer_1_U  |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |LineBuffer_2_U  |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |        3|  0|   0|    0|   384|   96|     3|        12288|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_485_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln76_fu_500_p2                |         +|   0|  0|  71|          64|          64|
    |row_2_fu_529_p2                   |         +|   0|  0|  38|          31|           1|
    |sub61_fu_426_p2                   |         +|   0|  0|  38|          31|           2|
    |ap_block_state11_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp2820_fu_431_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln66_fu_362_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln76_fu_465_p2               |      icmp|   0|  0|  18|          32|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 246|         257|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |LineBuffer_1_address0                             |   14|          3|    7|         21|
    |LineBuffer_1_ce0                                  |   14|          3|    1|          3|
    |LineBuffer_1_ce1                                  |    9|          2|    1|          2|
    |LineBuffer_1_d0                                   |   14|          3|   32|         96|
    |LineBuffer_1_we0                                  |   14|          3|    1|          3|
    |LineBuffer_address0                               |   14|          3|    7|         21|
    |LineBuffer_ce0                                    |   14|          3|    1|          3|
    |LineBuffer_ce1                                    |    9|          2|    1|          2|
    |LineBuffer_d0                                     |   14|          3|   32|         96|
    |LineBuffer_we0                                    |   14|          3|    1|          3|
    |ap_NS_fsm                                         |  134|         30|    1|         30|
    |ap_phi_mux_img_in_addr_0_lcssa_idx_phi_fu_255_p4  |    9|          2|   30|         60|
    |gmem_ARADDR                                       |   37|          7|   32|        224|
    |gmem_ARLEN                                        |   37|          7|   32|        224|
    |gmem_ARVALID                                      |   25|          5|    1|          5|
    |gmem_AWVALID                                      |    9|          2|    1|          2|
    |gmem_BREADY                                       |    9|          2|    1|          2|
    |gmem_RREADY                                       |   20|          4|    1|          4|
    |gmem_WVALID                                       |    9|          2|    1|          2|
    |gmem_blk_n_AR                                     |    9|          2|    1|          2|
    |img_in_addr_0_lcssa_idx_reg_251                   |    9|          2|   30|         60|
    |img_in_addr_231_idx_fu_162                        |    9|          2|   64|        128|
    |img_out_assign_fu_158                             |    9|          2|   32|         64|
    |lb_r_fu_154                                       |    9|          2|   32|         64|
    |row_fu_150                                        |    9|          2|   31|         62|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |  473|        101|  374|       1183|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |WindowBuffer_0_fu_198                                                            |  32|   0|   32|          0|
    |WindowBuffer_1_0_fu_194                                                          |  32|   0|   32|          0|
    |WindowBuffer_1_0_load_reg_812                                                    |  32|   0|   32|          0|
    |WindowBuffer_2_0_fu_190                                                          |  32|   0|   32|          0|
    |WindowBuffer_3_0_fu_186                                                          |  32|   0|   32|          0|
    |WindowBuffer_4_0_fu_182                                                          |  32|   0|   32|          0|
    |WindowBuffer_4_0_load_reg_807                                                    |  32|   0|   32|          0|
    |WindowBuffer_5_0_fu_178                                                          |  32|   0|   32|          0|
    |WindowBuffer_6_0_fu_174                                                          |  32|   0|   32|          0|
    |WindowBuffer_7_0_fu_170                                                          |  32|   0|   32|          0|
    |WindowBuffer_7_0_load_reg_802                                                    |  32|   0|   32|          0|
    |WindowBuffer_8_0_fu_166                                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                                                        |  29|   0|   29|          0|
    |cmp2820_reg_776                                                                  |   1|   0|    1|          0|
    |cols_read_reg_539                                                                |  32|   0|   32|          0|
    |empty_40_reg_645                                                                 |  31|   0|   32|          1|
    |empty_reg_563                                                                    |  31|   0|   31|          0|
    |grp_filter2d_accel_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2_fu_262_ap_start_reg  |   1|   0|    1|          0|
    |grp_filter2d_accel_Pipeline_VITIS_LOOP_66_3_fu_278_ap_start_reg                  |   1|   0|    1|          0|
    |grp_filter2d_accel_Pipeline_VITIS_LOOP_79_5_fu_290_ap_start_reg                  |   1|   0|    1|          0|
    |icmp_ln66_reg_650                                                                |   1|   0|    1|          0|
    |img_in_addr_0_lcssa_idx_reg_251                                                  |  30|   0|   31|          1|
    |img_in_addr_231_idx_fu_162                                                       |  64|   0|   64|          0|
    |img_in_read_reg_557                                                              |  32|   0|   32|          0|
    |img_out_assign_fu_158                                                            |  32|   0|   32|          0|
    |img_out_read_reg_552                                                             |  32|   0|   32|          0|
    |lb_r_fu_154                                                                      |  32|   0|   32|          0|
    |p_loc46_fu_130                                                                   |  16|   0|   16|          0|
    |p_loc47_fu_126                                                                   |  16|   0|   16|          0|
    |p_loc48_fu_122                                                                   |  16|   0|   16|          0|
    |p_loc49_fu_118                                                                   |  16|   0|   16|          0|
    |p_loc50_fu_114                                                                   |  16|   0|   16|          0|
    |p_loc51_fu_110                                                                   |  16|   0|   16|          0|
    |p_loc52_fu_106                                                                   |  16|   0|   16|          0|
    |p_loc53_fu_102                                                                   |  16|   0|   16|          0|
    |p_loc_fu_134                                                                     |  16|   0|   16|          0|
    |row_fu_150                                                                       |  31|   0|   31|          0|
    |rows_read_reg_547                                                                |  32|   0|   32|          0|
    |sub61_reg_771                                                                    |  31|   0|   31|          0|
    |trunc_ln1_reg_629                                                                |  30|   0|   30|          0|
    |trunc_ln2_reg_687                                                                |  30|   0|   30|          0|
    |trunc_ln31_1_reg_681                                                             |  30|   0|   31|          1|
    |trunc_ln31_2_reg_635                                                             |  30|   0|   30|          0|
    |trunc_ln31_reg_624                                                               |   7|   0|    7|          0|
    |trunc_ln4_reg_791                                                                |  30|   0|   30|          0|
    |zext_ln76_1_reg_780                                                              |  31|   0|   64|         33|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            |1160|   0| 1196|         36|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|            CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|            CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|  filter2d_accel|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|  filter2d_accel|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|  filter2d_accel|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|            gmem|       pointer|
+---------------------+-----+-----+------------+----------------+--------------+

