# <img src="assets/flag1.png" width="100" alt="Indian Flag"> From Silicon to Sovereignty: RISC-V SoC Tapeout Journey
<div align="center">

<h2>
  - By IIT Gandhinagar x VSD ğŸ§ ğŸ”§
</h2>

</div>

![RISC-V](https://img.shields.io/badge/RISC--V-Initiative-blue?style=for-the-badge&logo=riscv)
![Tapeout](https://img.shields.io/badge/SoC-Tapeout%20Program-success?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-informational?style=for-the-badge)
![Made in India](https://img.shields.io/badge/Made%20in-India-orange?style=for-the-badge)

</div>

Welcome to my journey in the **RISC-V SoC Tapeout Program** â€” an ambitious national initiative by **IIT Gandhinagar** and **VLSI System Design (VSD)**, backed by India's semiconductor vision of **"One Tapeout Per Student"** ğŸš€.

> ğŸ¯ *"This isnâ€™t just learning VLSI. Itâ€™s building silicon, and with it, building Indiaâ€™s future in semiconductors."*

---

## ğŸ“Œ Overview

- ğŸ§© **Duration**: 20 Weeks  
- ğŸ§  **Focus**: From RTL â¡ï¸ Physical Design â¡ï¸ GDSII â¡ï¸ ğŸš€ Tapeout  
- ğŸ”§ **Tools Used**: 100% Open-Source  
- ğŸ› ï¸ **Skills Gained**: Industry-grade SoC Design Experience  
- ğŸ§‘â€ğŸ¤â€ğŸ§‘ **Collaboration**: 3500+ Participants, 100s of Institutions  
- ğŸ›ï¸ **Mentors & Contributors**: Professors, Chip Architects, and Visionaries  

---

## ğŸ› ï¸ Week 0 â€“ Environment Setup & Tools

> This week laid the groundwork for our entire SoC design journey. We prepared our local environments and installed the complete open-source EDA stack.

<details>
<summary><strong>ğŸ” Tools Setup and First Steps</strong></summary>

### âœ… Installed Tools

| Tool           | Purpose                                  | Verified |
|----------------|-------------------------------------------|----------|
| ğŸ§  Yosys        | Logic synthesis & RTL optimization         | âœ”ï¸       |
| ğŸ“Ÿ Icarus Verilog (iverilog) | Functional simulation of designs       | âœ”ï¸       |
| ğŸ“Š GTKWave      | Visualizing waveform outputs               | âœ”ï¸       |
| âš¡ Ngspice       | Mixed-signal circuit simulation           | âœ”ï¸       |
| ğŸ¨ Magic VLSI    | Layout editor and DRC checker             | âœ”ï¸       |
| ğŸ› ï¸ OpenLane     | Full RTL2GDSII open-source flow           | âœ”ï¸       |
| ğŸ“¦ Netgen       | LVS verification                          | âœ”ï¸       |

ğŸ“‚ All tool installation steps are documented in [`Week0/`](Week0/)

</details>

---

## ğŸ“ Semiconductor Chip Design Flow

```mermaid
graph TD
    A[ğŸ“ RTL Design] --> B[ğŸ”„ Logic Synthesis]
    B --> C[ğŸ§ª Functional Simulation]
    C --> D[ğŸ—ï¸ Floorplanning & Placement]
    D --> E[ğŸ”§ Clock Tree Synthesis]
    E --> F[ğŸ“ Routing & Optimization]
    F --> G[ğŸ” DRC & LVS Checks]
    G --> H[ğŸ“¦ GDSII Generation]
    H --> I[ğŸš€ Final Tapeout!]
```

---

## ğŸ“Š Progress Tracker

| Week | Theme                      | Status     | Highlights                          |
|------|----------------------------|------------|-------------------------------------|
| 0    | ğŸ› ï¸ Tools Setup             | âœ… Done    | OpenLane, Magic, Yosys, GTKWave     |
| 1    | ğŸ§¬ RTL Design Basics       | â³ Ongoing | Functional Design, Verilog Structure |
| 2    | ğŸ” Simulation & Debugging  | ğŸ”œ         | Waveform Analysis using GTKWave     |
| ...  | â€¦                          | ğŸ”œ         | â€¦                                   |
| 20   | ğŸ¯ Final Tapeout Submission| ğŸ”œ         | GDSII and sign-off!                 |

## ğŸ¤ Program Impact

| ğŸ’¡ Vision                      | ğŸ› ï¸ Implementation                                 |
|-------------------------------|--------------------------------------------------|
| <img src="assets/flag2.png" width="30" alt="Indian Flag"> **National Sovereignty**   | Self-reliant chip design ecosystem               |
| ğŸ§‘â€ğŸ“ **Democratized Learning**| Free, open-source workshops by VSD              |
| ğŸ­ **Industry-Aligned**       | Direct experience with Tapeout methodology       |
| ğŸŒ **Open Collaboration**     | 3500+ designers across India                     |
| ğŸ§° **Hands-on Skills**        | RTL â†’ Layout â†’ Verification â†’ Tapeout ğŸš€        |

---

## ğŸ‘¨â€ğŸ« Mentors & Contributors

### ğŸ™ Heartfelt thanks to all the visionaries guiding this initiative:

| Name                      | Role                                  |
|---------------------------|----------------------------------------|
| ğŸ§  Dr. Rajat Moona        | Director, IIT Gandhinagar              |
| ğŸ“ Prof. Tarun Agarwal    | Faculty & Program Support              |
| ğŸ“ Prof. Joycee Mekie     | SoC Design Guidance                    |
| ğŸ”¬ Prof. Nihar R. Mohapatra | Digital Systems Mentor               |
| ğŸ§‘â€ğŸ« Prof. Madhav Pathak  | RTL/PD Education Support               |
| ğŸ”§ Samir Patel            | India Semiconductor Mission            |
| ğŸ§™â€â™‚ï¸ Mohamed Kassem      | Founder, ChipFoundry & Efabless        |

---

## ğŸ§© Ecosystem & Enablers

| Organization                       | Contribution                              |
|------------------------------------|-------------------------------------------|
| ğŸ”§ **VSD (VLSI System Design)**    | Program Platform & Hands-on Workshops     |
| ğŸŒ **RISC-V International**        | Open ISA Standardization                  |
| ğŸ¢ **India Semiconductor Mission** | National Strategy & Ecosystem Support     |
| ğŸ§ª **ChipIN Centre**               | Infrastructure & Tool Access              |
| ğŸ­ **VLSI Society of India (VSI)** | Knowledge & Industry-Academia Bridge      |
| ğŸ”— **Efabless**                    | Open MPW Tapeout Platform                 |

---

## ğŸ“¢ Call to Action

> ğŸ’¥ *"This is more than skilling. Itâ€™s nation-building."*

If you're passionate about chip design and want to shape the future of India's semiconductor story â€” this is your moment. ğŸŒŸ

- ğŸ”— [Apply for Future Cohorts](https://vsdiat.vlsisystemdesign.com/)
- ğŸ¥ [Explore VSD Courses](https://www.vlsisystemdesign.com/)
- ğŸ” [Follow RISC-V International](https://riscv.org/)

---

## ğŸ‘¨â€ğŸ’» About Me

| Field         | Info                                                  |
|---------------|-------------------------------------------------------|
| ğŸ’» **GitHub** | [KARTIKAY](https://github.com/Kartikay-W-21-22-24/) |
| ğŸ§‘â€ğŸ“ **Role** | Participant in RISC-V SoC Tapeout Program             |
| ğŸ› ï¸ **Interests** | Digital Design, SoC Architecture, RTL-to-GDS        |
| ğŸŒŸ **Goal**   | Tapeout a working silicon chip ğŸš€                    |

---

## â­ Star & Fork This Repository

If you find my journey insightful or want to follow along, consider giving this repo a â­ and feel free to fork it for your own tapeout journey!

---

<div align="center">

<img src="assets/flag2.png" width="30" alt="Indian Flag"> &nbsp;&nbsp;&nbsp;   **Jai Hind | à¤œà¤¯ à¤¹à¤¿à¤¨à¥à¤¦** &nbsp;&nbsp;&nbsp;   <img src="assets/flag2.png" width="30" alt="Indian Flag">

ğŸ§  *"From bits to chips â€” let's build silicon that builds the nation."*

</div>


</div> 




















