{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543884515164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543884515166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 20:48:34 2018 " "Processing started: Mon Dec 03 20:48:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543884515166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884515166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884515166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543884516428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543884516428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerjk-behavior " "Found design unit 1: registerjk-behavior" {  } { { "registerjk.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539012 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerjk " "Found entity 1: registerjk" {  } { { "registerjk.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contsinc-behavior " "Found design unit 1: contsinc-behavior" {  } { { "contsinc.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539022 ""} { "Info" "ISGN_ENTITY_NAME" "1 contsinc " "Found entity 1: contsinc" {  } { { "contsinc.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539059 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539062 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539132 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539148 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539159 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539168 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539168 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539221 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539252 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543884539252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543884539438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539492 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux1 PC.vhd(25) " "VHDL Signal Declaration warning at PC.vhd(25): used explicit default value for signal \"aux1\" because signal was never assigned a value" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux2 PC.vhd(26) " "VHDL Signal Declaration warning at PC.vhd(26): used explicit default value for signal \"aux2\" because signal was never assigned a value" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pin PC.vhd(37) " "VHDL Process Statement warning at PC.vhd(37): signal \"pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pout PC.vhd(34) " "VHDL Process Statement warning at PC.vhd(34): inferring latch(es) for signal or variable \"pout\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ativo PC.vhd(41) " "VHDL Process Statement warning at PC.vhd(41): inferring latch(es) for signal or variable \"ativo\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ativo PC.vhd(41) " "Inferred latch for \"ativo\" at PC.vhd(41)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[0\] PC.vhd(34) " "Inferred latch for \"pout\[0\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[1\] PC.vhd(34) " "Inferred latch for \"pout\[1\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[2\] PC.vhd(34) " "Inferred latch for \"pout\[2\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[3\] PC.vhd(34) " "Inferred latch for \"pout\[3\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[4\] PC.vhd(34) " "Inferred latch for \"pout\[4\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[5\] PC.vhd(34) " "Inferred latch for \"pout\[5\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[6\] PC.vhd(34) " "Inferred latch for \"pout\[6\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[7\] PC.vhd(34) " "Inferred latch for \"pout\[7\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[8\] PC.vhd(34) " "Inferred latch for \"pout\[8\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[9\] PC.vhd(34) " "Inferred latch for \"pout\[9\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[10\] PC.vhd(34) " "Inferred latch for \"pout\[10\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[11\] PC.vhd(34) " "Inferred latch for \"pout\[11\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[12\] PC.vhd(34) " "Inferred latch for \"pout\[12\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[13\] PC.vhd(34) " "Inferred latch for \"pout\[13\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[14\] PC.vhd(34) " "Inferred latch for \"pout\[14\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[15\] PC.vhd(34) " "Inferred latch for \"pout\[15\]\" at PC.vhd(34)" {  } { { "PC.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884539518 "|DataPath|PC:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contsinc PC:G1\|contsinc:G0 " "Elaborating entity \"contsinc\" for hierarchy \"PC:G1\|contsinc:G0\"" {  } { { "PC.vhd" "G0" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerjk PC:G1\|contsinc:G0\|registerjk:G0 " "Elaborating entity \"registerjk\" for hierarchy \"PC:G1\|contsinc:G0\|registerjk:G0\"" {  } { { "contsinc.vhd" "G0" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT PC:G1\|contsinc:G0\|QAndBIT:G2 " "Elaborating entity \"QAndBIT\" for hierarchy \"PC:G1\|contsinc:G0\|QAndBIT:G2\"" {  } { { "contsinc.vhd" "G2" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "DataPath.vhd" "G3" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "DataPath.vhd" "G4" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884539678 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ROM\[9..65535\] memoria_rom2.vhd(23) " "Using initial value X (don't care) for net \"ROM\[9..65535\]\" at memoria_rom2.vhd(23)" {  } { { "memoria_rom2.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540109 "|DataPath|memoria_ROM2:G4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "DataPath.vhd" "G5" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "DataPath.vhd" "G6" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "DataPath.vhd" "G7" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540160 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Reg BancoRegistradores.vhd(33) " "VHDL Process Statement warning at BancoRegistradores.vhd(33): inferring latch(es) for signal or variable \"Reg\", which holds its previous value in one or more paths through the process" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[0\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[0\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[1\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[1\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[2\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[2\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[3\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[3\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[4\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[4\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[5\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[5\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[6\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[6\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[7\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[7\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[8\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[8\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[9\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[9\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[10\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[10\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[11\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[11\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[12\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[12\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[13\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[13\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[14\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[14\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[15\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[7\]\[15\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[0\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[0\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[1\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[1\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[2\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[2\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[3\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[3\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[4\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[4\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[5\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[5\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[6\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[6\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[7\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[7\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[8\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[8\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[9\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[9\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[10\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[10\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[11\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[11\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[12\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[12\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[13\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[13\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[14\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[14\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[15\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[6\]\[15\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[0\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[0\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[1\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[1\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[2\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[2\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[3\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[3\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[4\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[4\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[5\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[5\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[6\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[6\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[7\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[7\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540199 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[8\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[8\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[9\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[9\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[10\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[10\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[11\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[11\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[12\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[12\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[13\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[13\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[14\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[14\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[15\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[5\]\[15\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[0\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[0\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[1\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[1\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[2\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[2\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[3\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[3\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[4\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[4\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[5\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[5\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[6\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[6\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[7\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[7\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[8\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[8\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[9\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[9\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[10\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[10\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[11\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[11\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[12\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[12\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[13\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[13\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[14\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[14\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[15\] BancoRegistradores.vhd(39) " "Inferred latch for \"Reg\[4\]\[15\]\" at BancoRegistradores.vhd(39)" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 "|DataPath|BancoRegistradores:G7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "DataPath.vhd" "G8" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "DataPath.vhd" "G9" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "DataPath.vhd" "G10" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "DataPath.vhd" "G12" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540278 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA Multiplexador2x1_16bits.vhd(18) " "VHDL Process Statement warning at Multiplexador2x1_16bits.vhd(18): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[0\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[1\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[2\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[3\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[4\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[4\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[5\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[5\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[6\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[6\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[7\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[7\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[8\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[8\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[9\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[9\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[10\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[10\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[11\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[11\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[12\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[12\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[13\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[13\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[14\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[14\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[15\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[15\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540288 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "DataPath.vhd" "G15" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "DataPath.vhd" "G16" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "DataPath.vhd" "G17" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884540348 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram memram.vhd(19) " "VHDL Process Statement warning at memram.vhd(19): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[16\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[15\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[14\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[13\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[12\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540392 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[11\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[10\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[9\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[8\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[7\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540399 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[6\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[5\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[4\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[3\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[2\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[0\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[1\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[2\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[3\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[4\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[4\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[5\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[5\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[6\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[6\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[7\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[7\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[8\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[8\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[9\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[9\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[10\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[10\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[11\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[11\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[12\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[12\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[13\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[13\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[14\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[14\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[15\] memram.vhd(19) " "Inferred latch for \"ram\[1\]\[15\]\" at memram.vhd(19)" {  } { { "memram.vhd" "" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884540403 "|DataPath|memram:G17"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Clock G5 " "Port \"Clock\" does not exist in macrofunction \"G5\"" {  } { { "DataPath.vhd" "G5" { Text "C:/Trabalhos_AOC/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 317 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543884541328 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543884541352 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543884541558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 03 20:49:01 2018 " "Processing ended: Mon Dec 03 20:49:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543884541558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543884541558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543884541558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543884541558 ""}
