{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556823795029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556823795034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 14:03:14 2019 " "Processing started: Thu May 02 14:03:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556823795034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823795034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823795035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556823795581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556823795581 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterSwitch.v " "Can't analyze file -- file RegisterSwitch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556823803283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerswitchoralu.v 1 1 " "Found 1 design units, including 1 entities, in source file registerswitchoralu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSwitchorALU " "Found entity 1: RegisterSwitchorALU" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556823803345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterSwitchorALU " "Elaborating entity \"RegisterSwitchorALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556823803447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(78) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(78): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556823803448 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(79) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(79): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556823803448 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(80) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(80): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556823803449 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(81) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(81): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556823803449 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0 RegisterSwitchorALU.v(15) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(15): inferring latch(es) for variable \"R0\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556823803450 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3 RegisterSwitchorALU.v(15) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(15): inferring latch(es) for variable \"R3\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556823803450 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2 RegisterSwitchorALU.v(15) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(15): inferring latch(es) for variable \"R2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556823803450 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1 RegisterSwitchorALU.v(15) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(15): inferring latch(es) for variable \"R1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556823803450 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R1\[0\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803450 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R1\[1\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803451 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R1\[2\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R1\[3\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R1\[4\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R2\[0\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R2\[1\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R2\[2\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R2\[3\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R2\[4\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R3\[0\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R3\[1\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803452 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R3\[2\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803453 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R3\[3\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803453 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R3\[4\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803453 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R0\[0\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803454 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R0\[1\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803454 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R0\[2\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803454 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R0\[3\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803454 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RegisterSwitchorALU.v(15) " "Inferred latch for \"R0\[4\]\" at RegisterSwitchorALU.v(15)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823803454 "|RegisterSwitchorALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "RegisterSwitchorALU.v" "Mult1" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556823803903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "RegisterSwitchorALU.v" "Mult2" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556823803903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "RegisterSwitchorALU.v" "Mult3" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556823803903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "RegisterSwitchorALU.v" "Mult0" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556823803903 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556823803903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556823803976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823803976 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556823803976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/db/mult_u9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556823804058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823804058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556823804152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556823804153 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556823804153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[0\]\$latch " "Latch R0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804429 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[1\]\$latch " "Latch R0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804429 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[2\]\$latch " "Latch R0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804429 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[3\]\$latch " "Latch R0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804430 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[4\]\$latch " "Latch R0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804430 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[0\]\$latch " "Latch R1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804430 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[1\]\$latch " "Latch R1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804430 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[2\]\$latch " "Latch R1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804430 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[3\]\$latch " "Latch R1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804430 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[4\]\$latch " "Latch R1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804431 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[0\]\$latch " "Latch R2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804431 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[1\]\$latch " "Latch R2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804431 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[2\]\$latch " "Latch R2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804431 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[3\]\$latch " "Latch R2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804432 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[4\]\$latch " "Latch R2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804432 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[0\]\$latch " "Latch R3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804432 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[1\]\$latch " "Latch R3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804432 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[2\]\$latch " "Latch R3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804433 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[3\]\$latch " "Latch R3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804433 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[4\]\$latch " "Latch R3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556823804433 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556823804433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556823804530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556823805544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556823805544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556823805842 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556823805842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556823805842 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556823805842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556823805842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556823805932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 14:03:25 2019 " "Processing ended: Thu May 02 14:03:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556823805932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556823805932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556823805932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823805932 ""}
