$date
	Thu May 14 18:13:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! s [3:0] $end
$var wire 1 " co $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module ra $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' s [3:0] $end
$var wire 1 " co $end
$var wire 4 ( c [3:0] $end
$scope module f0 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + ci $end
$var wire 1 , co $end
$var wire 1 - s $end
$upscope $end
$scope module f1 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 ci $end
$var wire 1 1 co $end
$var wire 1 2 s $end
$upscope $end
$scope module f2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 ci $end
$var wire 1 6 co $end
$var wire 1 7 s $end
$upscope $end
$scope module f3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : ci $end
$var wire 1 " co $end
$var wire 1 ; s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1;
1:
09
08
07
16
05
14
13
12
01
00
1/
0.
1-
0,
0+
0*
1)
b1000 (
b1011 '
b110 &
b101 %
b110 $
b101 #
0"
b1011 !
$end
#10
15
11
02
1;
10
1:
1,
b1110 (
16
0-
1"
b1000 !
b1000 '
07
1*
0/
19
1.
03
18
b1101 $
b1101 &
b1011 #
b1011 %
#20
05
01
12
00
b1000 (
0,
1-
07
b11 !
b11 '
0;
0*
1/
0.
13
08
b1110 $
b1110 &
b101 #
b101 %
#30
