ARM GAS  /tmp/ccHQAV00.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"main.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  25              	NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "../../Drivers/CMSIS/Include/core_cm4.h"
   1:../../Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../../Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/core_cm4.h **** 
   9:../../Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/core_cm4.h ****    *
  21:../../Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/ccHQAV00.s 			page 2


  32:../../Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/core_cm4.h **** 
  34:../../Drivers/CMSIS/Include/core_cm4.h **** 
  35:../../Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:../../Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../../Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
  40:../../Drivers/CMSIS/Include/core_cm4.h **** 
  41:../../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:../../Drivers/CMSIS/Include/core_cm4.h **** 
  44:../../Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:../../Drivers/CMSIS/Include/core_cm4.h **** 
  46:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:../../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
  49:../../Drivers/CMSIS/Include/core_cm4.h **** 
  50:../../Drivers/CMSIS/Include/core_cm4.h **** /**
  51:../../Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../../Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../../Drivers/CMSIS/Include/core_cm4.h **** 
  54:../../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../../Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../../Drivers/CMSIS/Include/core_cm4.h **** 
  57:../../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../../Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:../../Drivers/CMSIS/Include/core_cm4.h **** 
  60:../../Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../../Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:../../Drivers/CMSIS/Include/core_cm4.h ****  */
  63:../../Drivers/CMSIS/Include/core_cm4.h **** 
  64:../../Drivers/CMSIS/Include/core_cm4.h **** 
  65:../../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:../../Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:../../Drivers/CMSIS/Include/core_cm4.h **** /**
  69:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
  71:../../Drivers/CMSIS/Include/core_cm4.h ****  */
  72:../../Drivers/CMSIS/Include/core_cm4.h **** 
  73:../../Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:../../Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../../Drivers/CMSIS/Include/core_cm4.h **** 
  79:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:../../Drivers/CMSIS/Include/core_cm4.h **** 
  81:../../Drivers/CMSIS/Include/core_cm4.h **** 
  82:../../Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:../../Drivers/CMSIS/Include/core_cm4.h **** 
  87:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  /tmp/ccHQAV00.s 			page 3


  89:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:../../Drivers/CMSIS/Include/core_cm4.h **** 
  92:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:../../Drivers/CMSIS/Include/core_cm4.h **** 
  97:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:../../Drivers/CMSIS/Include/core_cm4.h **** 
 102:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:../../Drivers/CMSIS/Include/core_cm4.h **** 
 106:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:../../Drivers/CMSIS/Include/core_cm4.h **** 
 111:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 113:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:../../Drivers/CMSIS/Include/core_cm4.h **** 
 117:../../Drivers/CMSIS/Include/core_cm4.h **** #else
 118:../../Drivers/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 120:../../Drivers/CMSIS/Include/core_cm4.h **** 
 121:../../Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../../Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:../../Drivers/CMSIS/Include/core_cm4.h **** */
 124:../../Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:../../Drivers/CMSIS/Include/core_cm4.h **** 
 136:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:../../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/ccHQAV00.s 			page 4


 146:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:../../Drivers/CMSIS/Include/core_cm4.h **** 
 148:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:../../Drivers/CMSIS/Include/core_cm4.h **** 
 160:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 165:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 168:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 169:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 171:../../Drivers/CMSIS/Include/core_cm4.h **** 
 172:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 177:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 180:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 181:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 183:../../Drivers/CMSIS/Include/core_cm4.h **** 
 184:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 189:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 192:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 193:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 195:../../Drivers/CMSIS/Include/core_cm4.h **** 
 196:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:../../Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 201:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccHQAV00.s 			page 5


 203:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 204:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 205:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 207:../../Drivers/CMSIS/Include/core_cm4.h **** 
 208:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 209:../../Drivers/CMSIS/Include/core_cm4.h **** 
 210:../../Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:../../Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:../../Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:../../Drivers/CMSIS/Include/core_cm4.h **** 
 214:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:../../Drivers/CMSIS/Include/core_cm4.h **** }
 216:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 217:../../Drivers/CMSIS/Include/core_cm4.h **** 
 218:../../Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:../../Drivers/CMSIS/Include/core_cm4.h **** 
 220:../../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:../../Drivers/CMSIS/Include/core_cm4.h **** 
 222:../../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:../../Drivers/CMSIS/Include/core_cm4.h **** 
 225:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:../../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 228:../../Drivers/CMSIS/Include/core_cm4.h **** 
 229:../../Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:../../Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 235:../../Drivers/CMSIS/Include/core_cm4.h **** 
 236:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 240:../../Drivers/CMSIS/Include/core_cm4.h **** 
 241:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 245:../../Drivers/CMSIS/Include/core_cm4.h **** 
 246:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 250:../../Drivers/CMSIS/Include/core_cm4.h **** 
 251:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 255:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 256:../../Drivers/CMSIS/Include/core_cm4.h **** 
 257:../../Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 259:../../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
ARM GAS  /tmp/ccHQAV00.s 			page 6


 260:../../Drivers/CMSIS/Include/core_cm4.h **** 
 261:../../Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:../../Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:../../Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:../../Drivers/CMSIS/Include/core_cm4.h **** */
 265:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:../../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:../../Drivers/CMSIS/Include/core_cm4.h **** #else
 268:../../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 270:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:../../Drivers/CMSIS/Include/core_cm4.h **** 
 273:../../Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:../../Drivers/CMSIS/Include/core_cm4.h **** 
 278:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:../../Drivers/CMSIS/Include/core_cm4.h **** 
 280:../../Drivers/CMSIS/Include/core_cm4.h **** 
 281:../../Drivers/CMSIS/Include/core_cm4.h **** 
 282:../../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:../../Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:../../Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 286:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 294:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:../../Drivers/CMSIS/Include/core_cm4.h **** */
 297:../../Drivers/CMSIS/Include/core_cm4.h **** 
 298:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 299:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 303:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 304:../../Drivers/CMSIS/Include/core_cm4.h **** 
 305:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 306:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 308:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 309:../../Drivers/CMSIS/Include/core_cm4.h **** {
 310:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 311:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 312:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  /tmp/ccHQAV00.s 			page 7


 317:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:../../Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:../../Drivers/CMSIS/Include/core_cm4.h **** 
 324:../../Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:../../Drivers/CMSIS/Include/core_cm4.h **** 
 328:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:../../Drivers/CMSIS/Include/core_cm4.h **** 
 331:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:../../Drivers/CMSIS/Include/core_cm4.h **** 
 334:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:../../Drivers/CMSIS/Include/core_cm4.h **** 
 337:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:../../Drivers/CMSIS/Include/core_cm4.h **** 
 340:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:../../Drivers/CMSIS/Include/core_cm4.h **** 
 343:../../Drivers/CMSIS/Include/core_cm4.h **** 
 344:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 345:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 347:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 348:../../Drivers/CMSIS/Include/core_cm4.h **** {
 349:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 350:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 351:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:../../Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:../../Drivers/CMSIS/Include/core_cm4.h **** 
 357:../../Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:../../Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:../../Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:../../Drivers/CMSIS/Include/core_cm4.h **** 
 361:../../Drivers/CMSIS/Include/core_cm4.h **** 
 362:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 363:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 365:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 366:../../Drivers/CMSIS/Include/core_cm4.h **** {
 367:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 368:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 369:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
ARM GAS  /tmp/ccHQAV00.s 			page 8


 374:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:../../Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:../../Drivers/CMSIS/Include/core_cm4.h **** 
 384:../../Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:../../Drivers/CMSIS/Include/core_cm4.h **** 
 388:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:../../Drivers/CMSIS/Include/core_cm4.h **** 
 391:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:../../Drivers/CMSIS/Include/core_cm4.h **** 
 394:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:../../Drivers/CMSIS/Include/core_cm4.h **** 
 397:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:../../Drivers/CMSIS/Include/core_cm4.h **** 
 400:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:../../Drivers/CMSIS/Include/core_cm4.h **** 
 403:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:../../Drivers/CMSIS/Include/core_cm4.h **** 
 406:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:../../Drivers/CMSIS/Include/core_cm4.h **** 
 409:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:../../Drivers/CMSIS/Include/core_cm4.h **** 
 412:../../Drivers/CMSIS/Include/core_cm4.h **** 
 413:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 414:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 416:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 417:../../Drivers/CMSIS/Include/core_cm4.h **** {
 418:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 419:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 420:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:../../Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:../../Drivers/CMSIS/Include/core_cm4.h **** 
 428:../../Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
ARM GAS  /tmp/ccHQAV00.s 			page 9


 431:../../Drivers/CMSIS/Include/core_cm4.h **** 
 432:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:../../Drivers/CMSIS/Include/core_cm4.h **** 
 435:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:../../Drivers/CMSIS/Include/core_cm4.h **** 
 438:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:../../Drivers/CMSIS/Include/core_cm4.h **** 
 440:../../Drivers/CMSIS/Include/core_cm4.h **** 
 441:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 442:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 446:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 447:../../Drivers/CMSIS/Include/core_cm4.h **** 
 448:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 449:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 451:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 452:../../Drivers/CMSIS/Include/core_cm4.h **** {
 453:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:../../Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:../../Drivers/CMSIS/Include/core_cm4.h **** 
 468:../../Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:../../Drivers/CMSIS/Include/core_cm4.h **** 
 472:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:../../Drivers/CMSIS/Include/core_cm4.h **** 
 474:../../Drivers/CMSIS/Include/core_cm4.h **** 
 475:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 476:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 480:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 481:../../Drivers/CMSIS/Include/core_cm4.h **** 
 482:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 483:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 485:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 486:../../Drivers/CMSIS/Include/core_cm4.h **** {
 487:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
ARM GAS  /tmp/ccHQAV00.s 			page 10


 488:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:../../Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:../../Drivers/CMSIS/Include/core_cm4.h **** 
 510:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:../../Drivers/CMSIS/Include/core_cm4.h **** 
 514:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:../../Drivers/CMSIS/Include/core_cm4.h **** 
 517:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:../../Drivers/CMSIS/Include/core_cm4.h **** 
 520:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:../../Drivers/CMSIS/Include/core_cm4.h **** 
 523:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:../../Drivers/CMSIS/Include/core_cm4.h **** 
 526:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:../../Drivers/CMSIS/Include/core_cm4.h **** 
 530:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:../../Drivers/CMSIS/Include/core_cm4.h **** 
 533:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:../../Drivers/CMSIS/Include/core_cm4.h **** 
 536:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:../../Drivers/CMSIS/Include/core_cm4.h **** 
 539:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:../../Drivers/CMSIS/Include/core_cm4.h **** 
 542:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 11


 545:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:../../Drivers/CMSIS/Include/core_cm4.h **** 
 548:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:../../Drivers/CMSIS/Include/core_cm4.h **** 
 551:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:../../Drivers/CMSIS/Include/core_cm4.h **** 
 554:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:../../Drivers/CMSIS/Include/core_cm4.h **** 
 557:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:../../Drivers/CMSIS/Include/core_cm4.h **** 
 561:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:../../Drivers/CMSIS/Include/core_cm4.h **** 
 565:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:../../Drivers/CMSIS/Include/core_cm4.h **** 
 568:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:../../Drivers/CMSIS/Include/core_cm4.h **** 
 571:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:../../Drivers/CMSIS/Include/core_cm4.h **** 
 574:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:../../Drivers/CMSIS/Include/core_cm4.h **** 
 577:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:../../Drivers/CMSIS/Include/core_cm4.h **** 
 580:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:../../Drivers/CMSIS/Include/core_cm4.h **** 
 583:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:../../Drivers/CMSIS/Include/core_cm4.h **** 
 587:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:../../Drivers/CMSIS/Include/core_cm4.h **** 
 590:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:../../Drivers/CMSIS/Include/core_cm4.h **** 
 593:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:../../Drivers/CMSIS/Include/core_cm4.h **** 
 597:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:../../Drivers/CMSIS/Include/core_cm4.h **** 
 600:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccHQAV00.s 			page 12


 602:../../Drivers/CMSIS/Include/core_cm4.h **** 
 603:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:../../Drivers/CMSIS/Include/core_cm4.h **** 
 606:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:../../Drivers/CMSIS/Include/core_cm4.h **** 
 609:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:../../Drivers/CMSIS/Include/core_cm4.h **** 
 612:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:../../Drivers/CMSIS/Include/core_cm4.h **** 
 616:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:../../Drivers/CMSIS/Include/core_cm4.h **** 
 619:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:../../Drivers/CMSIS/Include/core_cm4.h **** 
 622:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:../../Drivers/CMSIS/Include/core_cm4.h **** 
 625:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:../../Drivers/CMSIS/Include/core_cm4.h **** 
 628:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:../../Drivers/CMSIS/Include/core_cm4.h **** 
 631:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:../../Drivers/CMSIS/Include/core_cm4.h **** 
 634:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:../../Drivers/CMSIS/Include/core_cm4.h **** 
 637:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:../../Drivers/CMSIS/Include/core_cm4.h **** 
 640:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:../../Drivers/CMSIS/Include/core_cm4.h **** 
 643:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:../../Drivers/CMSIS/Include/core_cm4.h **** 
 646:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:../../Drivers/CMSIS/Include/core_cm4.h **** 
 649:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:../../Drivers/CMSIS/Include/core_cm4.h **** 
 652:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:../../Drivers/CMSIS/Include/core_cm4.h **** 
 655:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 13


 659:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:../../Drivers/CMSIS/Include/core_cm4.h **** 
 662:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:../../Drivers/CMSIS/Include/core_cm4.h **** 
 665:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:../../Drivers/CMSIS/Include/core_cm4.h **** 
 669:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:../../Drivers/CMSIS/Include/core_cm4.h **** 
 672:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:../../Drivers/CMSIS/Include/core_cm4.h **** 
 675:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:../../Drivers/CMSIS/Include/core_cm4.h **** 
 679:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:../../Drivers/CMSIS/Include/core_cm4.h **** 
 682:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:../../Drivers/CMSIS/Include/core_cm4.h **** 
 685:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:../../Drivers/CMSIS/Include/core_cm4.h **** 
 688:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:../../Drivers/CMSIS/Include/core_cm4.h **** 
 691:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:../../Drivers/CMSIS/Include/core_cm4.h **** 
 693:../../Drivers/CMSIS/Include/core_cm4.h **** 
 694:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 695:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 700:../../Drivers/CMSIS/Include/core_cm4.h **** 
 701:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 702:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 704:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 705:../../Drivers/CMSIS/Include/core_cm4.h **** {
 706:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:../../Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:../../Drivers/CMSIS/Include/core_cm4.h **** 
 711:../../Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:../../Drivers/CMSIS/Include/core_cm4.h **** 
 715:../../Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
ARM GAS  /tmp/ccHQAV00.s 			page 14


 716:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:../../Drivers/CMSIS/Include/core_cm4.h **** 
 719:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:../../Drivers/CMSIS/Include/core_cm4.h **** 
 722:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:../../Drivers/CMSIS/Include/core_cm4.h **** 
 725:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:../../Drivers/CMSIS/Include/core_cm4.h **** 
 728:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:../../Drivers/CMSIS/Include/core_cm4.h **** 
 731:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:../../Drivers/CMSIS/Include/core_cm4.h **** 
 733:../../Drivers/CMSIS/Include/core_cm4.h **** 
 734:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 735:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 739:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 740:../../Drivers/CMSIS/Include/core_cm4.h **** 
 741:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 742:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 744:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 745:../../Drivers/CMSIS/Include/core_cm4.h **** {
 746:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:../../Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:../../Drivers/CMSIS/Include/core_cm4.h **** 
 752:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:../../Drivers/CMSIS/Include/core_cm4.h **** 
 756:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:../../Drivers/CMSIS/Include/core_cm4.h **** 
 759:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:../../Drivers/CMSIS/Include/core_cm4.h **** 
 762:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:../../Drivers/CMSIS/Include/core_cm4.h **** 
 765:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:../../Drivers/CMSIS/Include/core_cm4.h **** 
 769:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 15


 773:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:../../Drivers/CMSIS/Include/core_cm4.h **** 
 777:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:../../Drivers/CMSIS/Include/core_cm4.h **** 
 780:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:../../Drivers/CMSIS/Include/core_cm4.h **** 
 783:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:../../Drivers/CMSIS/Include/core_cm4.h **** 
 785:../../Drivers/CMSIS/Include/core_cm4.h **** 
 786:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 787:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 791:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 792:../../Drivers/CMSIS/Include/core_cm4.h **** 
 793:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 794:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 796:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 797:../../Drivers/CMSIS/Include/core_cm4.h **** {
 798:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 799:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 800:../../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:../../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:../../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:../../Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
ARM GAS  /tmp/ccHQAV00.s 			page 16


 830:../../Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:../../Drivers/CMSIS/Include/core_cm4.h **** 
 832:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:../../Drivers/CMSIS/Include/core_cm4.h **** 
 836:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:../../Drivers/CMSIS/Include/core_cm4.h **** 
 840:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:../../Drivers/CMSIS/Include/core_cm4.h **** 
 843:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:../../Drivers/CMSIS/Include/core_cm4.h **** 
 846:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:../../Drivers/CMSIS/Include/core_cm4.h **** 
 849:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:../../Drivers/CMSIS/Include/core_cm4.h **** 
 852:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:../../Drivers/CMSIS/Include/core_cm4.h **** 
 855:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:../../Drivers/CMSIS/Include/core_cm4.h **** 
 858:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:../../Drivers/CMSIS/Include/core_cm4.h **** 
 861:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:../../Drivers/CMSIS/Include/core_cm4.h **** 
 864:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:../../Drivers/CMSIS/Include/core_cm4.h **** 
 868:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:../../Drivers/CMSIS/Include/core_cm4.h **** 
 872:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:../../Drivers/CMSIS/Include/core_cm4.h **** 
 876:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../../Drivers/CMSIS/Include/core_cm4.h **** 
 880:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../../Drivers/CMSIS/Include/core_cm4.h **** 
 883:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../../Drivers/CMSIS/Include/core_cm4.h **** 
 886:../../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
ARM GAS  /tmp/ccHQAV00.s 			page 17


 887:../../Drivers/CMSIS/Include/core_cm4.h **** 
 888:../../Drivers/CMSIS/Include/core_cm4.h **** 
 889:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 890:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 895:../../Drivers/CMSIS/Include/core_cm4.h **** 
 896:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 897:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 899:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:../../Drivers/CMSIS/Include/core_cm4.h **** {
 901:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../../Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:../../Drivers/CMSIS/Include/core_cm4.h **** 
 926:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../../Drivers/CMSIS/Include/core_cm4.h **** 
 930:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../../Drivers/CMSIS/Include/core_cm4.h **** 
 933:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../../Drivers/CMSIS/Include/core_cm4.h **** 
 936:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../../Drivers/CMSIS/Include/core_cm4.h **** 
 939:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../../Drivers/CMSIS/Include/core_cm4.h **** 
 942:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  /tmp/ccHQAV00.s 			page 18


 944:../../Drivers/CMSIS/Include/core_cm4.h **** 
 945:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../../Drivers/CMSIS/Include/core_cm4.h **** 
 948:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../../Drivers/CMSIS/Include/core_cm4.h **** 
 951:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../../Drivers/CMSIS/Include/core_cm4.h **** 
 954:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../../Drivers/CMSIS/Include/core_cm4.h **** 
 957:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../../Drivers/CMSIS/Include/core_cm4.h **** 
 960:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../../Drivers/CMSIS/Include/core_cm4.h **** 
 963:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../../Drivers/CMSIS/Include/core_cm4.h **** 
 966:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../../Drivers/CMSIS/Include/core_cm4.h **** 
 969:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../../Drivers/CMSIS/Include/core_cm4.h **** 
 972:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../../Drivers/CMSIS/Include/core_cm4.h **** 
 975:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../../Drivers/CMSIS/Include/core_cm4.h **** 
 978:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../../Drivers/CMSIS/Include/core_cm4.h **** 
 981:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../../Drivers/CMSIS/Include/core_cm4.h **** 
 985:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../../Drivers/CMSIS/Include/core_cm4.h **** 
 989:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../../Drivers/CMSIS/Include/core_cm4.h **** 
 993:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../../Drivers/CMSIS/Include/core_cm4.h **** 
 997:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 19


1001:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../../Drivers/CMSIS/Include/core_cm4.h **** 
1005:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../../Drivers/CMSIS/Include/core_cm4.h **** 
1009:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../../Drivers/CMSIS/Include/core_cm4.h **** 
1012:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../../Drivers/CMSIS/Include/core_cm4.h **** 
1015:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../../Drivers/CMSIS/Include/core_cm4.h **** 
1018:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../../Drivers/CMSIS/Include/core_cm4.h **** 
1021:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../../Drivers/CMSIS/Include/core_cm4.h **** 
1024:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../../Drivers/CMSIS/Include/core_cm4.h **** 
1027:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../../Drivers/CMSIS/Include/core_cm4.h **** 
1030:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../../Drivers/CMSIS/Include/core_cm4.h **** 
1033:../../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../../Drivers/CMSIS/Include/core_cm4.h **** 
1035:../../Drivers/CMSIS/Include/core_cm4.h **** 
1036:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1037:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1042:../../Drivers/CMSIS/Include/core_cm4.h **** 
1043:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1044:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1046:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:../../Drivers/CMSIS/Include/core_cm4.h **** {
1048:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
ARM GAS  /tmp/ccHQAV00.s 			page 20


1058:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../../Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:../../Drivers/CMSIS/Include/core_cm4.h **** 
1074:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../../Drivers/CMSIS/Include/core_cm4.h **** 
1078:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../../Drivers/CMSIS/Include/core_cm4.h **** 
1082:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../../Drivers/CMSIS/Include/core_cm4.h **** 
1086:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../../Drivers/CMSIS/Include/core_cm4.h **** 
1089:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../../Drivers/CMSIS/Include/core_cm4.h **** 
1092:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../../Drivers/CMSIS/Include/core_cm4.h **** 
1095:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../../Drivers/CMSIS/Include/core_cm4.h **** 
1099:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../../Drivers/CMSIS/Include/core_cm4.h **** 
1102:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../../Drivers/CMSIS/Include/core_cm4.h **** 
1106:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../../Drivers/CMSIS/Include/core_cm4.h **** 
1110:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../../Drivers/CMSIS/Include/core_cm4.h **** 
1113:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccHQAV00.s 			page 21


1115:../../Drivers/CMSIS/Include/core_cm4.h **** 
1116:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../../Drivers/CMSIS/Include/core_cm4.h **** 
1119:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../../Drivers/CMSIS/Include/core_cm4.h **** 
1122:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../../Drivers/CMSIS/Include/core_cm4.h **** 
1125:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../../Drivers/CMSIS/Include/core_cm4.h **** 
1128:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:../../Drivers/CMSIS/Include/core_cm4.h **** 
1132:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:../../Drivers/CMSIS/Include/core_cm4.h **** 
1136:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:../../Drivers/CMSIS/Include/core_cm4.h **** 
1139:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:../../Drivers/CMSIS/Include/core_cm4.h **** 
1142:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:../../Drivers/CMSIS/Include/core_cm4.h **** 
1145:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:../../Drivers/CMSIS/Include/core_cm4.h **** 
1148:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:../../Drivers/CMSIS/Include/core_cm4.h **** 
1151:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:../../Drivers/CMSIS/Include/core_cm4.h **** 
1154:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:../../Drivers/CMSIS/Include/core_cm4.h **** 
1158:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:../../Drivers/CMSIS/Include/core_cm4.h **** 
1162:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:../../Drivers/CMSIS/Include/core_cm4.h **** 
1166:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:../../Drivers/CMSIS/Include/core_cm4.h **** 
1169:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 22


1172:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:../../Drivers/CMSIS/Include/core_cm4.h **** 
1175:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:../../Drivers/CMSIS/Include/core_cm4.h **** 
1178:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:../../Drivers/CMSIS/Include/core_cm4.h **** 
1181:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:../../Drivers/CMSIS/Include/core_cm4.h **** 
1185:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:../../Drivers/CMSIS/Include/core_cm4.h **** 
1188:../../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:../../Drivers/CMSIS/Include/core_cm4.h **** 
1190:../../Drivers/CMSIS/Include/core_cm4.h **** 
1191:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1193:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1197:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1198:../../Drivers/CMSIS/Include/core_cm4.h **** 
1199:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1200:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1202:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1203:../../Drivers/CMSIS/Include/core_cm4.h **** {
1204:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:../../Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:../../Drivers/CMSIS/Include/core_cm4.h **** 
1217:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:../../Drivers/CMSIS/Include/core_cm4.h **** 
1221:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:../../Drivers/CMSIS/Include/core_cm4.h **** 
1224:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:../../Drivers/CMSIS/Include/core_cm4.h **** 
1227:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
ARM GAS  /tmp/ccHQAV00.s 			page 23


1229:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:../../Drivers/CMSIS/Include/core_cm4.h **** 
1231:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:../../Drivers/CMSIS/Include/core_cm4.h **** 
1234:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:../../Drivers/CMSIS/Include/core_cm4.h **** 
1237:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:../../Drivers/CMSIS/Include/core_cm4.h **** 
1241:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:../../Drivers/CMSIS/Include/core_cm4.h **** 
1245:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:../../Drivers/CMSIS/Include/core_cm4.h **** 
1248:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:../../Drivers/CMSIS/Include/core_cm4.h **** 
1251:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:../../Drivers/CMSIS/Include/core_cm4.h **** 
1255:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:../../Drivers/CMSIS/Include/core_cm4.h **** 
1258:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:../../Drivers/CMSIS/Include/core_cm4.h **** 
1261:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:../../Drivers/CMSIS/Include/core_cm4.h **** 
1264:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:../../Drivers/CMSIS/Include/core_cm4.h **** 
1267:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:../../Drivers/CMSIS/Include/core_cm4.h **** 
1270:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:../../Drivers/CMSIS/Include/core_cm4.h **** 
1273:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:../../Drivers/CMSIS/Include/core_cm4.h **** 
1276:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:../../Drivers/CMSIS/Include/core_cm4.h **** 
1279:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:../../Drivers/CMSIS/Include/core_cm4.h **** 
1282:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1284:../../Drivers/CMSIS/Include/core_cm4.h **** 
1285:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 24


1286:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1288:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1292:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1293:../../Drivers/CMSIS/Include/core_cm4.h **** 
1294:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1295:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1297:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1298:../../Drivers/CMSIS/Include/core_cm4.h **** {
1299:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:../../Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:../../Drivers/CMSIS/Include/core_cm4.h **** 
1307:../../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:../../Drivers/CMSIS/Include/core_cm4.h **** 
1311:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:../../Drivers/CMSIS/Include/core_cm4.h **** 
1314:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:../../Drivers/CMSIS/Include/core_cm4.h **** 
1317:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:../../Drivers/CMSIS/Include/core_cm4.h **** 
1320:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:../../Drivers/CMSIS/Include/core_cm4.h **** 
1323:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:../../Drivers/CMSIS/Include/core_cm4.h **** 
1326:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:../../Drivers/CMSIS/Include/core_cm4.h **** 
1329:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:../../Drivers/CMSIS/Include/core_cm4.h **** 
1332:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:../../Drivers/CMSIS/Include/core_cm4.h **** 
1335:../../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:../../Drivers/CMSIS/Include/core_cm4.h **** 
1339:../../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 25


1343:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:../../Drivers/CMSIS/Include/core_cm4.h **** 
1346:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:../../Drivers/CMSIS/Include/core_cm4.h **** 
1349:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:../../Drivers/CMSIS/Include/core_cm4.h **** 
1352:../../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:../../Drivers/CMSIS/Include/core_cm4.h **** 
1356:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:../../Drivers/CMSIS/Include/core_cm4.h **** 
1359:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:../../Drivers/CMSIS/Include/core_cm4.h **** 
1362:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:../../Drivers/CMSIS/Include/core_cm4.h **** 
1365:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:../../Drivers/CMSIS/Include/core_cm4.h **** 
1368:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:../../Drivers/CMSIS/Include/core_cm4.h **** 
1371:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:../../Drivers/CMSIS/Include/core_cm4.h **** 
1374:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:../../Drivers/CMSIS/Include/core_cm4.h **** 
1377:../../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:../../Drivers/CMSIS/Include/core_cm4.h **** 
1381:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:../../Drivers/CMSIS/Include/core_cm4.h **** 
1384:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:../../Drivers/CMSIS/Include/core_cm4.h **** 
1387:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:../../Drivers/CMSIS/Include/core_cm4.h **** 
1390:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1392:../../Drivers/CMSIS/Include/core_cm4.h **** 
1393:../../Drivers/CMSIS/Include/core_cm4.h **** 
1394:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1395:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1399:../../Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccHQAV00.s 			page 26


1400:../../Drivers/CMSIS/Include/core_cm4.h **** 
1401:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1402:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1404:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1405:../../Drivers/CMSIS/Include/core_cm4.h **** {
1406:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:../../Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:../../Drivers/CMSIS/Include/core_cm4.h **** 
1412:../../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:../../Drivers/CMSIS/Include/core_cm4.h **** 
1416:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:../../Drivers/CMSIS/Include/core_cm4.h **** 
1419:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:../../Drivers/CMSIS/Include/core_cm4.h **** 
1422:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:../../Drivers/CMSIS/Include/core_cm4.h **** 
1425:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:../../Drivers/CMSIS/Include/core_cm4.h **** 
1428:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:../../Drivers/CMSIS/Include/core_cm4.h **** 
1431:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:../../Drivers/CMSIS/Include/core_cm4.h **** 
1434:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:../../Drivers/CMSIS/Include/core_cm4.h **** 
1437:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:../../Drivers/CMSIS/Include/core_cm4.h **** 
1440:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:../../Drivers/CMSIS/Include/core_cm4.h **** 
1443:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:../../Drivers/CMSIS/Include/core_cm4.h **** 
1446:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:../../Drivers/CMSIS/Include/core_cm4.h **** 
1449:../../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:../../Drivers/CMSIS/Include/core_cm4.h **** 
1453:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:../../Drivers/CMSIS/Include/core_cm4.h **** 
1456:../../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
ARM GAS  /tmp/ccHQAV00.s 			page 27


1457:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:../../Drivers/CMSIS/Include/core_cm4.h **** 
1460:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:../../Drivers/CMSIS/Include/core_cm4.h **** 
1463:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:../../Drivers/CMSIS/Include/core_cm4.h **** 
1466:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:../../Drivers/CMSIS/Include/core_cm4.h **** 
1469:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:../../Drivers/CMSIS/Include/core_cm4.h **** 
1472:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:../../Drivers/CMSIS/Include/core_cm4.h **** 
1475:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:../../Drivers/CMSIS/Include/core_cm4.h **** 
1478:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:../../Drivers/CMSIS/Include/core_cm4.h **** 
1481:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:../../Drivers/CMSIS/Include/core_cm4.h **** 
1484:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:../../Drivers/CMSIS/Include/core_cm4.h **** 
1487:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:../../Drivers/CMSIS/Include/core_cm4.h **** 
1490:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:../../Drivers/CMSIS/Include/core_cm4.h **** 
1493:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:../../Drivers/CMSIS/Include/core_cm4.h **** 
1496:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:../../Drivers/CMSIS/Include/core_cm4.h **** 
1498:../../Drivers/CMSIS/Include/core_cm4.h **** 
1499:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1500:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1504:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1505:../../Drivers/CMSIS/Include/core_cm4.h **** 
1506:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1507:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:../../Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:../../Drivers/CMSIS/Include/core_cm4.h **** */
1512:../../Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 28


1514:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1515:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:../../Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:../../Drivers/CMSIS/Include/core_cm4.h **** */
1520:../../Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:../../Drivers/CMSIS/Include/core_cm4.h **** 
1522:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:../../Drivers/CMSIS/Include/core_cm4.h **** 
1524:../../Drivers/CMSIS/Include/core_cm4.h **** 
1525:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1526:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1530:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1531:../../Drivers/CMSIS/Include/core_cm4.h **** 
1532:../../Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:../../Drivers/CMSIS/Include/core_cm4.h **** 
1542:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:../../Drivers/CMSIS/Include/core_cm4.h **** 
1551:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:../../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:../../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1555:../../Drivers/CMSIS/Include/core_cm4.h **** 
1556:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:../../Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:../../Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1560:../../Drivers/CMSIS/Include/core_cm4.h **** 
1561:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1562:../../Drivers/CMSIS/Include/core_cm4.h **** 
1563:../../Drivers/CMSIS/Include/core_cm4.h **** 
1564:../../Drivers/CMSIS/Include/core_cm4.h **** 
1565:../../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:../../Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:../../Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
ARM GAS  /tmp/ccHQAV00.s 			page 29


1571:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1574:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:../../Drivers/CMSIS/Include/core_cm4.h **** */
1576:../../Drivers/CMSIS/Include/core_cm4.h **** 
1577:../../Drivers/CMSIS/Include/core_cm4.h **** 
1578:../../Drivers/CMSIS/Include/core_cm4.h **** 
1579:../../Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1581:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1585:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1586:../../Drivers/CMSIS/Include/core_cm4.h **** 
1587:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1588:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:../../Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:../../Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:../../Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:../../Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1596:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:../../Drivers/CMSIS/Include/core_cm4.h **** {
1598:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1599:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:../../Drivers/CMSIS/Include/core_cm4.h **** 
1601:../../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:../../Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:../../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:../../Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:../../Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:../../Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:../../Drivers/CMSIS/Include/core_cm4.h **** }
1608:../../Drivers/CMSIS/Include/core_cm4.h **** 
1609:../../Drivers/CMSIS/Include/core_cm4.h **** 
1610:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1611:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:../../Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1615:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:../../Drivers/CMSIS/Include/core_cm4.h **** {
1617:../../Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:../../Drivers/CMSIS/Include/core_cm4.h **** }
1619:../../Drivers/CMSIS/Include/core_cm4.h **** 
1620:../../Drivers/CMSIS/Include/core_cm4.h **** 
1621:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1622:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
1623:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1626:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:../../Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 30


  28              		.loc 1 1627 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 0346     		mov	r3, r0
  44 0008 FB71     		strb	r3, [r7, #7]
1628:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  45              		.loc 1 1628 0
  46 000a 0849     		ldr	r1, .L2
  47 000c 97F90730 		ldrsb	r3, [r7, #7]
  48 0010 5B09     		lsrs	r3, r3, #5
  49 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  50 0014 02F01F02 		and	r2, r2, #31
  51 0018 0120     		movs	r0, #1
  52 001a 00FA02F2 		lsl	r2, r0, r2
  53 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:../../Drivers/CMSIS/Include/core_cm4.h **** }
  54              		.loc 1 1629 0
  55 0022 0C37     		adds	r7, r7, #12
  56              	.LCFI3:
  57              		.cfi_def_cfa_offset 4
  58 0024 BD46     		mov	sp, r7
  59              	.LCFI4:
  60              		.cfi_def_cfa_register 13
  61              		@ sp needed
  62 0026 5DF8047B 		ldr	r7, [sp], #4
  63              	.LCFI5:
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 002a 7047     		bx	lr
  67              	.L3:
  68              		.align	2
  69              	.L2:
  70 002c 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE108:
  74              		.section	.text.NVIC_SetPriority,"ax",%progbits
  75              		.align	2
  76              		.thumb
  77              		.thumb_func
  79              	NVIC_SetPriority:
  80              	.LFB114:
1630:../../Drivers/CMSIS/Include/core_cm4.h **** 
1631:../../Drivers/CMSIS/Include/core_cm4.h **** 
1632:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1633:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
ARM GAS  /tmp/ccHQAV00.s 			page 31


1634:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1637:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:../../Drivers/CMSIS/Include/core_cm4.h **** {
1639:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:../../Drivers/CMSIS/Include/core_cm4.h **** }
1641:../../Drivers/CMSIS/Include/core_cm4.h **** 
1642:../../Drivers/CMSIS/Include/core_cm4.h **** 
1643:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1644:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1650:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:../../Drivers/CMSIS/Include/core_cm4.h **** {
1652:../../Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:../../Drivers/CMSIS/Include/core_cm4.h **** }
1654:../../Drivers/CMSIS/Include/core_cm4.h **** 
1655:../../Drivers/CMSIS/Include/core_cm4.h **** 
1656:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1657:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1661:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:../../Drivers/CMSIS/Include/core_cm4.h **** {
1663:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:../../Drivers/CMSIS/Include/core_cm4.h **** }
1665:../../Drivers/CMSIS/Include/core_cm4.h **** 
1666:../../Drivers/CMSIS/Include/core_cm4.h **** 
1667:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1668:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1672:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:../../Drivers/CMSIS/Include/core_cm4.h **** {
1674:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:../../Drivers/CMSIS/Include/core_cm4.h **** }
1676:../../Drivers/CMSIS/Include/core_cm4.h **** 
1677:../../Drivers/CMSIS/Include/core_cm4.h **** 
1678:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1679:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1680:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1685:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:../../Drivers/CMSIS/Include/core_cm4.h **** {
1687:../../Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:../../Drivers/CMSIS/Include/core_cm4.h **** }
1689:../../Drivers/CMSIS/Include/core_cm4.h **** 
1690:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 32


1691:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1692:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:../../Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1698:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:../../Drivers/CMSIS/Include/core_cm4.h **** {
  81              		.loc 1 1699 0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 8
  84              		@ frame_needed = 1, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86 0000 80B4     		push	{r7}
  87              	.LCFI6:
  88              		.cfi_def_cfa_offset 4
  89              		.cfi_offset 7, -4
  90 0002 83B0     		sub	sp, sp, #12
  91              	.LCFI7:
  92              		.cfi_def_cfa_offset 16
  93 0004 00AF     		add	r7, sp, #0
  94              	.LCFI8:
  95              		.cfi_def_cfa_register 7
  96 0006 0346     		mov	r3, r0
  97 0008 3960     		str	r1, [r7]
  98 000a FB71     		strb	r3, [r7, #7]
1700:../../Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
  99              		.loc 1 1700 0
 100 000c 97F90730 		ldrsb	r3, [r7, #7]
 101 0010 002B     		cmp	r3, #0
 102 0012 0BDA     		bge	.L5
1701:../../Drivers/CMSIS/Include/core_cm4.h ****   {
1702:../../Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 103              		.loc 1 1702 0
 104 0014 0D49     		ldr	r1, .L7
 105 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 106 0018 03F00F03 		and	r3, r3, #15
 107 001c 043B     		subs	r3, r3, #4
 108 001e 3A68     		ldr	r2, [r7]
 109 0020 D2B2     		uxtb	r2, r2
 110 0022 1201     		lsls	r2, r2, #4
 111 0024 D2B2     		uxtb	r2, r2
 112 0026 0B44     		add	r3, r3, r1
 113 0028 1A76     		strb	r2, [r3, #24]
 114 002a 09E0     		b	.L4
 115              	.L5:
1703:../../Drivers/CMSIS/Include/core_cm4.h ****   }
1704:../../Drivers/CMSIS/Include/core_cm4.h ****   else
1705:../../Drivers/CMSIS/Include/core_cm4.h ****   {
1706:../../Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 116              		.loc 1 1706 0
 117 002c 0849     		ldr	r1, .L7+4
 118 002e 97F90730 		ldrsb	r3, [r7, #7]
 119 0032 3A68     		ldr	r2, [r7]
 120 0034 D2B2     		uxtb	r2, r2
 121 0036 1201     		lsls	r2, r2, #4
ARM GAS  /tmp/ccHQAV00.s 			page 33


 122 0038 D2B2     		uxtb	r2, r2
 123 003a 0B44     		add	r3, r3, r1
 124 003c 83F80023 		strb	r2, [r3, #768]
 125              	.L4:
1707:../../Drivers/CMSIS/Include/core_cm4.h ****   }
1708:../../Drivers/CMSIS/Include/core_cm4.h **** }
 126              		.loc 1 1708 0
 127 0040 0C37     		adds	r7, r7, #12
 128              	.LCFI9:
 129              		.cfi_def_cfa_offset 4
 130 0042 BD46     		mov	sp, r7
 131              	.LCFI10:
 132              		.cfi_def_cfa_register 13
 133              		@ sp needed
 134 0044 5DF8047B 		ldr	r7, [sp], #4
 135              	.LCFI11:
 136              		.cfi_restore 7
 137              		.cfi_def_cfa_offset 0
 138 0048 7047     		bx	lr
 139              	.L8:
 140 004a 00BF     		.align	2
 141              	.L7:
 142 004c 00ED00E0 		.word	-536810240
 143 0050 00E100E0 		.word	-536813312
 144              		.cfi_endproc
 145              	.LFE114:
 147              		.section	.text.LL_AHB1_GRP1_EnableClock,"ax",%progbits
 148              		.align	2
 149              		.thumb
 150              		.thumb_func
 152              	LL_AHB1_GRP1_EnableClock:
 153              	.LFB123:
 154              		.file 2 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @file    stm32f3xx_ll_bus.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @verbatim                
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ==============================================================================
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write 
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       from/to registers.
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       Workarounds:
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @endverbatim
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @attention
ARM GAS  /tmp/ccHQAV00.s 			page 34


  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * Redistribution and use in source and binary forms, with or without modification,
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * are permitted provided that the following conditions are met:
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      this list of conditions and the following disclaimer.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      this list of conditions and the following disclaimer in the documentation
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      and/or other materials provided with the distribution.
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      may be used to endorse or promote products derived from this software
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      without specific prior written permission.
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifndef __STM32F3xx_LL_BUS_H
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define __STM32F3xx_LL_BUS_H
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifdef __cplusplus
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** extern "C" {
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #include "stm32f3xx.h"
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @addtogroup STM32F3xx_LL_Driver
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC)
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
ARM GAS  /tmp/ccHQAV00.s 			page 35


  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DMA2)
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DMA2*/
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBENR_SRAMEN
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(FMC_Bank1)
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMC            RCC_AHBENR_FMCEN
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*FMC_Bank1*/
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOH)
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOE)
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOE*/
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOG)
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_AHBENR_ADC1EN)
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC1           RCC_AHBENR_ADC1EN
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_AHBENR_ADC1EN*/
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC1_2_COMMON)
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC12          RCC_AHBENR_ADC12EN
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC1_2_COMMON*/
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC3_4_COMMON)
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC34          RCC_AHBENR_ADC34EN
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC3_4_COMMON*/
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM3)
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM3*/
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM4)
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
ARM GAS  /tmp/ccHQAV00.s 			page 36


 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM4*/
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM5)
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM5*/
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM7)
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM7*/
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM12)
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM12*/
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM13)
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM13*/
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM14)
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM14*/
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM18)
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM18          RCC_APB1ENR_TIM18EN
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM18*/
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI2)
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI2*/
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI3)
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI3*/
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART4)
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART4*/
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART5)
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART5*/
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C2)
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C2*/
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(USB)
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*USB*/
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CAN)
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN            RCC_APB1ENR_CANEN
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CAN*/
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DAC2)
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC2           RCC_APB1ENR_DAC2EN
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DAC2*/
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DAC1EN
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CEC)
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CEC*/
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C3)
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C3*/
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 37


 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_APB2ENR_ADC1EN)
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_APB2ENR_ADC1EN*/
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM1)
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM1*/
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI1)
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI1*/
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM8)
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM8*/
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI4)
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI4*/
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM19)
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM19          RCC_APB2ENR_TIM19EN
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM19*/
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM20)
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM20*/
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(HRTIM1)
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*HRTIM1*/
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC1)
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC1         RCC_APB2ENR_SDADC1EN
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC1*/
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC2)
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC2         RCC_APB2ENR_SDADC2EN
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC2*/
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC3)
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC3         RCC_APB2ENR_SDADC3EN
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC3*/
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
ARM GAS  /tmp/ccHQAV00.s 			page 38


 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_EnableClock\n
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_EnableClock\n
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_EnableClock\n
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_EnableClock\n
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_EnableClock\n
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_EnableClock
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 155              		.loc 2 304 0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 16
 158              		@ frame_needed = 1, uses_anonymous_args = 0
 159              		@ link register save eliminated.
ARM GAS  /tmp/ccHQAV00.s 			page 39


 160 0000 80B4     		push	{r7}
 161              	.LCFI12:
 162              		.cfi_def_cfa_offset 4
 163              		.cfi_offset 7, -4
 164 0002 85B0     		sub	sp, sp, #20
 165              	.LCFI13:
 166              		.cfi_def_cfa_offset 24
 167 0004 00AF     		add	r7, sp, #0
 168              	.LCFI14:
 169              		.cfi_def_cfa_register 7
 170 0006 7860     		str	r0, [r7, #4]
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 171              		.loc 2 306 0
 172 0008 0849     		ldr	r1, .L10
 173 000a 084B     		ldr	r3, .L10
 174 000c 5A69     		ldr	r2, [r3, #20]
 175 000e 7B68     		ldr	r3, [r7, #4]
 176 0010 1343     		orrs	r3, r3, r2
 177 0012 4B61     		str	r3, [r1, #20]
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 178              		.loc 2 308 0
 179 0014 054B     		ldr	r3, .L10
 180 0016 5A69     		ldr	r2, [r3, #20]
 181 0018 7B68     		ldr	r3, [r7, #4]
 182 001a 1340     		ands	r3, r3, r2
 183 001c FB60     		str	r3, [r7, #12]
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 184              		.loc 2 309 0
 185 001e FB68     		ldr	r3, [r7, #12]
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 186              		.loc 2 310 0
 187 0020 1437     		adds	r7, r7, #20
 188              	.LCFI15:
 189              		.cfi_def_cfa_offset 4
 190 0022 BD46     		mov	sp, r7
 191              	.LCFI16:
 192              		.cfi_def_cfa_register 13
 193              		@ sp needed
 194 0024 5DF8047B 		ldr	r7, [sp], #4
 195              	.LCFI17:
 196              		.cfi_restore 7
 197              		.cfi_def_cfa_offset 0
 198 0028 7047     		bx	lr
 199              	.L11:
 200 002a 00BF     		.align	2
 201              	.L10:
 202 002c 00100240 		.word	1073876992
 203              		.cfi_endproc
 204              	.LFE123:
 206              		.section	.text.LL_APB1_GRP1_EnableClock,"ax",%progbits
 207              		.align	2
 208              		.thumb
 209              		.thumb_func
 211              	LL_APB1_GRP1_EnableClock:
 212              	.LFB128:
ARM GAS  /tmp/ccHQAV00.s 			page 40


 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_IsEnabledClock\n
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_IsEnabledClock\n
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_IsEnabledClock\n
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_IsEnabledClock\n
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_IsEnabledClock
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->AHBENR, Periphs) == Periphs);
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_DisableClock\n
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_DisableClock\n
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
ARM GAS  /tmp/ccHQAV00.s 			page 41


 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_DisableClock\n
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_DisableClock\n
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_DisableClock\n
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_DisableClock
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ForceReset\n
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ForceReset\n
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ForceReset\n
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ForceReset
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
ARM GAS  /tmp/ccHQAV00.s 			page 42


 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ReleaseReset\n
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ReleaseReset\n
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ReleaseReset\n
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ReleaseReset
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
ARM GAS  /tmp/ccHQAV00.s 			page 43


 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_EnableClock\n
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_EnableClock\n
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_EnableClock\n
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_EnableClock\n
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_EnableClock\n
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_EnableClock\n
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_EnableClock\n
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_EnableClock\n
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_EnableClock
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
ARM GAS  /tmp/ccHQAV00.s 			page 44


 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 213              		.loc 2 554 0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 16
 216              		@ frame_needed = 1, uses_anonymous_args = 0
 217              		@ link register save eliminated.
 218 0000 80B4     		push	{r7}
 219              	.LCFI18:
 220              		.cfi_def_cfa_offset 4
 221              		.cfi_offset 7, -4
 222 0002 85B0     		sub	sp, sp, #20
 223              	.LCFI19:
 224              		.cfi_def_cfa_offset 24
 225 0004 00AF     		add	r7, sp, #0
 226              	.LCFI20:
 227              		.cfi_def_cfa_register 7
 228 0006 7860     		str	r0, [r7, #4]
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 229              		.loc 2 556 0
 230 0008 0849     		ldr	r1, .L13
 231 000a 084B     		ldr	r3, .L13
 232 000c DA69     		ldr	r2, [r3, #28]
 233 000e 7B68     		ldr	r3, [r7, #4]
 234 0010 1343     		orrs	r3, r3, r2
 235 0012 CB61     		str	r3, [r1, #28]
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 236              		.loc 2 558 0
 237 0014 054B     		ldr	r3, .L13
 238 0016 DA69     		ldr	r2, [r3, #28]
 239 0018 7B68     		ldr	r3, [r7, #4]
 240 001a 1340     		ands	r3, r3, r2
 241 001c FB60     		str	r3, [r7, #12]
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 242              		.loc 2 559 0
 243 001e FB68     		ldr	r3, [r7, #12]
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 244              		.loc 2 560 0
 245 0020 1437     		adds	r7, r7, #20
 246              	.LCFI21:
 247              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccHQAV00.s 			page 45


 248 0022 BD46     		mov	sp, r7
 249              	.LCFI22:
 250              		.cfi_def_cfa_register 13
 251              		@ sp needed
 252 0024 5DF8047B 		ldr	r7, [sp], #4
 253              	.LCFI23:
 254              		.cfi_restore 7
 255              		.cfi_def_cfa_offset 0
 256 0028 7047     		bx	lr
 257              	.L14:
 258 002a 00BF     		.align	2
 259              	.L13:
 260 002c 00100240 		.word	1073876992
 261              		.cfi_endproc
 262              	.LFE128:
 264              		.section	.text.LL_APB2_GRP1_EnableClock,"ax",%progbits
 265              		.align	2
 266              		.thumb
 267              		.thumb_func
 269              	LL_APB2_GRP1_EnableClock:
 270              	.LFB133:
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_IsEnabledClock\n
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_IsEnabledClock\n
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_IsEnabledClock\n
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_IsEnabledClock\n
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_IsEnabledClock
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
ARM GAS  /tmp/ccHQAV00.s 			page 46


 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_DisableClock\n
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_DisableClock\n
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_DisableClock\n
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_DisableClock\n
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock\n
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_DisableClock\n
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_DisableClock\n
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_DisableClock\n
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_DisableClock\n
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_DisableClock
ARM GAS  /tmp/ccHQAV00.s 			page 47


 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ForceReset\n
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ForceReset\n
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ForceReset\n
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ForceReset\n
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset\n
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccHQAV00.s 			page 48


 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ForceReset\n
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ForceReset\n
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ForceReset\n
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ForceReset\n
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ForceReset
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ReleaseReset\n
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ReleaseReset\n
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ReleaseReset\n
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ReleaseReset\n
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccHQAV00.s 			page 49


 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ReleaseReset\n
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ReleaseReset\n
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ReleaseReset\n
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ReleaseReset\n
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ReleaseReset
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
ARM GAS  /tmp/ccHQAV00.s 			page 50


 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM19EN       LL_APB2_GRP1_EnableClock\n
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock\n
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC1EN      LL_APB2_GRP1_EnableClock\n
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC2EN      LL_APB2_GRP1_EnableClock\n
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC3EN      LL_APB2_GRP1_EnableClock
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1 (*)
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1 (*)
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1 (*)
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM19 (*)
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC1 (*)
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC2 (*)
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC3 (*)
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 271              		.loc 2 868 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 16
 274              		@ frame_needed = 1, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276 0000 80B4     		push	{r7}
 277              	.LCFI24:
 278              		.cfi_def_cfa_offset 4
 279              		.cfi_offset 7, -4
 280 0002 85B0     		sub	sp, sp, #20
 281              	.LCFI25:
 282              		.cfi_def_cfa_offset 24
 283 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccHQAV00.s 			page 51


 284              	.LCFI26:
 285              		.cfi_def_cfa_register 7
 286 0006 7860     		str	r0, [r7, #4]
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 287              		.loc 2 870 0
 288 0008 0849     		ldr	r1, .L16
 289 000a 084B     		ldr	r3, .L16
 290 000c 9A69     		ldr	r2, [r3, #24]
 291 000e 7B68     		ldr	r3, [r7, #4]
 292 0010 1343     		orrs	r3, r3, r2
 293 0012 8B61     		str	r3, [r1, #24]
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 294              		.loc 2 872 0
 295 0014 054B     		ldr	r3, .L16
 296 0016 9A69     		ldr	r2, [r3, #24]
 297 0018 7B68     		ldr	r3, [r7, #4]
 298 001a 1340     		ands	r3, r3, r2
 299 001c FB60     		str	r3, [r7, #12]
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 300              		.loc 2 873 0
 301 001e FB68     		ldr	r3, [r7, #12]
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 302              		.loc 2 874 0
 303 0020 1437     		adds	r7, r7, #20
 304              	.LCFI27:
 305              		.cfi_def_cfa_offset 4
 306 0022 BD46     		mov	sp, r7
 307              	.LCFI28:
 308              		.cfi_def_cfa_register 13
 309              		@ sp needed
 310 0024 5DF8047B 		ldr	r7, [sp], #4
 311              	.LCFI29:
 312              		.cfi_restore 7
 313              		.cfi_def_cfa_offset 0
 314 0028 7047     		bx	lr
 315              	.L17:
 316 002a 00BF     		.align	2
 317              	.L16:
 318 002c 00100240 		.word	1073876992
 319              		.cfi_endproc
 320              	.LFE133:
 322              		.section	.text.LL_RCC_HSI_Enable,"ax",%progbits
 323              		.align	2
 324              		.thumb
 325              		.thumb_func
 327              	LL_RCC_HSI_Enable:
 328              	.LFB145:
 329              		.file 3 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @file    stm32f3xx_ll_rcc.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @attention
ARM GAS  /tmp/ccHQAV00.s 			page 52


   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifndef __STM32F3xx_LL_RCC_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __STM32F3xx_LL_RCC_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC)
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HPRE       (uint32_t)POSITION_VAL(RCC_CFGR_HPRE)     /*!< field position in re
ARM GAS  /tmp/ccHQAV00.s 			page 53


  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE1      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE1)    /*!< field position in re
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE2      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE2)    /*!< field position in re
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSICAL     (uint32_t)POSITION_VAL(RCC_CR_HSICAL)     /*!< field position in re
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM    (uint32_t)POSITION_VAL(RCC_CR_HSITRIM)    /*!< field position in re
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL     (uint32_t)POSITION_VAL(RCC_CFGR_PLLMUL)   /*!< field position in re
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART1SW   (uint32_t)0U                              /*!< field position in re
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART2SW   (uint32_t)16U                             /*!< field position in re
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART3SW   (uint32_t)18U                             /*!< field position in re
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM1SW     (uint32_t)8U                              /*!< field position in re
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM8SW     (uint32_t)9U                              /*!< field position in re
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM15SW    (uint32_t)10U                             /*!< field position in re
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM16SW    (uint32_t)11U                             /*!< field position in re
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM17SW    (uint32_t)13U                             /*!< field position in re
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM20SW    (uint32_t)15U                             /*!< field position in re
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM2SW     (uint32_t)24U                             /*!< field position in re
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM34SW    (uint32_t)25U                             /*!< field position in re
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** typedef struct
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccHQAV00.s 			page 54


 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *           HW set-up.
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSE_VALUE */
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSI_VALUE    8000000U  /*!< Value of the HSI oscillator in Hz */
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSI_VALUE */
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSE_VALUE */
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSI_VALUE    32000U    /*!< Value of the LSI oscillator in Hz */
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSI_VALUE */
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CFGR_MCOF                  RCC_CFGR_MCOF     /*!< MCO flag */
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
ARM GAS  /tmp/ccHQAV00.s 			page 55


 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       /*!< Clock Security System Interrupt f
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF)
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF             RCC_CSR_V18PWRRSTF      /*!< Reset flag of the 1.8 V doma
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV   /*!< Xtal mode higher driving capabili
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccHQAV00.s 			page 56


 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     /*!< PLL clock divided by 2
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL 
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccHQAV00.s 			page 57


 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2   /*!< MCO Clock divided by 2 */
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4   /*!< MCO Clock divided by 4 */
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8   /*!< MCO Clock divided by 8 */
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16  /*!< MCO Clock divided by 16 */
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32                 RCC_CFGR_MCOPRE_DIV32  /*!< MCO Clock divided by 32 */
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64                 RCC_CFGR_MCOPRE_DIV64  /*!< MCO Clock divided by 64 */
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128                RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART1SW_PCLK1)
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_USART1SW_PCLK1*/
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 58


 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART4_CLKSOURCE Peripheral UART clock source selection
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_P
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_S
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_L
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_H
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_P
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_S
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_L
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_H
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_HS
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_SY
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_HS
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_SY
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_HS
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_SY
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE Peripheral I2S clock source selection
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK      RCC_CFGR_I2SSRC_SYSCLK /*!< System clock selected as I2S c
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN         RCC_CFGR_I2SSRC_EXT    /*!< External clock selected as I2S
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM1_CLKSOURCE Peripheral TIM clock source selection
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
ARM GAS  /tmp/ccHQAV00.s 			page 59


 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PCLK1      (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PCLK1     (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1_CLKSOURCE Peripheral HRTIM1 clock source selection
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PCLK2    RCC_CFGR3_HRTIM1SW_PCLK2 /*!< PCLK2 used as  HRTIM1 clock 
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PLL      RCC_CFGR3_HRTIM1SW_PLL   /*!< PLL clock used as  HRTIM1 cl
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244  RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 s
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE         RCC_CFGR3_CECSW_LSE        /*!< LSE clock selected as HDMI
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccHQAV00.s 			page 60


 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL         RCC_CFGR_USBPRE_DIV1    /*!< USB prescaler is PLL clock di
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 RCC_CFGR_USBPRE_DIV1_5  /*!< USB prescaler is PLL clock di
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2      /*!< ADC prescaler PCLK divided 
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4      /*!< ADC prescaler PCLK divided 
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6      /*!< ADC prescaler PCLK divided 
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8      /*!< ADC prescaler PCLK divided 
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC1_CLKSOURCE Peripheral ADC clock source selection
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_HCLK          RCC_CFGR2_ADC1PRES_NO     /*!< ADC1 clock disabled, ADC1 c
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_1     RCC_CFGR2_ADC1PRES_DIV1   /*!< ADC1 PLL clock divided by 1
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_2     RCC_CFGR2_ADC1PRES_DIV2   /*!< ADC1 PLL clock divided by 2
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_4     RCC_CFGR2_ADC1PRES_DIV4   /*!< ADC1 PLL clock divided by 4
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_6     RCC_CFGR2_ADC1PRES_DIV6   /*!< ADC1 PLL clock divided by 6
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_8     RCC_CFGR2_ADC1PRES_DIV8   /*!< ADC1 PLL clock divided by 8
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_10    RCC_CFGR2_ADC1PRES_DIV10  /*!< ADC1 PLL clock divided by 1
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_12    RCC_CFGR2_ADC1PRES_DIV12  /*!< ADC1 PLL clock divided by 1
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_16    RCC_CFGR2_ADC1PRES_DIV16  /*!< ADC1 PLL clock divided by 1
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_32    RCC_CFGR2_ADC1PRES_DIV32  /*!< ADC1 PLL clock divided by 3
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_64    RCC_CFGR2_ADC1PRES_DIV64  /*!< ADC1 PLL clock divided by 6
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_128   RCC_CFGR2_ADC1PRES_DIV128 /*!< ADC1 PLL clock divided by 1
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_256   RCC_CFGR2_ADC1PRES_DIV256 /*!< ADC1 PLL clock divided by 2
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE12) && defined(RCC_CFGR2_ADCPRE34)
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC12 clock source selection
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
ARM GAS  /tmp/ccHQAV00.s 			page 61


 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC34_CLKSOURCE Peripheral ADC34 clock source selection
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC clock source selection
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         RCC_CFGR2_ADCPRE12_NO     /*!< ADC12 clock disabled, ADC12
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    RCC_CFGR2_ADCPRE12_DIV1   /*!< ADC12 PLL clock divided by 
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    RCC_CFGR2_ADCPRE12_DIV2   /*!< ADC12 PLL clock divided by 
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    RCC_CFGR2_ADCPRE12_DIV4   /*!< ADC12 PLL clock divided by 
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    RCC_CFGR2_ADCPRE12_DIV6   /*!< ADC12 PLL clock divided by 
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    RCC_CFGR2_ADCPRE12_DIV8   /*!< ADC12 PLL clock divided by 
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   RCC_CFGR2_ADCPRE12_DIV10  /*!< ADC12 PLL clock divided by 
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   RCC_CFGR2_ADCPRE12_DIV12  /*!< ADC12 PLL clock divided by 
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   RCC_CFGR2_ADCPRE12_DIV16  /*!< ADC12 PLL clock divided by 
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   RCC_CFGR2_ADCPRE12_DIV32  /*!< ADC12 PLL clock divided by 
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   RCC_CFGR2_ADCPRE12_DIV64  /*!< ADC12 PLL clock divided by 
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  RCC_CFGR2_ADCPRE12_DIV128 /*!< ADC12 PLL clock divided by 
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  RCC_CFGR2_ADCPRE12_DIV256 /*!< ADC12 PLL clock divided by 
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE12 && RCC_CFGR2_ADCPRE34 */
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC_CLKSOURCE_SYSCLK Peripheral SDADC clock source selection
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_1    RCC_CFGR_SDPRE_DIV1   /*!< SDADC CLK not divided */
ARM GAS  /tmp/ccHQAV00.s 			page 62


 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_2    RCC_CFGR_SDPRE_DIV2   /*!< SDADC CLK divided by 2 */
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_4    RCC_CFGR_SDPRE_DIV4   /*!< SDADC CLK divided by 4 */
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_6    RCC_CFGR_SDPRE_DIV6   /*!< SDADC CLK divided by 6 */
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_8    RCC_CFGR_SDPRE_DIV8   /*!< SDADC CLK divided by 8 */
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_10   RCC_CFGR_SDPRE_DIV10  /*!< SDADC CLK divided by 10 */
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_12   RCC_CFGR_SDPRE_DIV12  /*!< SDADC CLK divided by 12 */
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_14   RCC_CFGR_SDPRE_DIV14  /*!< SDADC CLK divided by 14 */
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_16   RCC_CFGR_SDPRE_DIV16  /*!< SDADC CLK divided by 16 */
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_20   RCC_CFGR_SDPRE_DIV20  /*!< SDADC CLK divided by 20 */
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_24   RCC_CFGR_SDPRE_DIV24  /*!< SDADC CLK divided by 24 */
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_28   RCC_CFGR_SDPRE_DIV28  /*!< SDADC CLK divided by 28 */
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_32   RCC_CFGR_SDPRE_DIV32  /*!< SDADC CLK divided by 32 */
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_36   RCC_CFGR_SDPRE_DIV36  /*!< SDADC CLK divided by 36 */
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_40   RCC_CFGR_SDPRE_DIV40  /*!< SDADC CLK divided by 40 */
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_44   RCC_CFGR_SDPRE_DIV44  /*!< SDADC CLK divided by 44 */
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_48   RCC_CFGR_SDPRE_DIV48  /*!< SDADC CLK divided by 48 */
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART Peripheral USART get clock source
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE          RCC_POSITION_USART1SW /*!< USART1 Clock source selection *
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE          RCC_POSITION_USART2SW /*!< USART2 Clock source selection *
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE          RCC_POSITION_USART3SW /*!< USART3 Clock source selection *
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART Peripheral UART get clock source
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE           RCC_CFGR3_UART4SW /*!< UART4 Clock source selection */
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE           RCC_CFGR3_UART5SW /*!< UART5 Clock source selection */
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C Peripheral I2C get clock source
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE            RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE            RCC_CFGR3_I2C2SW /*!< I2C2 Clock source selection */
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE            RCC_CFGR3_I2C3SW /*!< I2C3 Clock source selection */
ARM GAS  /tmp/ccHQAV00.s 			page 63


 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S Peripheral I2S get clock source
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE             RCC_CFGR_I2SSRC       /*!< I2S Clock source selection */
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM TIMx Peripheral TIM get clock source
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE            (RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW)  /*!< TIM1 Clo
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE            (RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW)  /*!< TIM2 Clo
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE            (RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW)  /*!< TIM8 Clo
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE           (RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) /*!< TIM15 Cl
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE           (RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) /*!< TIM16 Cl
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE           (RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) /*!< TIM17 Cl
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE           (RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) /*!< TIM20 Cl
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE           (RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) /*!< TIM3/4 C
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1 Peripheral HRTIM1 get clock source
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE          RCC_CFGR3_HRTIM1SW /*!< HRTIM1 Clock source selection */
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 64


 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE             RCC_CFGR3_CECSW /*!< CEC Clock source selection */
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE             RCC_CFGR_USBPRE /*!< USB Clock source selection */
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE             RCC_CFGR_ADCPRE /*!< ADC Clock source selection */
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADCXX Peripheral ADC get clock source
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES)
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSOURCE            RCC_CFGR2_ADC1PRES /*!< ADC1 Clock source selection */
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE           RCC_CFGR2_ADCPRE12 /*!< ADC12 Clock source selection */
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSOURCE           RCC_CFGR2_ADCPRE34 /*!< ADC34 Clock source selection */
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADC1PRES*/
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC Peripheral SDADC get clock source
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccHQAV00.s 			page 65


 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSOURCE           RCC_CFGR_SDPRE  /*!< SDADC Clock source selection */
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMUL2  /*!< PLL input clock*2 */
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock*3 */
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock*4 */
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMUL5  /*!< PLL input clock*5 */
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock*6 */
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMUL7  /*!< PLL input clock*7 */
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock*8 */
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMUL9  /*!< PLL input clock*9 */
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMUL10  /*!< PLL input clock*10 */
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMUL11  /*!< PLL input clock*11 */
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12  /*!< PLL input clock*12 */
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMUL13  /*!< PLL input clock*13 */
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMUL14  /*!< PLL input clock*14 */
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMUL15  /*!< PLL input clock*15 */
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16  /*!< PLL input clock*16 */
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE_PREDIV                    /*!< HSE/P
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI_PREDIV                    /*!< HSI/P
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2         RCC_CFGR_PLLSRC_HSI_DIV2                      /*!< HSI c
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1)    
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2)    
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3)    
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4)    
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5)    
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6)    
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7)    
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8)    
ARM GAS  /tmp/ccHQAV00.s 			page 66


 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9)    
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10)   
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11)   
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12)   
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13)   
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14)   
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15)   
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16)   
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV_DIV1   /*!< PREDIV input clock not divi
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV_DIV2   /*!< PREDIV input clock divided 
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV_DIV3   /*!< PREDIV input clock divided 
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV_DIV4   /*!< PREDIV input clock divided 
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV_DIV5   /*!< PREDIV input clock divided 
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV_DIV6   /*!< PREDIV input clock divided 
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV_DIV7   /*!< PREDIV input clock divided 
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV_DIV8   /*!< PREDIV input clock divided 
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV_DIV9   /*!< PREDIV input clock divided 
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV_DIV10  /*!< PREDIV input clock divided 
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV_DIV11  /*!< PREDIV input clock divided 
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV_DIV12  /*!< PREDIV input clock divided 
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV_DIV13  /*!< PREDIV input clock divided 
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV_DIV14  /*!< PREDIV input clock divided 
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV_DIV15  /*!< PREDIV input clock divided 
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV_DIV16  /*!< PREDIV input clock divided 
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 67


 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Register value
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator()
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *             , @ref LL_RCC_PLL_GetPrediv());
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLPREDIV__ This parameter can be one of the following values:
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC
ARM GAS  /tmp/ccHQAV00.s 			page 68


 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2)
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U))
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
ARM GAS  /tmp/ccHQAV00.s 			page 69


 977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable the Clock Security System.
1025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled in HSE is ready (only by hardware)
1026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_DisableCSS
1027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)
1030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
1032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 70


1034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
1036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
1037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
1040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
1042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
1046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
1047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
1050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
1052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
1082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccHQAV00.s 			page 71


1091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 330              		.loc 3 1098 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 1, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 80B4     		push	{r7}
 336              	.LCFI30:
 337              		.cfi_def_cfa_offset 4
 338              		.cfi_offset 7, -4
 339 0002 00AF     		add	r7, sp, #0
 340              	.LCFI31:
 341              		.cfi_def_cfa_register 7
1099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 342              		.loc 3 1099 0
 343 0004 044A     		ldr	r2, .L19
 344 0006 044B     		ldr	r3, .L19
 345 0008 1B68     		ldr	r3, [r3]
 346 000a 43F00103 		orr	r3, r3, #1
 347 000e 1360     		str	r3, [r2]
1100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 348              		.loc 3 1100 0
 349 0010 BD46     		mov	sp, r7
 350              	.LCFI32:
 351              		.cfi_def_cfa_register 13
 352              		@ sp needed
 353 0012 5DF8047B 		ldr	r7, [sp], #4
 354              	.LCFI33:
 355              		.cfi_restore 7
 356              		.cfi_def_cfa_offset 0
 357 0016 7047     		bx	lr
 358              	.L20:
 359              		.align	2
 360              	.L19:
 361 0018 00100240 		.word	1073876992
 362              		.cfi_endproc
 363              	.LFE145:
 365              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 366              		.align	2
 367              		.thumb
 368              		.thumb_func
 370              	LL_RCC_HSI_IsReady:
 371              	.LFB147:
1101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
ARM GAS  /tmp/ccHQAV00.s 			page 72


1108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 372              		.loc 3 1118 0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 1, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 377 0000 80B4     		push	{r7}
 378              	.LCFI34:
 379              		.cfi_def_cfa_offset 4
 380              		.cfi_offset 7, -4
 381 0002 00AF     		add	r7, sp, #0
 382              	.LCFI35:
 383              		.cfi_def_cfa_register 7
1119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 384              		.loc 3 1119 0
 385 0004 064B     		ldr	r3, .L23
 386 0006 1B68     		ldr	r3, [r3]
 387 0008 03F00203 		and	r3, r3, #2
 388 000c 002B     		cmp	r3, #0
 389 000e 14BF     		ite	ne
 390 0010 0123     		movne	r3, #1
 391 0012 0023     		moveq	r3, #0
 392 0014 DBB2     		uxtb	r3, r3
1120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 393              		.loc 3 1120 0
 394 0016 1846     		mov	r0, r3
 395 0018 BD46     		mov	sp, r7
 396              	.LCFI36:
 397              		.cfi_def_cfa_register 13
 398              		@ sp needed
 399 001a 5DF8047B 		ldr	r7, [sp], #4
 400              	.LCFI37:
 401              		.cfi_restore 7
 402              		.cfi_def_cfa_offset 0
 403 001e 7047     		bx	lr
 404              	.L24:
 405              		.align	2
 406              	.L23:
 407 0020 00100240 		.word	1073876992
 408              		.cfi_endproc
 409              	.LFE147:
 411              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 412              		.align	2
 413              		.thumb
 414              		.thumb_func
 416              	LL_RCC_SetSysClkSource:
 417              	.LFB161:
ARM GAS  /tmp/ccHQAV00.s 			page 73


1121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
1127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
1132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
1141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
1146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
1152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
1156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
ARM GAS  /tmp/ccHQAV00.s 			page 74


1178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 75


1235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
1244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
1282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 76


1292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure the system clock source
1294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 418              		.loc 3 1302 0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 8
 421              		@ frame_needed = 1, uses_anonymous_args = 0
 422              		@ link register save eliminated.
 423 0000 80B4     		push	{r7}
 424              	.LCFI38:
 425              		.cfi_def_cfa_offset 4
 426              		.cfi_offset 7, -4
 427 0002 83B0     		sub	sp, sp, #12
 428              	.LCFI39:
 429              		.cfi_def_cfa_offset 16
 430 0004 00AF     		add	r7, sp, #0
 431              	.LCFI40:
 432              		.cfi_def_cfa_register 7
 433 0006 7860     		str	r0, [r7, #4]
1303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 434              		.loc 3 1303 0
 435 0008 0649     		ldr	r1, .L26
 436 000a 064B     		ldr	r3, .L26
 437 000c 5B68     		ldr	r3, [r3, #4]
 438 000e 23F00302 		bic	r2, r3, #3
 439 0012 7B68     		ldr	r3, [r7, #4]
 440 0014 1343     		orrs	r3, r3, r2
 441 0016 4B60     		str	r3, [r1, #4]
1304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 442              		.loc 3 1304 0
 443 0018 0C37     		adds	r7, r7, #12
 444              	.LCFI41:
 445              		.cfi_def_cfa_offset 4
 446 001a BD46     		mov	sp, r7
 447              	.LCFI42:
 448              		.cfi_def_cfa_register 13
 449              		@ sp needed
 450 001c 5DF8047B 		ldr	r7, [sp], #4
 451              	.LCFI43:
 452              		.cfi_restore 7
 453              		.cfi_def_cfa_offset 0
 454 0020 7047     		bx	lr
 455              	.L27:
 456 0022 00BF     		.align	2
 457              	.L26:
 458 0024 00100240 		.word	1073876992
 459              		.cfi_endproc
 460              	.LFE161:
 462              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
ARM GAS  /tmp/ccHQAV00.s 			page 77


 463              		.align	2
 464              		.thumb
 465              		.thumb_func
 467              	LL_RCC_GetSysClkSource:
 468              	.LFB162:
1305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get the system clock source
1308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 469              		.loc 3 1315 0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 1, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 474 0000 80B4     		push	{r7}
 475              	.LCFI44:
 476              		.cfi_def_cfa_offset 4
 477              		.cfi_offset 7, -4
 478 0002 00AF     		add	r7, sp, #0
 479              	.LCFI45:
 480              		.cfi_def_cfa_register 7
1316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 481              		.loc 3 1316 0
 482 0004 044B     		ldr	r3, .L30
 483 0006 5B68     		ldr	r3, [r3, #4]
 484 0008 03F00C03 		and	r3, r3, #12
1317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 485              		.loc 3 1317 0
 486 000c 1846     		mov	r0, r3
 487 000e BD46     		mov	sp, r7
 488              	.LCFI46:
 489              		.cfi_def_cfa_register 13
 490              		@ sp needed
 491 0010 5DF8047B 		ldr	r7, [sp], #4
 492              	.LCFI47:
 493              		.cfi_restore 7
 494              		.cfi_def_cfa_offset 0
 495 0014 7047     		bx	lr
 496              	.L31:
 497 0016 00BF     		.align	2
 498              	.L30:
 499 0018 00100240 		.word	1073876992
 500              		.cfi_endproc
 501              	.LFE162:
 503              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 504              		.align	2
 505              		.thumb
 506              		.thumb_func
 508              	LL_RCC_SetAHBPrescaler:
 509              	.LFB163:
ARM GAS  /tmp/ccHQAV00.s 			page 78


1318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 510              		.loc 3 1335 0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 8
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515 0000 80B4     		push	{r7}
 516              	.LCFI48:
 517              		.cfi_def_cfa_offset 4
 518              		.cfi_offset 7, -4
 519 0002 83B0     		sub	sp, sp, #12
 520              	.LCFI49:
 521              		.cfi_def_cfa_offset 16
 522 0004 00AF     		add	r7, sp, #0
 523              	.LCFI50:
 524              		.cfi_def_cfa_register 7
 525 0006 7860     		str	r0, [r7, #4]
1336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 526              		.loc 3 1336 0
 527 0008 0649     		ldr	r1, .L33
 528 000a 064B     		ldr	r3, .L33
 529 000c 5B68     		ldr	r3, [r3, #4]
 530 000e 23F0F002 		bic	r2, r3, #240
 531 0012 7B68     		ldr	r3, [r7, #4]
 532 0014 1343     		orrs	r3, r3, r2
 533 0016 4B60     		str	r3, [r1, #4]
1337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 534              		.loc 3 1337 0
 535 0018 0C37     		adds	r7, r7, #12
 536              	.LCFI51:
 537              		.cfi_def_cfa_offset 4
 538 001a BD46     		mov	sp, r7
 539              	.LCFI52:
 540              		.cfi_def_cfa_register 13
 541              		@ sp needed
 542 001c 5DF8047B 		ldr	r7, [sp], #4
 543              	.LCFI53:
 544              		.cfi_restore 7
 545              		.cfi_def_cfa_offset 0
 546 0020 7047     		bx	lr
ARM GAS  /tmp/ccHQAV00.s 			page 79


 547              	.L34:
 548 0022 00BF     		.align	2
 549              	.L33:
 550 0024 00100240 		.word	1073876992
 551              		.cfi_endproc
 552              	.LFE163:
 554              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 555              		.align	2
 556              		.thumb
 557              		.thumb_func
 559              	LL_RCC_SetAPB1Prescaler:
 560              	.LFB164:
1338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 561              		.loc 3 1351 0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 8
 564              		@ frame_needed = 1, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566 0000 80B4     		push	{r7}
 567              	.LCFI54:
 568              		.cfi_def_cfa_offset 4
 569              		.cfi_offset 7, -4
 570 0002 83B0     		sub	sp, sp, #12
 571              	.LCFI55:
 572              		.cfi_def_cfa_offset 16
 573 0004 00AF     		add	r7, sp, #0
 574              	.LCFI56:
 575              		.cfi_def_cfa_register 7
 576 0006 7860     		str	r0, [r7, #4]
1352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 577              		.loc 3 1352 0
 578 0008 0649     		ldr	r1, .L36
 579 000a 064B     		ldr	r3, .L36
 580 000c 5B68     		ldr	r3, [r3, #4]
 581 000e 23F4E062 		bic	r2, r3, #1792
 582 0012 7B68     		ldr	r3, [r7, #4]
 583 0014 1343     		orrs	r3, r3, r2
 584 0016 4B60     		str	r3, [r1, #4]
1353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 585              		.loc 3 1353 0
 586 0018 0C37     		adds	r7, r7, #12
 587              	.LCFI57:
 588              		.cfi_def_cfa_offset 4
 589 001a BD46     		mov	sp, r7
ARM GAS  /tmp/ccHQAV00.s 			page 80


 590              	.LCFI58:
 591              		.cfi_def_cfa_register 13
 592              		@ sp needed
 593 001c 5DF8047B 		ldr	r7, [sp], #4
 594              	.LCFI59:
 595              		.cfi_restore 7
 596              		.cfi_def_cfa_offset 0
 597 0020 7047     		bx	lr
 598              	.L37:
 599 0022 00BF     		.align	2
 600              	.L36:
 601 0024 00100240 		.word	1073876992
 602              		.cfi_endproc
 603              	.LFE164:
 605              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 606              		.align	2
 607              		.thumb
 608              		.thumb_func
 610              	LL_RCC_SetAPB2Prescaler:
 611              	.LFB165:
1354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 612              		.loc 3 1367 0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 8
 615              		@ frame_needed = 1, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 617 0000 80B4     		push	{r7}
 618              	.LCFI60:
 619              		.cfi_def_cfa_offset 4
 620              		.cfi_offset 7, -4
 621 0002 83B0     		sub	sp, sp, #12
 622              	.LCFI61:
 623              		.cfi_def_cfa_offset 16
 624 0004 00AF     		add	r7, sp, #0
 625              	.LCFI62:
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
1368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 628              		.loc 3 1368 0
 629 0008 0649     		ldr	r1, .L39
 630 000a 064B     		ldr	r3, .L39
 631 000c 5B68     		ldr	r3, [r3, #4]
 632 000e 23F46052 		bic	r2, r3, #14336
 633 0012 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccHQAV00.s 			page 81


 634 0014 1343     		orrs	r3, r3, r2
 635 0016 4B60     		str	r3, [r1, #4]
1369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 636              		.loc 3 1369 0
 637 0018 0C37     		adds	r7, r7, #12
 638              	.LCFI63:
 639              		.cfi_def_cfa_offset 4
 640 001a BD46     		mov	sp, r7
 641              	.LCFI64:
 642              		.cfi_def_cfa_register 13
 643              		@ sp needed
 644 001c 5DF8047B 		ldr	r7, [sp], #4
 645              	.LCFI65:
 646              		.cfi_restore 7
 647              		.cfi_def_cfa_offset 0
 648 0020 7047     		bx	lr
 649              	.L40:
 650 0022 00BF     		.align	2
 651              	.L39:
 652 0024 00100240 		.word	1073876992
 653              		.cfi_endproc
 654              	.LFE165:
 656              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 657              		.align	2
 658              		.thumb
 659              		.thumb_func
 661              	LL_RCC_PLL_Enable:
 662              	.LFB189:
1370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
ARM GAS  /tmp/ccHQAV00.s 			page 82


1399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure MCOx
1430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         MCO           LL_RCC_ConfigMCO\n
1431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO\n
1432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLNODIV      LL_RCC_ConfigMCO
1433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*)
1441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2
1442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2 (*)
1447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4 (*)
1448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8 (*)
1449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16 (*)
1450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_32 (*)
1451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_64 (*)
1452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_128 (*)
1453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/ccHQAV00.s 			page 83


1456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
1460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
1461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPre
1462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
1465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
1467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
1468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_SetUSARTClockSource\n
1481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_SetUSARTClockSource\n
1482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_SetUSARTClockSource
1483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSou
1504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_SetUARTClockSource\n
1510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_SetUARTClockSource
1511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
ARM GAS  /tmp/ccHQAV00.s 			page 84


1513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((UARTxSource  & 0x0000FFFFU) << 8U), (UARTxSource & (RCC_CFGR3_UART4SW | 
1525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_SetI2CClockSource\n
1531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_SetI2CClockSource\n
1532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_SetI2CClockSource
1533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
1547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
1552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource
1553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, I2SxSource);
1561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure TIMx clock source
1567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_SetTIMClockSource\n
1568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_SetTIMClockSource\n
1569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_SetTIMClockSource\n
ARM GAS  /tmp/ccHQAV00.s 			page 85


1570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_SetTIMClockSource\n
1571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_SetTIMClockSource\n
1572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_SetTIMClockSource\n
1573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_SetTIMClockSource\n
1574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_SetTIMClockSource
1575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMxSource This parameter can be one of the following values:
1576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)
1597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_TIM1SW << (TIMxSource >> 27U)), (TIMxSource & 0x03FFFFFFU));
1599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure HRTIMx clock source
1605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_SetHRTIMClockSource
1606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMxSource This parameter can be one of the following values:
1607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetHRTIMClockSource(uint32_t HRTIMxSource)
1612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_HRTIMSW, HRTIMxSource);
1614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure CEC clock source
1620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_SetCECClockSource
1621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECxSource This parameter can be one of the following values:
1622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)
ARM GAS  /tmp/ccHQAV00.s 			page 86


1627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource);
1629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USB clock source
1635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_SetUSBClockSource
1636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
1644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_SetADCClockSource
1651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
1661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_SetADCClockSource
1667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
ARM GAS  /tmp/ccHQAV00.s 			page 87


1684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADC1PRES, ADCxSource);
1686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
1689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_SetADCClockSource\n
1692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_SetADCClockSource
1693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
1695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
1696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
1697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
1698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
1699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
1700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
1701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
1702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
1703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
1704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
1705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
1706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
1707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
1708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
1709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
1710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
1711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
1712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
1713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
1714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
1715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
1716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
1717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
1718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
1719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
1720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
1727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
1728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
1730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE34 */
1731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
1733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
1735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure SDADCx clock source
1737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_SetSDADCClockSource
1738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCxSource This parameter can be one of the following values:
1739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
1740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
ARM GAS  /tmp/ccHQAV00.s 			page 88


1741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
1742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
1743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
1744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
1745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
1746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
1747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
1748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
1749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
1750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
1751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
1752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
1753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
1754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
1755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
1756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDADCClockSource(uint32_t SDADCxSource)
1759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SDPRE, SDADCxSource);
1761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
1763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_GetUSARTClockSource\n
1767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_GetUSARTClockSource\n
1768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_GetUSARTClockSource
1769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE (*)
1772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE (*)
1773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
1795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
ARM GAS  /tmp/ccHQAV00.s 			page 89


1798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_GetUARTClockSource\n
1801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_GetUARTClockSource
1802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE
1804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE
1805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, UARTx) | (UARTx >> 8U));
1818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_GetI2CClockSource\n
1824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_GetI2CClockSource\n
1825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_GetI2CClockSource
1826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE (*)
1829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE (*)
1830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx) | (I2Cx << 24U));
1845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource
1851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
ARM GAS  /tmp/ccHQAV00.s 			page 90


1855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
1860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get TIMx clock source
1866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_GetTIMClockSource\n
1867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_GetTIMClockSource\n
1868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_GetTIMClockSource\n
1869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_GetTIMClockSource\n
1870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_GetTIMClockSource\n
1871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_GetTIMClockSource\n
1872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_GetTIMClockSource\n
1873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_GetTIMClockSource
1874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMx This parameter can be one of the following values:
1875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE
1876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE (*)
1877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE (*)
1878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE (*)
1879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE (*)
1880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE (*)
1881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE (*)
1882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE (*)
1883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)
1906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_TIM1SW << TIMx)) | (TIMx << 27U));
1908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
ARM GAS  /tmp/ccHQAV00.s 			page 91


1912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HRTIMx clock source
1914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_GetHRTIMClockSource
1915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMx This parameter can be one of the following values:
1916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE
1917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetHRTIMClockSource(uint32_t HRTIMx)
1922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, HRTIMx));
1924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get CEC clock source
1930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_GetCECClockSource
1931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
1932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
1933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
1938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, CECx));
1940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USBx clock source
1946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_GetUSBClockSource
1947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, USBx));
1956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_GetADCClockSource
1963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
ARM GAS  /tmp/ccHQAV00.s 			page 92


1969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, ADCx));
1974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_GetADCClockSource
1980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSOURCE
1982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
2003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
2005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_GetADCClockSource\n
2006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_GetADCClockSource
2007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
2009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSOURCE (*)
2010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
2014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
2015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
2016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
2017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
2018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
2019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
2020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
2021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
2022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
2023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
2024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
2025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
ARM GAS  /tmp/ccHQAV00.s 			page 93


2026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
2027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
2028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
2029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
2030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
2031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
2032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
2033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
2034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
2035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
2036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
2037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
2038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
2039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
2045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx) | (ADCx << 16U));
2046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
2049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
2051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
2053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get SDADCx clock source
2055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_GetSDADCClockSource
2056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCx This parameter can be one of the following values:
2057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSOURCE
2058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
2060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
2061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
2062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
2063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
2064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
2065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
2066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
2067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
2068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
2069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
2070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
2071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
2072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
2073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
2074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
2075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
2076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDADCClockSource(uint32_t SDADCx)
2078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, SDADCx));
2080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
2082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 94


2083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
2094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       the Backup domain is reset. The BDRST bit can be used to reset them.
2095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable RTC
2124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable RTC
2134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
ARM GAS  /tmp/ccHQAV00.s 			page 95


2140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
2150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable PLL
2182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 663              		.loc 3 2186 0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 668 0000 80B4     		push	{r7}
 669              	.LCFI66:
 670              		.cfi_def_cfa_offset 4
 671              		.cfi_offset 7, -4
 672 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccHQAV00.s 			page 96


 673              	.LCFI67:
 674              		.cfi_def_cfa_register 7
2187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 675              		.loc 3 2187 0
 676 0004 044A     		ldr	r2, .L42
 677 0006 044B     		ldr	r3, .L42
 678 0008 1B68     		ldr	r3, [r3]
 679 000a 43F08073 		orr	r3, r3, #16777216
 680 000e 1360     		str	r3, [r2]
2188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 681              		.loc 3 2188 0
 682 0010 BD46     		mov	sp, r7
 683              	.LCFI68:
 684              		.cfi_def_cfa_register 13
 685              		@ sp needed
 686 0012 5DF8047B 		ldr	r7, [sp], #4
 687              	.LCFI69:
 688              		.cfi_restore 7
 689              		.cfi_def_cfa_offset 0
 690 0016 7047     		bx	lr
 691              	.L43:
 692              		.align	2
 693              	.L42:
 694 0018 00100240 		.word	1073876992
 695              		.cfi_endproc
 696              	.LFE189:
 698              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 699              		.align	2
 700              		.thumb
 701              		.thumb_func
 703              	LL_RCC_PLL_IsReady:
 704              	.LFB191:
2189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable PLL
2192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 705              		.loc 3 2207 0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 1, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 710 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccHQAV00.s 			page 97


 711              	.LCFI70:
 712              		.cfi_def_cfa_offset 4
 713              		.cfi_offset 7, -4
 714 0002 00AF     		add	r7, sp, #0
 715              	.LCFI71:
 716              		.cfi_def_cfa_register 7
2208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 717              		.loc 3 2208 0
 718 0004 064B     		ldr	r3, .L46
 719 0006 1B68     		ldr	r3, [r3]
 720 0008 03F00073 		and	r3, r3, #33554432
 721 000c 002B     		cmp	r3, #0
 722 000e 14BF     		ite	ne
 723 0010 0123     		movne	r3, #1
 724 0012 0023     		moveq	r3, #0
 725 0014 DBB2     		uxtb	r3, r3
2209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 726              		.loc 3 2209 0
 727 0016 1846     		mov	r0, r3
 728 0018 BD46     		mov	sp, r7
 729              	.LCFI72:
 730              		.cfi_def_cfa_register 13
 731              		@ sp needed
 732 001a 5DF8047B 		ldr	r7, [sp], #4
 733              	.LCFI73:
 734              		.cfi_restore 7
 735              		.cfi_def_cfa_offset 0
 736 001e 7047     		bx	lr
 737              	.L47:
 738              		.align	2
 739              	.L46:
 740 0020 00100240 		.word	1073876992
 741              		.cfi_endproc
 742              	.LFE191:
 744              		.section	.text.LL_RCC_PLL_ConfigDomain_SYS,"ax",%progbits
 745              		.align	2
 746              		.thumb
 747              		.thumb_func
 749              	LL_RCC_PLL_ConfigDomain_SYS:
 750              	.LFB192:
2210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
2212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
ARM GAS  /tmp/ccHQAV00.s 			page 98


2227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
2237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
2238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
2239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
2240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
2241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
2242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
2243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
2244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
2245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
2246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
2247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
2248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
2249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
2250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
2251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
2252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
2253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
2256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
2258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
2259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2
2270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1
2271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2
2272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3
2273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4
2274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5
2275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6
2276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7
2277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8
2278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9
2279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10
2280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11
2281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12
2282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13
2283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14
ARM GAS  /tmp/ccHQAV00.s 			page 99


2284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15
2285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16
2286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
2305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 751              		.loc 3 2305 0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 8
 754              		@ frame_needed = 1, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 756 0000 80B4     		push	{r7}
 757              	.LCFI74:
 758              		.cfi_def_cfa_offset 4
 759              		.cfi_offset 7, -4
 760 0002 83B0     		sub	sp, sp, #12
 761              	.LCFI75:
 762              		.cfi_def_cfa_offset 16
 763 0004 00AF     		add	r7, sp, #0
 764              	.LCFI76:
 765              		.cfi_def_cfa_register 7
 766 0006 7860     		str	r0, [r7, #4]
 767 0008 3960     		str	r1, [r7]
2306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 768              		.loc 3 2306 0
 769 000a 0D48     		ldr	r0, .L49
 770 000c 0C4B     		ldr	r3, .L49
 771 000e 5B68     		ldr	r3, [r3, #4]
 772 0010 23F47412 		bic	r2, r3, #3997696
 773 0014 7B68     		ldr	r3, [r7, #4]
 774 0016 03F48031 		and	r1, r3, #65536
 775 001a 3B68     		ldr	r3, [r7]
 776 001c 0B43     		orrs	r3, r3, r1
 777 001e 1343     		orrs	r3, r3, r2
 778 0020 4360     		str	r3, [r0, #4]
2307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 779              		.loc 3 2307 0
 780 0022 0749     		ldr	r1, .L49
 781 0024 064B     		ldr	r3, .L49
 782 0026 DB6A     		ldr	r3, [r3, #44]
 783 0028 23F00F02 		bic	r2, r3, #15
ARM GAS  /tmp/ccHQAV00.s 			page 100


 784 002c 7B68     		ldr	r3, [r7, #4]
 785 002e 03F00F03 		and	r3, r3, #15
 786 0032 1343     		orrs	r3, r3, r2
 787 0034 CB62     		str	r3, [r1, #44]
2308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 788              		.loc 3 2308 0
 789 0036 0C37     		adds	r7, r7, #12
 790              	.LCFI77:
 791              		.cfi_def_cfa_offset 4
 792 0038 BD46     		mov	sp, r7
 793              	.LCFI78:
 794              		.cfi_def_cfa_register 13
 795              		@ sp needed
 796 003a 5DF8047B 		ldr	r7, [sp], #4
 797              	.LCFI79:
 798              		.cfi_restore 7
 799              		.cfi_def_cfa_offset 0
 800 003e 7047     		bx	lr
 801              	.L50:
 802              		.align	2
 803              	.L49:
 804 0040 00100240 		.word	1073876992
 805              		.cfi_endproc
 806              	.LFE192:
 808              		.section	.text.LL_SYSCFG_SetEXTISource,"ax",%progbits
 809              		.align	2
 810              		.thumb
 811              		.thumb_func
 813              	LL_SYSCFG_SetEXTISource:
 814              	.LFB260:
 815              		.file 4 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @file    stm32f3xx_ll_system.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @verbatim
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****                      ##### How to use this driver #####
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     [..]
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     used by user:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @endverbatim
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @attention
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * Redistribution and use in source and binary forms, with or without modification,
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * are permitted provided that the following conditions are met:
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      this list of conditions and the following disclaimer.
ARM GAS  /tmp/ccHQAV00.s 			page 101


  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      this list of conditions and the following disclaimer in the documentation
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      and/or other materials provided with the distribution.
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      may be used to endorse or promote products derived from this software
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      without specific prior written permission.
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifndef __STM32F3xx_LL_SYSTEM_H
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define __STM32F3xx_LL_SYSTEM_H
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifdef __cplusplus
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** extern "C" {
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #include "stm32f3xx.h"
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @addtogroup STM32F3xx_LL_Driver
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Offset used to access to SYSCFG_CFGR1 and SYSCFG_CFGR3 registers */
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR1    0x00000000U
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR3    0x00000050U
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Mask used for TIM breaks functions */
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CF
ARM GAS  /tmp/ccHQAV00.s 			page 102


  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif defined(SYSCFG_CFGR2_PVD_LOCK) && !defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK)
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif !defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #else
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK)
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_PVD_LOCK && SYSCFG_CFGR2_SRAM_PARITY_LOCK */
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                /* M
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                             /* S
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /* E
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(FMC_BANK1)
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_CFGR1_MEM_MODE_2                             /*<!
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* FMC_BANK1 */
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SPI1_DMA_RMP_RX SYSCFG SPI1 RX/TX DMA1 request REMAP
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH2    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH4    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH6    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH3    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH5    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH7    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C1_DMA_RMP_RX SYSCFG I2C1 RX/TX DMA1 request REMAP
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH7    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH3    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH5    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH6    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH2    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
ARM GAS  /tmp/ccHQAV00.s 			page 103


 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH4    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC24_DMA_REMAP SYSCFG ADC DMA request REMAP
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR1_ADC24_DMA_RMP) 
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH12    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH34    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_ADC24_DMA_RMP*/
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR3_ADC2_DMA_RMP) 
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH2      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH4      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA2          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR3_ADC2_DMA_RMP*/
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_DMA2_REMAP SYSCFG DAC1/2 DMA1/2 request REMAP
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC2Ch1_DMA_RMP)
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_NO           ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | (uint32_t)0x000
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5     ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFGR1_DA
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_DAC2Ch1_DMA_RMP*/
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM16_DMA1_REMAP SYSCFG TIM DMA request REMAP
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | (uint32_t)0x00000
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH6        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | (uint32_t)0x00000
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH7        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA2_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA1_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
ARM GAS  /tmp/ccHQAV00.s 			page 104


 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA2_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA1_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA2_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA1_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM1_ITR3_RMP_TIM4 SYSCFG TIM REMAP
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP)
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO      ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | (uint32_t)0x00
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC       ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | SYSCFG_CFGR1_T
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP */
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE)
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION ((SYSCFG_CFGR1_ENCODER_MODE << 8U) | (uint32_t)0x0
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM2          ((SYSCFG_CFGR1_ENCODER_MODE_0 << 8U) | SYSCFG_CFGR
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM3)
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM3          ((SYSCFG_CFGR1_ENCODER_MODE_TIM3 << 8U) | SYSCFG_C
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM3 */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM4)
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM4          ((SYSCFG_CFGR1_ENCODER_MODE_TIM4 << 8U) | SYSCFG_C
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM4 */
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE */
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC12_EXT2_RMP_TIM1 SYSCFG ADC Trigger REMAP
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3      ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | (uint32_t)0x
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | SYSCFG_CFGR4
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2      ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | (uint32_t)0x
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | SYSCFG_CFGR4
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4      ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | (uint32_t)0x
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1     ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | SYSCFG_CFGR4
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | (uint32_t)0
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | SYSCFG_CFGR
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4     ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | (uint32_t)0
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3    ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | SYSCFG_CFGR
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | (uint32_t)0
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | SYSCFG_CFGR
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15 ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | (uint32_t)0
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2  ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | SYSCFG_CFGR
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1    ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | (uint32_t)
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4   ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | SYSCFG_CFG
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2   ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | (uint32_t)0x
ARM GAS  /tmp/ccHQAV00.s 			page 105


 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | SYSCFG_CFGR4
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1      ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | (uint32_t)0x
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | SYSCFG_CFGR4
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | (uint32_t)0
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1    ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | SYSCFG_CFGR
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3     ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | (uint32_t)0
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | SYSCFG_CFGR
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3    ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | (uint32_t)
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2 ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | SYSCFG_CFG
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | (uint32_t)
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | SYSCFG_CFG
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_TRIG1_REMAP SYSCFG DAC1 Trigger REMAP
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP)
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP */
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG3_RMP)
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO        (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG3_RMP */
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG5_RMP)
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_NO                (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG5_RMP */
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< I2C PB6 Fast mode plus */
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< I2C PB7 Fast mode plus */
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< I2C PB8 Fast mode plus */
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< I2C PB9 Fast mode plus */
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< I2C1 Fast mode plus    */
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C2_FMP)
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< I2C2 Fast mode plus    */
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C2_FMP*/
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C3_FMP)
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< I2C3 Fast mode plus    */
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C3_FMP*/
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 106


 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0U /*!< EXTI PORT A  */
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1U /*!< EXTI PORT B  */
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2U /*!< EXTI PORT C  */
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3U /*!< EXTI PORT D  */
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOE)
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4U /*!< EXTI PORT E  */
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOE */
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               (uint32_t)5U /*!< EXTI PORT F  */
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOG)
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               (uint32_t)6U /*!< EXTI PORT G  */
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOG */
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOH)
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)7U /*!< EXTI PORT H  */
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOH */
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* EXTI_POSITION_0  | E
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* EXTI_POSITION_4  | E
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* EXTI_POSITION_8  | E
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* EXTI_POSITION_12 | E
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* EXTI_POSITION_0  | E
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* EXTI_POSITION_4  | E
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* EXTI_POSITION_8  | E
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* EXTI_POSITION_12 | E
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* EXTI_POSITION_0  | E
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* EXTI_POSITION_4  | E
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* EXTI_POSITION_8  | E
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* EXTI_POSITION_12 | E
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* EXTI_POSITION_0  | E
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* EXTI_POSITION_4  | E
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* EXTI_POSITION_8  | E
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* EXTI_POSITION_12 | E
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK)
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK           /*!< Enables and locks t
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SRAM_PARITY_LOCK   /*!< Enables and locks t
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PARITY_LOCK */
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK        /*!< Enables and locks t
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  /tmp/ccHQAV00.s 			page 107


 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCM SRAM WRP
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_RCR_PAGE0  /*!< ICODE SRAM Write protection page 
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_RCR_PAGE1  /*!< ICODE SRAM Write protection page 
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_RCR_PAGE2  /*!< ICODE SRAM Write protection page 
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_RCR_PAGE3  /*!< ICODE SRAM Write protection page 
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE4)
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_RCR_PAGE4  /*!< ICODE SRAM Write protection page 
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_RCR_PAGE5  /*!< ICODE SRAM Write protection page 
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_RCR_PAGE6  /*!< ICODE SRAM Write protection page 
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_RCR_PAGE7  /*!< ICODE SRAM Write protection page 
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE8)
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_RCR_PAGE8  /*!< ICODE SRAM Write protection page 
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_RCR_PAGE9  /*!< ICODE SRAM Write protection page 
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_RCR_PAGE10 /*!< ICODE SRAM Write protection page 
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_RCR_PAGE11 /*!< ICODE SRAM Write protection page 
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_RCR_PAGE12 /*!< ICODE SRAM Write protection page 
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_RCR_PAGE13 /*!< ICODE SRAM Write protection page 
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_RCR_PAGE14 /*!< ICODE SRAM Write protection page 
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_RCR_PAGE15 /*!< ICODE SRAM Write protection page 
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter 
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter 
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM3_STOP*/
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter 
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM4_STOP*/
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM5_STOP)
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter 
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM5_STOP*/
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter 
ARM GAS  /tmp/ccHQAV00.s 			page 108


 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter 
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM12_STOP*/
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM13_STOP*/
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM14_STOP*/
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM18_STOP)
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM18_STOP     DBGMCU_APB1_FZ_DBG_TIM18_STOP         /*!< TIM18 counter
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM18_STOP*/
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter s
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window 
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Indepen
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS ti
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT*/
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS ti
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT*/
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP)
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1_FZ_DBG_CAN_STOP            /*!< CAN debug st
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM1_STOP)
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM1_STOP*/
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM8_STOP*/
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2_FZ_DBG_TIM15_STOP  /*!< TIM15 counter stoppe
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2_FZ_DBG_TIM16_STOP  /*!< TIM16 counter stoppe
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2_FZ_DBG_TIM17_STOP  /*!< TIM17 counter stoppe
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM19_STOP)
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM19_STOP     DBGMCU_APB2_FZ_DBG_TIM19_STOP  /*!< TIM19 counter stoppe
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM19_STOP*/
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM20_STOP)
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2_FZ_DBG_TIM20_STOP  /*!< TIM20 counter stoppe
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM20_STOP*/
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_HRTIM1_STOP)
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP    DBGMCU_APB2_FZ_DBG_HRTIM1_STOP /*!< HRTIM1 counter stopp
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_HRTIM1_STOP*/
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 109


 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two Latency cycles */
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 110


 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for SPI
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SPI1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI\n
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 SPI1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH2
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH4
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH6
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH3
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH5
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH7
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for I2C
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 I2C1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C\n
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 I2C1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH7
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH3
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH5
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH6
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH2
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH4
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for ADC
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 ADC24_DMA_RMP  LL_SYSCFG_SetRemapDMA_ADC\n
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 ADC2_DMA_RMP   LL_SYSCFG_SetRemapDMA_ADC
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH12 (*)
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH34 (*)
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH2 (*)
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH4 (*)
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA2 (*)
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1 (*)
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  /tmp/ccHQAV00.s 			page 111


 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FFFFU));
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for DAC
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_DAC\n
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 DAC2Ch1_DMA_RMP      LL_SYSCFG_SetRemapDMA_DAC
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4 (*)
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4 (*)
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5 (*)
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5 (*)
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_NO (*)
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5 (*)
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_DAC(uint32_t Remap)
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for TIM
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM17_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM7DAC1Ch2_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM18DAC2Ch1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be a combination of the following values:
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 or @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 or @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM6_RMP_DMA2_CH3 or @ref LL_SYSCFG_TIM6_RMP_DMA1_CH3
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM7_RMP_DMA2_CH4 or @ref LL_SYSCFG_TIM7_RMP_DMA1_CH4 (*)
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM18_RMP_DMA2_CH5 or @ref LL_SYSCFG_TIM18_RMP_DMA1_CH5 (*)
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Timer input remap
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM1_ITR3_RMP  LL_SYSCFG_SetRemapInput_TIM\n
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 ENCODER_MODE   LL_SYSCFG_SetRemapInput_TIM
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
ARM GAS  /tmp/ccHQAV00.s 			page 112


 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO (*)
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC (*)
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION (*)
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM2 (*)
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM3 (*)
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM4 (*)
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapInput_TIM(uint32_t Remap)
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****    MODIFY_REG(SYSCFG->CFGR1, (Remap & 0xFF00FF00U) >> 8U, (Remap & 0x00FF00FFU));
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set ADC Trigger remap
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR4 ADC12_EXT2_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT3_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT13_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT3_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT6_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT13_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT6_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT5_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT11_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT14_RMP  LL_SYSCFG_SetRemapTrigger_ADC
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3
ARM GAS  /tmp/ccHQAV00.s 			page 113


 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_ADC(uint32_t Remap)
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR4, (Remap & 0xFFFF0000U) >> 16U, (Remap & 0x0000FFFFU));
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DAC Trigger remap
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 DAC1_TRIG1_RMP  LL_SYSCFG_SetRemapTrigger_DAC\n
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG3_RMP   LL_SYSCFG_SetRemapTrigger_DAC\n
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG5_RMP   LL_SYSCFG_SetRemapTrigger_DAC
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO (*)
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO (*)
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO (*)
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (*)
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_NO (*)
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (*)
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_DAC(uint32_t Remap)
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00F00F00U) >> 4U, (Remap & 0x000F00F0U));
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USB_IT_RMP)
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable USB interrupt remap
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note  Remap the USB interrupts (USB_HP, USB_LP and USB_WKUP) on interrupt lines 74, 75 and 76
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * respectively
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_EnableRemapIT_USB
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableRemapIT_USB(void)
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable USB interrupt remap
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_DisableRemapIT_USB
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableRemapIT_USB(void)
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
ARM GAS  /tmp/ccHQAV00.s 			page 114


 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USB_IT_RMP */
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_VBAT)
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable VBAT monitoring (to enable the power switch to deliver VBAT voltage on ADC chann
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_EnableVBATMonitoring
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableVBATMonitoring(void)
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable VBAT monitoring
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_DisableVBATMonitoring
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableVBATMonitoring(void)
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_VBAT */
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_EnableFastModePlus\n
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_EnableFastModePlus\n
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_EnableFastModePlus\n
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_EnableFastModePlus\n
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_EnableFastModePlus\n
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_EnableFastModePlus\n
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_EnableFastModePlus
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_DisableFastModePlus\n
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_DisableFastModePlus\n
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_DisableFastModePlus\n
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_DisableFastModePlus\n
ARM GAS  /tmp/ccHQAV00.s 			page 115


 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_DisableFastModePlus\n
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_DisableFastModePlus\n
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_DisableFastModePlus
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 116


 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccHQAV00.s 			page 117


 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0));
 973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1));
 983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2));
 993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 118


 996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
1001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3));
1003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
1007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
1008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
1011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4));
1013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
1017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
1018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
1021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5));
1023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
1027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
1028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
1029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
1030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
1031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_SetEXTISource\n
1032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_SetEXTISource\n
1033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_SetEXTISource\n
1034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_SetEXTISource\n
1035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_SetEXTISource\n
1036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_SetEXTISource\n
1037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_SetEXTISource\n
1038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_SetEXTISource\n
1039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_SetEXTISource\n
1040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_SetEXTISource\n
1041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_SetEXTISource\n
1042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_SetEXTISource\n
1043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_SetEXTISource\n
1044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_SetEXTISource\n
1045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_SetEXTISource\n
1046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_SetEXTISource\n
1047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
1048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
1049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
1050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
1051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_SetEXTISource\n
1052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_SetEXTISource\n
ARM GAS  /tmp/ccHQAV00.s 			page 119


1053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_SetEXTISource\n
1054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_SetEXTISource\n
1055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_SetEXTISource\n
1056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_SetEXTISource\n
1057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_SetEXTISource\n
1058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_SetEXTISource\n
1059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_SetEXTISource\n
1060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_SetEXTISource\n
1061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_SetEXTISource\n
1062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_SetEXTISource\n
1063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_SetEXTISource\n
1064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_SetEXTISource\n
1065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_SetEXTISource\n
1066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_SetEXTISource\n
1067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
1068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
1069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
1070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
1071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_SetEXTISource\n
1072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_SetEXTISource\n
1073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_SetEXTISource\n
1074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_SetEXTISource\n
1075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_SetEXTISource\n
1076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_SetEXTISource\n
1077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_SetEXTISource\n
1078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_SetEXTISource\n
1079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_SetEXTISource\n
1080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_SetEXTISource\n
1081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_SetEXTISource\n
1082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_SetEXTISource\n
1083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_SetEXTISource\n
1084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_SetEXTISource\n
1085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_SetEXTISource\n
1086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_SetEXTISource\n
1087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
1088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
1089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
1090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
1091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
ARM GAS  /tmp/ccHQAV00.s 			page 120


1110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
1122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 816              		.loc 4 1122 0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 16
 819              		@ frame_needed = 1, uses_anonymous_args = 0
 820              		@ link register save eliminated.
 821 0000 90B4     		push	{r4, r7}
 822              	.LCFI80:
 823              		.cfi_def_cfa_offset 8
 824              		.cfi_offset 4, -8
 825              		.cfi_offset 7, -4
 826 0002 84B0     		sub	sp, sp, #16
 827              	.LCFI81:
 828              		.cfi_def_cfa_offset 24
 829 0004 00AF     		add	r7, sp, #0
 830              	.LCFI82:
 831              		.cfi_def_cfa_register 7
 832 0006 7860     		str	r0, [r7, #4]
 833 0008 3960     		str	r1, [r7]
1123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 834              		.loc 4 1123 0
 835 000a 114C     		ldr	r4, .L53
 836 000c 3B68     		ldr	r3, [r7]
 837 000e DBB2     		uxtb	r3, r3
 838 0010 0F49     		ldr	r1, .L53
 839 0012 3A68     		ldr	r2, [r7]
 840 0014 D2B2     		uxtb	r2, r2
 841 0016 0232     		adds	r2, r2, #2
 842 0018 51F82210 		ldr	r1, [r1, r2, lsl #2]
 843 001c 3A68     		ldr	r2, [r7]
 844 001e 120C     		lsrs	r2, r2, #16
 845 0020 D243     		mvns	r2, r2
 846 0022 1140     		ands	r1, r1, r2
 847 0024 3A68     		ldr	r2, [r7]
 848 0026 120C     		lsrs	r2, r2, #16
 849 0028 FA60     		str	r2, [r7, #12]
 850              	.LBB20:
 851              	.LBB21:
 852              		.file 5 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  /tmp/ccHQAV00.s 			page 121


   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 122


  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 123


 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
ARM GAS  /tmp/ccHQAV00.s 			page 124


 178:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
ARM GAS  /tmp/ccHQAV00.s 			page 125


 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 126


 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 127


 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 128


 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 129


 463:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 130


 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 853              		.loc 5 531 0
 854 002a FA68     		ldr	r2, [r7, #12]
 855              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 856 002c 92FAA2F2 		rbit r2, r2
 857              	@ 0 "" 2
 858              		.thumb
 859 0030 BA60     		str	r2, [r7, #8]
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 860              		.loc 5 544 0
 861 0032 BA68     		ldr	r2, [r7, #8]
 862              	.LBE21:
 863              	.LBE20:
 864              		.loc 4 1123 0
 865 0034 B2FA82F2 		clz	r2, r2
 866 0038 7868     		ldr	r0, [r7, #4]
 867 003a 00FA02F2 		lsl	r2, r0, r2
 868 003e 0A43     		orrs	r2, r2, r1
 869 0040 0233     		adds	r3, r3, #2
 870 0042 44F82320 		str	r2, [r4, r3, lsl #2]
1124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 871              		.loc 4 1124 0
 872 0046 1037     		adds	r7, r7, #16
 873              	.LCFI83:
 874              		.cfi_def_cfa_offset 8
 875 0048 BD46     		mov	sp, r7
 876              	.LCFI84:
 877              		.cfi_def_cfa_register 13
 878              		@ sp needed
 879 004a 90BC     		pop	{r4, r7}
 880              	.LCFI85:
 881              		.cfi_restore 7
 882              		.cfi_restore 4
 883              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccHQAV00.s 			page 131


 884 004c 7047     		bx	lr
 885              	.L54:
 886 004e 00BF     		.align	2
 887              	.L53:
 888 0050 00000140 		.word	1073807360
 889              		.cfi_endproc
 890              	.LFE260:
 892              		.section	.text.LL_FLASH_SetLatency,"ax",%progbits
 893              		.align	2
 894              		.thumb
 895              		.thumb_func
 897              	LL_FLASH_SetLatency:
 898              	.LFB278:
1125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
1128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_GetEXTISource\n
1129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_GetEXTISource\n
1130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_GetEXTISource\n
1131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_GetEXTISource\n
1132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_GetEXTISource\n
1133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_GetEXTISource\n
1134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_GetEXTISource\n
1135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_GetEXTISource\n
1136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_GetEXTISource\n
1137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_GetEXTISource\n
1138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_GetEXTISource\n
1139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_GetEXTISource\n
1140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_GetEXTISource\n
1141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_GetEXTISource\n
1142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_GetEXTISource\n
1143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_GetEXTISource\n
1144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_GetEXTISource\n
1145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_GetEXTISource\n
1146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_GetEXTISource\n
1147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_GetEXTISource\n
1148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_GetEXTISource\n
1149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_GetEXTISource\n
1150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_GetEXTISource\n
1151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_GetEXTISource\n
1152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_GetEXTISource\n
1153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_GetEXTISource\n
1154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_GetEXTISource\n
1155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_GetEXTISource\n
1156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_GetEXTISource\n
1157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_GetEXTISource\n
1158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_GetEXTISource\n
1159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_GetEXTISource\n
1160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_GetEXTISource\n
1161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_GetEXTISource\n
1162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_GetEXTISource\n
1163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_GetEXTISource\n
1164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_GetEXTISource\n
1165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_GetEXTISource\n
1166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_GetEXTISource\n
1167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_GetEXTISource\n
1168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_GetEXTISource\n
ARM GAS  /tmp/ccHQAV00.s 			page 132


1169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_GetEXTISource\n
1170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_GetEXTISource\n
1171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_GetEXTISource\n
1172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_GetEXTISource\n
1173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_GetEXTISource\n
1174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_GetEXTISource\n
1175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_GetEXTISource\n
1176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_GetEXTISource\n
1177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_GetEXTISource\n
1178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_GetEXTISource\n
1179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_GetEXTISource\n
1180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_GetEXTISource\n
1181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_GetEXTISource\n
1182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_GetEXTISource\n
1183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_GetEXTISource\n
1184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_GetEXTISource\n
1185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_GetEXTISource\n
1186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_GetEXTISource\n
1187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_GetEXTISource\n
1188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_GetEXTISource\n
1189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_GetEXTISource\n
1190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_GetEXTISource\n
1191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_GetEXTISource
1192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
1222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U)) >> POSITION_VAL(Line >> 16
1224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 133


1226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set connections to TIMx Break inputs
1228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_SetTIMBreakInputs\n
1229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_SetTIMBreakInputs\n
1230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_SetTIMBreakInputs
1231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
1232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
1240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK, Break);
1242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get connections to TIMx Break inputs
1246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_GetTIMBreakInputs\n
1247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_GetTIMBreakInputs\n
1248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_GetTIMBreakInputs
1249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
1250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
1257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK));
1259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_BYP_ADDR_PAR)
1262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable RAM Parity Check Disable
1264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 BYP_ADDR_PAR  LL_SYSCFG_DisableSRAMParityCheck
1265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMParityCheck(void)
1268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_BYP_ADDR_PAR);
1270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_BYP_ADDR_PAR */
1272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PE)
1274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
1276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_IsActiveFlag_SP
1277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
1280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE) == (SYSCFG_CFGR2_SRAM_PE));
1282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 134


1283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
1286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_ClearFlag_SP
1287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
1290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE);
1292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PE */
1294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
1296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable CCM SRAM page write protection
1298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note   Write protection is cleared only by a system reset
1299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_RCR   PAGE0         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE1         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE2         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE3         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE4         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE5         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE6         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE7         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE8         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE9         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE10        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE11        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE12        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE13        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE14        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE15        LL_SYSCFG_EnableCCM_SRAMPageWRP
1315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PageWRP This parameter can be a combination of the following values:
1316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
1317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
1318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
1319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
1320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4 (*)
1321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5 (*)
1322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6 (*)
1323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7 (*)
1324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8 (*)
1325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9 (*)
1326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
1327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
1328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
1329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
1330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
1331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
1332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCM_SRAMPageWRP(uint32_t PageWRP)
1337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->RCR, PageWRP);
1339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 135


1340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
1341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device identifier
1352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xC, STM32F358xx and STM32F302xC devices, the device ID is 0x422
1353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F373xx and STM32F378xx devices, the device ID is 0x432
1354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303x8, STM32F334xx and STM32F328xx devices, the device ID is 0x438.
1355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F302x8, STM32F301x8 and STM32F318xx devices, the device ID is 0x439
1356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xE, STM32F398xx and STM32F302xE devices, the device ID is 0x446
1357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
1359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device revision identifier
1367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note This field indicates the revision of the device.
1368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 136


1397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 137


1454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
ARM GAS  /tmp/ccHQAV00.s 			page 138


1511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
1513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
1559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
ARM GAS  /tmp/ccHQAV00.s 			page 139


1568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 140


1625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set FLASH Latency
1627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 899              		.loc 4 1635 0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 8
 902              		@ frame_needed = 1, uses_anonymous_args = 0
 903              		@ link register save eliminated.
 904 0000 80B4     		push	{r7}
 905              	.LCFI86:
 906              		.cfi_def_cfa_offset 4
 907              		.cfi_offset 7, -4
 908 0002 83B0     		sub	sp, sp, #12
 909              	.LCFI87:
 910              		.cfi_def_cfa_offset 16
 911 0004 00AF     		add	r7, sp, #0
 912              	.LCFI88:
 913              		.cfi_def_cfa_register 7
 914 0006 7860     		str	r0, [r7, #4]
1636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 915              		.loc 4 1636 0
 916 0008 0649     		ldr	r1, .L56
 917 000a 064B     		ldr	r3, .L56
 918 000c 1B68     		ldr	r3, [r3]
 919 000e 23F00702 		bic	r2, r3, #7
 920 0012 7B68     		ldr	r3, [r7, #4]
 921 0014 1343     		orrs	r3, r3, r2
 922 0016 0B60     		str	r3, [r1]
1637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 923              		.loc 4 1637 0
 924 0018 0C37     		adds	r7, r7, #12
 925              	.LCFI89:
 926              		.cfi_def_cfa_offset 4
 927 001a BD46     		mov	sp, r7
 928              	.LCFI90:
 929              		.cfi_def_cfa_register 13
 930              		@ sp needed
 931 001c 5DF8047B 		ldr	r7, [sp], #4
 932              	.LCFI91:
 933              		.cfi_restore 7
 934              		.cfi_def_cfa_offset 0
 935 0020 7047     		bx	lr
 936              	.L57:
 937 0022 00BF     		.align	2
 938              	.L56:
 939 0024 00200240 		.word	1073881088
 940              		.cfi_endproc
 941              	.LFE278:
 943              		.section	.text.LL_GPIO_SetPinMode,"ax",%progbits
ARM GAS  /tmp/ccHQAV00.s 			page 141


 944              		.align	2
 945              		.thumb
 946              		.thumb_func
 948              	LL_GPIO_SetPinMode:
 949              	.LFB291:
 950              		.file 6 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @file    stm32f3xx_ll_gpio.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @attention
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #ifndef __STM32F3xx_LL_GPIO_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define __STM32F3xx_LL_GPIO_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
ARM GAS  /tmp/ccHQAV00.s 			page 142


  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** typedef struct
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
ARM GAS  /tmp/ccHQAV00.s 			page 143


 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
ARM GAS  /tmp/ccHQAV00.s 			page 144


 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output s
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output spe
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
ARM GAS  /tmp/ccHQAV00.s 			page 145


 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Register value
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
ARM GAS  /tmp/ccHQAV00.s 			page 146


 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 951              		.loc 6 290 0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 32
 954              		@ frame_needed = 1, uses_anonymous_args = 0
 955              		@ link register save eliminated.
 956 0000 80B4     		push	{r7}
 957              	.LCFI92:
 958              		.cfi_def_cfa_offset 4
 959              		.cfi_offset 7, -4
 960 0002 89B0     		sub	sp, sp, #36
 961              	.LCFI93:
 962              		.cfi_def_cfa_offset 40
 963 0004 00AF     		add	r7, sp, #0
 964              	.LCFI94:
 965              		.cfi_def_cfa_register 7
 966 0006 F860     		str	r0, [r7, #12]
 967 0008 B960     		str	r1, [r7, #8]
 968 000a 7A60     		str	r2, [r7, #4]
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(
 969              		.loc 6 291 0
 970 000c FB68     		ldr	r3, [r7, #12]
 971 000e 1A68     		ldr	r2, [r3]
 972 0010 BB68     		ldr	r3, [r7, #8]
 973 0012 FB61     		str	r3, [r7, #28]
 974              	.LBB22:
 975              	.LBB23:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 976              		.loc 5 531 0
 977 0014 FB69     		ldr	r3, [r7, #28]
 978              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 979 0016 93FAA3F3 		rbit r3, r3
 980              	@ 0 "" 2
 981              		.thumb
 982 001a BB61     		str	r3, [r7, #24]
 983              		.loc 5 544 0
 984 001c BB69     		ldr	r3, [r7, #24]
 985              	.LBE23:
 986              	.LBE22:
 987              		.loc 6 291 0
 988 001e B3FA83F3 		clz	r3, r3
 989 0022 5B00     		lsls	r3, r3, #1
 990 0024 1946     		mov	r1, r3
 991 0026 0323     		movs	r3, #3
 992 0028 8B40     		lsls	r3, r3, r1
 993 002a DB43     		mvns	r3, r3
 994 002c 1A40     		ands	r2, r2, r3
ARM GAS  /tmp/ccHQAV00.s 			page 147


 995 002e BB68     		ldr	r3, [r7, #8]
 996 0030 7B61     		str	r3, [r7, #20]
 997              	.LBB24:
 998              	.LBB25:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 999              		.loc 5 531 0
 1000 0032 7B69     		ldr	r3, [r7, #20]
 1001              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1002 0034 93FAA3F3 		rbit r3, r3
 1003              	@ 0 "" 2
 1004              		.thumb
 1005 0038 3B61     		str	r3, [r7, #16]
 1006              		.loc 5 544 0
 1007 003a 3B69     		ldr	r3, [r7, #16]
 1008              	.LBE25:
 1009              	.LBE24:
 1010              		.loc 6 291 0
 1011 003c B3FA83F3 		clz	r3, r3
 1012 0040 5B00     		lsls	r3, r3, #1
 1013 0042 1946     		mov	r1, r3
 1014 0044 7B68     		ldr	r3, [r7, #4]
 1015 0046 8B40     		lsls	r3, r3, r1
 1016 0048 1A43     		orrs	r2, r2, r3
 1017 004a FB68     		ldr	r3, [r7, #12]
 1018 004c 1A60     		str	r2, [r3]
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1019              		.loc 6 292 0
 1020 004e 2437     		adds	r7, r7, #36
 1021              	.LCFI95:
 1022              		.cfi_def_cfa_offset 4
 1023 0050 BD46     		mov	sp, r7
 1024              	.LCFI96:
 1025              		.cfi_def_cfa_register 13
 1026              		@ sp needed
 1027 0052 5DF8047B 		ldr	r7, [sp], #4
 1028              	.LCFI97:
 1029              		.cfi_restore 7
 1030              		.cfi_def_cfa_offset 0
 1031 0056 7047     		bx	lr
 1032              		.cfi_endproc
 1033              	.LFE291:
 1035              		.section	.text.LL_GPIO_SetPinSpeed,"ax",%progbits
 1036              		.align	2
 1037              		.thumb
 1038              		.thumb_func
 1040              	LL_GPIO_SetPinSpeed:
 1041              	.LFB295:
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
ARM GAS  /tmp/ccHQAV00.s 			page 148


 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 149


 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  /tmp/ccHQAV00.s 			page 150


 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1042              		.loc 6 429 0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 32
 1045              		@ frame_needed = 1, uses_anonymous_args = 0
 1046              		@ link register save eliminated.
 1047 0000 80B4     		push	{r7}
 1048              	.LCFI98:
 1049              		.cfi_def_cfa_offset 4
 1050              		.cfi_offset 7, -4
 1051 0002 89B0     		sub	sp, sp, #36
 1052              	.LCFI99:
 1053              		.cfi_def_cfa_offset 40
 1054 0004 00AF     		add	r7, sp, #0
 1055              	.LCFI100:
 1056              		.cfi_def_cfa_register 7
 1057 0006 F860     		str	r0, [r7, #12]
 1058 0008 B960     		str	r1, [r7, #8]
 1059 000a 7A60     		str	r2, [r7, #4]
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 1060              		.loc 6 430 0
 1061 000c FB68     		ldr	r3, [r7, #12]
 1062 000e 9A68     		ldr	r2, [r3, #8]
 1063 0010 BB68     		ldr	r3, [r7, #8]
 1064 0012 FB61     		str	r3, [r7, #28]
 1065              	.LBB26:
 1066              	.LBB27:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1067              		.loc 5 531 0
 1068 0014 FB69     		ldr	r3, [r7, #28]
 1069              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1070 0016 93FAA3F3 		rbit r3, r3
 1071              	@ 0 "" 2
 1072              		.thumb
 1073 001a BB61     		str	r3, [r7, #24]
 1074              		.loc 5 544 0
 1075 001c BB69     		ldr	r3, [r7, #24]
 1076              	.LBE27:
 1077              	.LBE26:
 1078              		.loc 6 430 0
 1079 001e B3FA83F3 		clz	r3, r3
 1080 0022 5B00     		lsls	r3, r3, #1
 1081 0024 1946     		mov	r1, r3
 1082 0026 0323     		movs	r3, #3
 1083 0028 8B40     		lsls	r3, r3, r1
ARM GAS  /tmp/ccHQAV00.s 			page 151


 1084 002a DB43     		mvns	r3, r3
 1085 002c 1A40     		ands	r2, r2, r3
 1086 002e BB68     		ldr	r3, [r7, #8]
 1087 0030 7B61     		str	r3, [r7, #20]
 1088              	.LBB28:
 1089              	.LBB29:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1090              		.loc 5 531 0
 1091 0032 7B69     		ldr	r3, [r7, #20]
 1092              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1093 0034 93FAA3F3 		rbit r3, r3
 1094              	@ 0 "" 2
 1095              		.thumb
 1096 0038 3B61     		str	r3, [r7, #16]
 1097              		.loc 5 544 0
 1098 003a 3B69     		ldr	r3, [r7, #16]
 1099              	.LBE29:
 1100              	.LBE28:
 1101              		.loc 6 430 0
 1102 003c B3FA83F3 		clz	r3, r3
 1103 0040 5B00     		lsls	r3, r3, #1
 1104 0042 1946     		mov	r1, r3
 1105 0044 7B68     		ldr	r3, [r7, #4]
 1106 0046 8B40     		lsls	r3, r3, r1
 1107 0048 1A43     		orrs	r2, r2, r3
 1108 004a FB68     		ldr	r3, [r7, #12]
 1109 004c 9A60     		str	r2, [r3, #8]
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1110              		.loc 6 432 0
 1111 004e 2437     		adds	r7, r7, #36
 1112              	.LCFI101:
 1113              		.cfi_def_cfa_offset 4
 1114 0050 BD46     		mov	sp, r7
 1115              	.LCFI102:
 1116              		.cfi_def_cfa_register 13
 1117              		@ sp needed
 1118 0052 5DF8047B 		ldr	r7, [sp], #4
 1119              	.LCFI103:
 1120              		.cfi_restore 7
 1121              		.cfi_def_cfa_offset 0
 1122 0056 7047     		bx	lr
 1123              		.cfi_endproc
 1124              	.LFE295:
 1126              		.section	.text.LL_GPIO_SetPinPull,"ax",%progbits
 1127              		.align	2
 1128              		.thumb
 1129              		.thumb_func
 1131              	LL_GPIO_SetPinPull:
 1132              	.LFB297:
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         supply and load conditions for each speed.
ARM GAS  /tmp/ccHQAV00.s 			page 152


 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
ARM GAS  /tmp/ccHQAV00.s 			page 153


 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1133              		.loc 6 499 0
 1134              		.cfi_startproc
 1135              		@ args = 0, pretend = 0, frame = 32
 1136              		@ frame_needed = 1, uses_anonymous_args = 0
 1137              		@ link register save eliminated.
 1138 0000 80B4     		push	{r7}
 1139              	.LCFI104:
 1140              		.cfi_def_cfa_offset 4
 1141              		.cfi_offset 7, -4
 1142 0002 89B0     		sub	sp, sp, #36
 1143              	.LCFI105:
 1144              		.cfi_def_cfa_offset 40
 1145 0004 00AF     		add	r7, sp, #0
 1146              	.LCFI106:
 1147              		.cfi_def_cfa_register 7
 1148 0006 F860     		str	r0, [r7, #12]
 1149 0008 B960     		str	r1, [r7, #8]
 1150 000a 7A60     		str	r2, [r7, #4]
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(
 1151              		.loc 6 500 0
 1152 000c FB68     		ldr	r3, [r7, #12]
 1153 000e DA68     		ldr	r2, [r3, #12]
 1154 0010 BB68     		ldr	r3, [r7, #8]
 1155 0012 FB61     		str	r3, [r7, #28]
 1156              	.LBB30:
 1157              	.LBB31:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1158              		.loc 5 531 0
 1159 0014 FB69     		ldr	r3, [r7, #28]
 1160              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1161 0016 93FAA3F3 		rbit r3, r3
 1162              	@ 0 "" 2
 1163              		.thumb
 1164 001a BB61     		str	r3, [r7, #24]
 1165              		.loc 5 544 0
 1166 001c BB69     		ldr	r3, [r7, #24]
 1167              	.LBE31:
 1168              	.LBE30:
 1169              		.loc 6 500 0
 1170 001e B3FA83F3 		clz	r3, r3
 1171 0022 5B00     		lsls	r3, r3, #1
 1172 0024 1946     		mov	r1, r3
 1173 0026 0323     		movs	r3, #3
 1174 0028 8B40     		lsls	r3, r3, r1
 1175 002a DB43     		mvns	r3, r3
 1176 002c 1A40     		ands	r2, r2, r3
 1177 002e BB68     		ldr	r3, [r7, #8]
 1178 0030 7B61     		str	r3, [r7, #20]
 1179              	.LBB32:
 1180              	.LBB33:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1181              		.loc 5 531 0
 1182 0032 7B69     		ldr	r3, [r7, #20]
 1183              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccHQAV00.s 			page 154


 1184 0034 93FAA3F3 		rbit r3, r3
 1185              	@ 0 "" 2
 1186              		.thumb
 1187 0038 3B61     		str	r3, [r7, #16]
 1188              		.loc 5 544 0
 1189 003a 3B69     		ldr	r3, [r7, #16]
 1190              	.LBE33:
 1191              	.LBE32:
 1192              		.loc 6 500 0
 1193 003c B3FA83F3 		clz	r3, r3
 1194 0040 5B00     		lsls	r3, r3, #1
 1195 0042 1946     		mov	r1, r3
 1196 0044 7B68     		ldr	r3, [r7, #4]
 1197 0046 8B40     		lsls	r3, r3, r1
 1198 0048 1A43     		orrs	r2, r2, r3
 1199 004a FB68     		ldr	r3, [r7, #12]
 1200 004c DA60     		str	r2, [r3, #12]
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1201              		.loc 6 501 0
 1202 004e 2437     		adds	r7, r7, #36
 1203              	.LCFI107:
 1204              		.cfi_def_cfa_offset 4
 1205 0050 BD46     		mov	sp, r7
 1206              	.LCFI108:
 1207              		.cfi_def_cfa_register 13
 1208              		@ sp needed
 1209 0052 5DF8047B 		ldr	r7, [sp], #4
 1210              	.LCFI109:
 1211              		.cfi_restore 7
 1212              		.cfi_def_cfa_offset 0
 1213 0056 7047     		bx	lr
 1214              		.cfi_endproc
 1215              	.LFE297:
 1217              		.section	.text.LL_GPIO_SetAFPin_8_15,"ax",%progbits
 1218              		.align	2
 1219              		.thumb
 1220              		.thumb_func
 1222              	LL_GPIO_SetAFPin_8_15:
 1223              	.LFB301:
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  /tmp/ccHQAV00.s 			page 155


 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 156


 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) *
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
ARM GAS  /tmp/ccHQAV00.s 			page 157


 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1224              		.loc 6 648 0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 32
 1227              		@ frame_needed = 1, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 1229 0000 80B4     		push	{r7}
 1230              	.LCFI110:
 1231              		.cfi_def_cfa_offset 4
 1232              		.cfi_offset 7, -4
 1233 0002 89B0     		sub	sp, sp, #36
 1234              	.LCFI111:
 1235              		.cfi_def_cfa_offset 40
 1236 0004 00AF     		add	r7, sp, #0
 1237              	.LCFI112:
 1238              		.cfi_def_cfa_register 7
 1239 0006 F860     		str	r0, [r7, #12]
 1240 0008 B960     		str	r1, [r7, #8]
 1241 000a 7A60     		str	r2, [r7, #4]
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 1242              		.loc 6 649 0
 1243 000c FB68     		ldr	r3, [r7, #12]
 1244 000e 5A6A     		ldr	r2, [r3, #36]
 1245 0010 BB68     		ldr	r3, [r7, #8]
 1246 0012 1B0A     		lsrs	r3, r3, #8
 1247 0014 FB61     		str	r3, [r7, #28]
 1248              	.LBB34:
 1249              	.LBB35:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1250              		.loc 5 531 0
 1251 0016 FB69     		ldr	r3, [r7, #28]
 1252              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1253 0018 93FAA3F3 		rbit r3, r3
 1254              	@ 0 "" 2
 1255              		.thumb
 1256 001c BB61     		str	r3, [r7, #24]
 1257              		.loc 5 544 0
 1258 001e BB69     		ldr	r3, [r7, #24]
 1259              	.LBE35:
 1260              	.LBE34:
 1261              		.loc 6 649 0
 1262 0020 B3FA83F3 		clz	r3, r3
 1263 0024 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/ccHQAV00.s 			page 158


 1264 0026 1946     		mov	r1, r3
 1265 0028 0F23     		movs	r3, #15
 1266 002a 8B40     		lsls	r3, r3, r1
 1267 002c DB43     		mvns	r3, r3
 1268 002e 1A40     		ands	r2, r2, r3
 1269 0030 BB68     		ldr	r3, [r7, #8]
 1270 0032 1B0A     		lsrs	r3, r3, #8
 1271 0034 7B61     		str	r3, [r7, #20]
 1272              	.LBB36:
 1273              	.LBB37:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1274              		.loc 5 531 0
 1275 0036 7B69     		ldr	r3, [r7, #20]
 1276              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1277 0038 93FAA3F3 		rbit r3, r3
 1278              	@ 0 "" 2
 1279              		.thumb
 1280 003c 3B61     		str	r3, [r7, #16]
 1281              		.loc 5 544 0
 1282 003e 3B69     		ldr	r3, [r7, #16]
 1283              	.LBE37:
 1284              	.LBE36:
 1285              		.loc 6 649 0
 1286 0040 B3FA83F3 		clz	r3, r3
 1287 0044 9B00     		lsls	r3, r3, #2
 1288 0046 1946     		mov	r1, r3
 1289 0048 7B68     		ldr	r3, [r7, #4]
 1290 004a 8B40     		lsls	r3, r3, r1
 1291 004c 1A43     		orrs	r2, r2, r3
 1292 004e FB68     		ldr	r3, [r7, #12]
 1293 0050 5A62     		str	r2, [r3, #36]
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1294              		.loc 6 651 0
 1295 0052 2437     		adds	r7, r7, #36
 1296              	.LCFI113:
 1297              		.cfi_def_cfa_offset 4
 1298 0054 BD46     		mov	sp, r7
 1299              	.LCFI114:
 1300              		.cfi_def_cfa_register 13
 1301              		@ sp needed
 1302 0056 5DF8047B 		ldr	r7, [sp], #4
 1303              	.LCFI115:
 1304              		.cfi_restore 7
 1305              		.cfi_def_cfa_offset 0
 1306 005a 7047     		bx	lr
 1307              		.cfi_endproc
 1308              	.LFE301:
 1310              		.section	.text.LL_GPIO_SetOutputPin,"ax",%progbits
 1311              		.align	2
 1312              		.thumb
 1313              		.thumb_func
 1315              	LL_GPIO_SetOutputPin:
 1316              	.LFB311:
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
ARM GAS  /tmp/ccHQAV00.s 			page 159


 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         next reset.
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         (control and alternate function registers).
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  /tmp/ccHQAV00.s 			page 160


 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   __IO uint32_t temp;
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   (void) temp;
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
ARM GAS  /tmp/ccHQAV00.s 			page 161


 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Input data register value of port
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccHQAV00.s 			page 162


 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Output data register value of port
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
ARM GAS  /tmp/ccHQAV00.s 			page 163


 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1317              		.loc 6 896 0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 8
 1320              		@ frame_needed = 1, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 1322 0000 80B4     		push	{r7}
 1323              	.LCFI116:
 1324              		.cfi_def_cfa_offset 4
 1325              		.cfi_offset 7, -4
 1326 0002 83B0     		sub	sp, sp, #12
 1327              	.LCFI117:
 1328              		.cfi_def_cfa_offset 16
 1329 0004 00AF     		add	r7, sp, #0
 1330              	.LCFI118:
 1331              		.cfi_def_cfa_register 7
 1332 0006 7860     		str	r0, [r7, #4]
 1333 0008 3960     		str	r1, [r7]
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 1334              		.loc 6 897 0
 1335 000a 7B68     		ldr	r3, [r7, #4]
 1336 000c 3A68     		ldr	r2, [r7]
 1337 000e 9A61     		str	r2, [r3, #24]
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1338              		.loc 6 898 0
 1339 0010 0C37     		adds	r7, r7, #12
 1340              	.LCFI119:
 1341              		.cfi_def_cfa_offset 4
 1342 0012 BD46     		mov	sp, r7
 1343              	.LCFI120:
 1344              		.cfi_def_cfa_register 13
 1345              		@ sp needed
 1346 0014 5DF8047B 		ldr	r7, [sp], #4
 1347              	.LCFI121:
 1348              		.cfi_restore 7
 1349              		.cfi_def_cfa_offset 0
 1350 0018 7047     		bx	lr
 1351              		.cfi_endproc
 1352              	.LFE311:
 1354 001a 00BF     		.section	.text.LL_GPIO_ResetOutputPin,"ax",%progbits
 1355              		.align	2
 1356              		.thumb
 1357              		.thumb_func
 1359              	LL_GPIO_ResetOutputPin:
ARM GAS  /tmp/ccHQAV00.s 			page 164


 1360              	.LFB312:
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1361              		.loc 6 925 0
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 8
 1364              		@ frame_needed = 1, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 1366 0000 80B4     		push	{r7}
 1367              	.LCFI122:
 1368              		.cfi_def_cfa_offset 4
 1369              		.cfi_offset 7, -4
 1370 0002 83B0     		sub	sp, sp, #12
 1371              	.LCFI123:
 1372              		.cfi_def_cfa_offset 16
 1373 0004 00AF     		add	r7, sp, #0
 1374              	.LCFI124:
 1375              		.cfi_def_cfa_register 7
 1376 0006 7860     		str	r0, [r7, #4]
 1377 0008 3960     		str	r1, [r7]
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 1378              		.loc 6 926 0
 1379 000a 7B68     		ldr	r3, [r7, #4]
 1380 000c 3A68     		ldr	r2, [r7]
 1381 000e 9A62     		str	r2, [r3, #40]
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1382              		.loc 6 927 0
 1383 0010 0C37     		adds	r7, r7, #12
 1384              	.LCFI125:
 1385              		.cfi_def_cfa_offset 4
 1386 0012 BD46     		mov	sp, r7
 1387              	.LCFI126:
ARM GAS  /tmp/ccHQAV00.s 			page 165


 1388              		.cfi_def_cfa_register 13
 1389              		@ sp needed
 1390 0014 5DF8047B 		ldr	r7, [sp], #4
 1391              	.LCFI127:
 1392              		.cfi_restore 7
 1393              		.cfi_def_cfa_offset 0
 1394 0018 7047     		bx	lr
 1395              		.cfi_endproc
 1396              	.LFE312:
 1398 001a 00BF     		.section	.text.LL_GPIO_TogglePin,"ax",%progbits
 1399              		.align	2
 1400              		.thumb
 1401              		.thumb_func
 1403              	LL_GPIO_TogglePin:
 1404              	.LFB313:
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Toggle data value for several pin of dedicated port.
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_TogglePin
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1405              		.loc 6 954 0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 8
 1408              		@ frame_needed = 1, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 1410 0000 80B4     		push	{r7}
 1411              	.LCFI128:
 1412              		.cfi_def_cfa_offset 4
 1413              		.cfi_offset 7, -4
 1414 0002 83B0     		sub	sp, sp, #12
 1415              	.LCFI129:
 1416              		.cfi_def_cfa_offset 16
 1417 0004 00AF     		add	r7, sp, #0
 1418              	.LCFI130:
 1419              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccHQAV00.s 			page 166


 1420 0006 7860     		str	r0, [r7, #4]
 1421 0008 3960     		str	r1, [r7]
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 1422              		.loc 6 955 0
 1423 000a 7B68     		ldr	r3, [r7, #4]
 1424 000c 5A69     		ldr	r2, [r3, #20]
 1425 000e 3B68     		ldr	r3, [r7]
 1426 0010 5A40     		eors	r2, r2, r3
 1427 0012 7B68     		ldr	r3, [r7, #4]
 1428 0014 5A61     		str	r2, [r3, #20]
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1429              		.loc 6 956 0
 1430 0016 0C37     		adds	r7, r7, #12
 1431              	.LCFI131:
 1432              		.cfi_def_cfa_offset 4
 1433 0018 BD46     		mov	sp, r7
 1434              	.LCFI132:
 1435              		.cfi_def_cfa_register 13
 1436              		@ sp needed
 1437 001a 5DF8047B 		ldr	r7, [sp], #4
 1438              	.LCFI133:
 1439              		.cfi_restore 7
 1440              		.cfi_def_cfa_offset 0
 1441 001e 7047     		bx	lr
 1442              		.cfi_endproc
 1443              	.LFE313:
 1445              		.section	.text.LL_EXTI_EnableIT_0_31,"ax",%progbits
 1446              		.align	2
 1447              		.thumb
 1448              		.thumb_func
 1450              	LL_EXTI_EnableIT_0_31:
 1451              	.LFB314:
 1452              		.file 7 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @file    stm32f3xx_ll_exti.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @attention
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
ARM GAS  /tmp/ccHQAV00.s 			page 167


  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #ifndef __STM32F3xx_LL_EXTI_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define __STM32F3xx_LL_EXTI_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined (EXTI)
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** typedef struct
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
ARM GAS  /tmp/ccHQAV00.s 			page 168


  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR_IM0           /*!< Extended line 0 */
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR_IM1           /*!< Extended line 1 */
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR_IM2           /*!< Extended line 2 */
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR_IM3           /*!< Extended line 3 */
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR_IM4           /*!< Extended line 4 */
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR_IM5           /*!< Extended line 5 */
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR_IM6           /*!< Extended line 6 */
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR_IM7           /*!< Extended line 7 */
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR_IM8           /*!< Extended line 8 */
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR_IM9           /*!< Extended line 9 */
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR_IM10          /*!< Extended line 10 */
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR_IM11          /*!< Extended line 11 */
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR_IM12          /*!< Extended line 12 */
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR_IM13          /*!< Extended line 13 */
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR_IM14          /*!< Extended line 14 */
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR_IM15          /*!< Extended line 15 */
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM16)
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR_IM16          /*!< Extended line 16 */
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR_IM17          /*!< Extended line 17 */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM18)
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR_IM18          /*!< Extended line 18 */
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR_IM19          /*!< Extended line 19 */
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM20)
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR_IM20          /*!< Extended line 20 */
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM21)
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR_IM21          /*!< Extended line 21 */
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM22)
ARM GAS  /tmp/ccHQAV00.s 			page 169


 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR_IM22          /*!< Extended line 22 */
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR_IM23          /*!< Extended line 23 */
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM24)
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR_IM24          /*!< Extended line 24 */
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM25)
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR_IM25          /*!< Extended line 25 */
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM26)
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_26                EXTI_IMR_IM26          /*!< Extended line 26 */
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM27)
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_27                EXTI_IMR_IM27          /*!< Extended line 27 */
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM28)
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR_IM28          /*!< Extended line 28 */
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM29)
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR_IM29          /*!< Extended line 29 */
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM30)
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR_IM30          /*!< Extended line 30 */
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM31)
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR_IM31          /*!< Extended line 31 */
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          EXTI_IMR_IM            /*!< All Extended line not reserved*/
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_32                EXTI_IMR2_IM32          /*!< Extended line 32 */
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM33)
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM34)
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_34                EXTI_IMR2_IM34          /*!< Extended line 34 */
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM35)
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_35                EXTI_IMR2_IM35          /*!< Extended line 35 */
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM36)
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM37)
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM38)
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_38                EXTI_IMR2_IM38          /*!< Extended line 38 */
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM39)
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_39                EXTI_IMR2_IM39          /*!< Extended line 39 */
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM40)
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_40                EXTI_IMR2_IM40          /*!< Extended line 40 */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         EXTI_IMR2_IM            /*!< All Extended line not reserved*
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 170


 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Write a value in EXTI register
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  __REG__ Register to be written
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
ARM GAS  /tmp/ccHQAV00.s 			page 171


 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Read a value in EXTI register
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  __REG__ Register to be read
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval Register value
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****  * @{
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****  */
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_EnableIT_0_31
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
ARM GAS  /tmp/ccHQAV00.s 			page 172


 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 1453              		.loc 7 325 0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 8
 1456              		@ frame_needed = 1, uses_anonymous_args = 0
 1457              		@ link register save eliminated.
 1458 0000 80B4     		push	{r7}
 1459              	.LCFI134:
 1460              		.cfi_def_cfa_offset 4
 1461              		.cfi_offset 7, -4
 1462 0002 83B0     		sub	sp, sp, #12
 1463              	.LCFI135:
 1464              		.cfi_def_cfa_offset 16
 1465 0004 00AF     		add	r7, sp, #0
 1466              	.LCFI136:
 1467              		.cfi_def_cfa_register 7
 1468 0006 7860     		str	r0, [r7, #4]
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->IMR, ExtiLine);
 1469              		.loc 7 326 0
 1470 0008 0549     		ldr	r1, .L74
 1471 000a 054B     		ldr	r3, .L74
 1472 000c 1A68     		ldr	r2, [r3]
 1473 000e 7B68     		ldr	r3, [r7, #4]
 1474 0010 1343     		orrs	r3, r3, r2
 1475 0012 0B60     		str	r3, [r1]
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 1476              		.loc 7 327 0
 1477 0014 0C37     		adds	r7, r7, #12
 1478              	.LCFI137:
 1479              		.cfi_def_cfa_offset 4
 1480 0016 BD46     		mov	sp, r7
 1481              	.LCFI138:
 1482              		.cfi_def_cfa_register 13
 1483              		@ sp needed
 1484 0018 5DF8047B 		ldr	r7, [sp], #4
 1485              	.LCFI139:
 1486              		.cfi_restore 7
 1487              		.cfi_def_cfa_offset 0
 1488 001c 7047     		bx	lr
 1489              	.L75:
 1490 001e 00BF     		.align	2
 1491              	.L74:
ARM GAS  /tmp/ccHQAV00.s 			page 173


 1492 0020 00040140 		.word	1073808384
 1493              		.cfi_endproc
 1494              	.LFE314:
 1496              		.section	.text.LL_EXTI_EnableFallingTrig_0_31,"ax",%progbits
 1497              		.align	2
 1498              		.thumb
 1499              		.thumb_func
 1501              	LL_EXTI_EnableFallingTrig_0_31:
 1502              	.LFB332:
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_DisableIT_0_31
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
ARM GAS  /tmp/ccHQAV00.s 			page 174


 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR, ExtiLine);
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR2, ExtiLine);
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_IsEnabledIT_0_31
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
ARM GAS  /tmp/ccHQAV00.s 			page 175


 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
ARM GAS  /tmp/ccHQAV00.s 			page 176


 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine));
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_EnableEvent_0_31
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
ARM GAS  /tmp/ccHQAV00.s 			page 177


 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->EMR, ExtiLine);
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->EMR2, ExtiLine);
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_DisableEvent_0_31
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
ARM GAS  /tmp/ccHQAV00.s 			page 178


 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR, ExtiLine);
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR2, ExtiLine);
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_IsEnabledEvent_0_31
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
ARM GAS  /tmp/ccHQAV00.s 			page 179


 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine));
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 180


 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_EnableRisingTrig_0_31
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->RTSR, ExtiLine);
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.Rising and falling edge triggers can be set for
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR2        RTx           LL_EXTI_EnableRisingTrig_32_63
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
ARM GAS  /tmp/ccHQAV00.s 			page 181


 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->RTSR2, ExtiLine);
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_DisableRisingTrig_0_31
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->RTSR, ExtiLine);
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
ARM GAS  /tmp/ccHQAV00.s 			page 182


 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR2        RTx           LL_EXTI_DisableRisingTrig_32_63
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Check if rising edge trigger is enabled for Lines in range 0 to 31
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_IsEnabledRisingTrig_0_31
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 183


 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Check if rising edge trigger is enabled for Lines in range 32 to 63
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR2        RTx           LL_EXTI_IsEnabledRisingTrig_32_63
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine)
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine));
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a falling edge on a configurable interrupt
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_FTSR register, the
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll FTSR        FTx           LL_EXTI_EnableFallingTrig_0_31
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
ARM GAS  /tmp/ccHQAV00.s 			page 184


 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 1503              		.loc 7 957 0
 1504              		.cfi_startproc
 1505              		@ args = 0, pretend = 0, frame = 8
 1506              		@ frame_needed = 1, uses_anonymous_args = 0
 1507              		@ link register save eliminated.
 1508 0000 80B4     		push	{r7}
 1509              	.LCFI140:
 1510              		.cfi_def_cfa_offset 4
 1511              		.cfi_offset 7, -4
 1512 0002 83B0     		sub	sp, sp, #12
 1513              	.LCFI141:
 1514              		.cfi_def_cfa_offset 16
 1515 0004 00AF     		add	r7, sp, #0
 1516              	.LCFI142:
 1517              		.cfi_def_cfa_register 7
 1518 0006 7860     		str	r0, [r7, #4]
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->FTSR, ExtiLine);
 1519              		.loc 7 958 0
 1520 0008 0549     		ldr	r1, .L77
 1521 000a 054B     		ldr	r3, .L77
 1522 000c DA68     		ldr	r2, [r3, #12]
 1523 000e 7B68     		ldr	r3, [r7, #4]
 1524 0010 1343     		orrs	r3, r3, r2
 1525 0012 CB60     		str	r3, [r1, #12]
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 1526              		.loc 7 959 0
 1527 0014 0C37     		adds	r7, r7, #12
 1528              	.LCFI143:
 1529              		.cfi_def_cfa_offset 4
 1530 0016 BD46     		mov	sp, r7
 1531              	.LCFI144:
 1532              		.cfi_def_cfa_register 13
 1533              		@ sp needed
 1534 0018 5DF8047B 		ldr	r7, [sp], #4
 1535              	.LCFI145:
 1536              		.cfi_restore 7
 1537              		.cfi_def_cfa_offset 0
 1538 001c 7047     		bx	lr
 1539              	.L78:
 1540 001e 00BF     		.align	2
 1541              	.L77:
 1542 0020 00040140 		.word	1073808384
 1543              		.cfi_endproc
 1544              	.LFE332:
 1546              		.section	.text.LL_SPI_Enable,"ax",%progbits
ARM GAS  /tmp/ccHQAV00.s 			page 185


 1547              		.align	2
 1548              		.thumb
 1549              		.thumb_func
 1551              	LL_SPI_Enable:
 1552              	.LFB346:
 1553              		.file 8 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @file    stm32f3xx_ll_spi.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief   Header file of SPI LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @attention
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #ifndef __STM32F3xx_LL_SPI_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define __STM32F3xx_LL_SPI_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #if defined (SPI1) || defined (SPI2) || defined (SPI3) || defined (SPI4)
ARM GAS  /tmp/ccHQAV00.s 			page 186


  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL SPI
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Private macros ------------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Exported types ------------------------------------------------------------*/
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #if defined(USE_FULL_LL_DRIVER)
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_ES_INIT SPI Exported Init structure
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  SPI Init structures definition
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** typedef struct
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t TransferDirection;       /*!< Specifies the SPI unidirectional or bidirectional data mod
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_TRANSFER_M
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t Mode;                    /*!< Specifies the SPI mode (Master/Slave).
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_MODE.
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t DataWidth;               /*!< Specifies the SPI data width.
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_DATAWIDTH.
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t ClockPolarity;           /*!< Specifies the serial clock steady state.
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_POLARITY.
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t ClockPhase;              /*!< Specifies the clock active edge for the bit capture.
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_PHASE.
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t NSS;                     /*!< Specifies whether the NSS signal is managed by hardware (N
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_NSS_MODE.
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t BaudRate;                /*!< Specifies the BaudRate prescaler value which will be used 
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_BAUDRATEPR
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          @note The communication clock is derived from the master c
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t BitOrder;                /*!< Specifies whether data transfers start from MSB or LSB bit
ARM GAS  /tmp/ccHQAV00.s 			page 187


 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_BIT_ORDER.
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t CRCCalculation;          /*!< Specifies if the CRC calculation is enabled or not.
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_CRC_CALCUL
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   uint32_t CRCPoly;                 /*!< Specifies the polynomial used for the CRC calculation.
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This parameter must be a number between Min_Data = 0x00 an
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** } LL_SPI_InitTypeDef;
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #endif /* USE_FULL_LL_DRIVER */
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Exported constants --------------------------------------------------------*/
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Constants SPI Exported Constants
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_GET_FLAG Get Flags Defines
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief    Flags defines which can be used with LL_SPI_ReadReg function
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_RXNE                     SPI_SR_RXNE               /*!< Rx buffer not empty flag 
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_TXE                      SPI_SR_TXE                /*!< Tx buffer empty flag     
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_BSY                      SPI_SR_BSY                /*!< Busy flag                
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_CRCERR                   SPI_SR_CRCERR             /*!< CRC error flag           
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_MODF                     SPI_SR_MODF               /*!< Mode fault flag          
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_OVR                      SPI_SR_OVR                /*!< Overrun flag             
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SR_FRE                      SPI_SR_FRE                /*!< TI mode frame format erro
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_IT IT Defines
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief    IT defines which can be used with LL_SPI_ReadReg and  LL_SPI_WriteReg functions
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CR2_RXNEIE                  SPI_CR2_RXNEIE            /*!< Rx buffer not empty inter
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CR2_TXEIE                   SPI_CR2_TXEIE             /*!< Tx buffer empty interrupt
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CR2_ERRIE                   SPI_CR2_ERRIE             /*!< Error interrupt enable   
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_MODE Operation Mode
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)    /*!< Master configuratio
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_MODE_SLAVE                  0x00000000U                     /*!< Slave configuration
ARM GAS  /tmp/ccHQAV00.s 			page 188


 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_PROTOCOL Serial Protocol
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_PROTOCOL_MOTOROLA           0x00000000U               /*!< Motorola mode. Used as de
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_PROTOCOL_TI                 (SPI_CR2_FRF)             /*!< TI mode                  
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_PHASE Clock Phase
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_PHASE_1EDGE                 0x00000000U               /*!< First clock transition is
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_PHASE_2EDGE                 (SPI_CR1_CPHA)            /*!< Second clock transition i
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_POLARITY Clock Polarity
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_POLARITY_LOW                0x00000000U               /*!< Clock to 0 when idle */
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_POLARITY_HIGH               (SPI_CR1_CPOL)            /*!< Clock to 1 when idle */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_BAUDRATEPRESCALER Baud Rate Prescaler
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV2      0x00000000U                                    /*!< Baud
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV4      (SPI_CR1_BR_0)                                 /*!< Baud
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV8      (SPI_CR1_BR_1)                                 /*!< Baud
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV16     (SPI_CR1_BR_1 | SPI_CR1_BR_0)                  /*!< Baud
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV32     (SPI_CR1_BR_2)                                 /*!< Baud
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV64     (SPI_CR1_BR_2 | SPI_CR1_BR_0)                  /*!< Baud
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV128    (SPI_CR1_BR_2 | SPI_CR1_BR_1)                  /*!< Baud
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV256    (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)   /*!< Baud
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_BIT_ORDER Transmission Bit Order
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_LSB_FIRST                   (SPI_CR1_LSBFIRST)        /*!< Data is transmitted/recei
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_MSB_FIRST                   0x00000000U               /*!< Data is transmitted/recei
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_TRANSFER_MODE Transfer Mode
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
ARM GAS  /tmp/ccHQAV00.s 			page 189


 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_FULL_DUPLEX                 0x00000000U                          /*!< Full-Duplex mo
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_SIMPLEX_RX                  (SPI_CR1_RXONLY)                     /*!< Simplex Rx mod
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_HALF_DUPLEX_RX              (SPI_CR1_BIDIMODE)                   /*!< Half-Duplex Rx
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_HALF_DUPLEX_TX              (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)  /*!< Half-Duplex Tx
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_NSS_MODE Slave Select Pin Mode
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_NSS_SOFT                    (SPI_CR1_SSM)                     /*!< NSS managed inter
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_NSS_HARD_INPUT              0x00000000U                       /*!< NSS pin used in I
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_NSS_HARD_OUTPUT             (((uint32_t)SPI_CR2_SSOE << 16U)) /*!< NSS pin used in O
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_DATAWIDTH Datawidth
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_4BIT              (SPI_CR2_DS_0 | SPI_CR2_DS_1)                           
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_5BIT              (SPI_CR2_DS_2)                                          
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_6BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_0)                           
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_7BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1)                           
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_8BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0)            
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_9BIT              (SPI_CR2_DS_3)                                          
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_10BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_0)                           
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_11BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1)                           
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_12BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1 | SPI_CR2_DS_0)            
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_13BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2)                           
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_14BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_0)            
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_15BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1)            
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_16BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #if defined(USE_FULL_LL_DRIVER)
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_CRC_CALCULATION CRC Calculation
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CRCCALCULATION_DISABLE      0x00000000U               /*!< CRC calculation disabled 
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CRCCALCULATION_ENABLE       (SPI_CR1_CRCEN)           /*!< CRC calculation enabled  
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #endif /* USE_FULL_LL_DRIVER */
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_CRC_LENGTH CRC Length
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CRC_8BIT                    0x00000000U               /*!<  8-bit CRC length */
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_CRC_16BIT                   (SPI_CR1_CRCL)            /*!< 16-bit CRC length */
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
ARM GAS  /tmp/ccHQAV00.s 			page 190


 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_RX_FIFO_TH RX FIFO Threshold
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_RX_FIFO_TH_HALF             0x00000000U               /*!< RXNE event is generated i
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_RX_FIFO_TH_QUARTER          (SPI_CR2_FRXTH)           /*!< RXNE event is generated i
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_RX_FIFO RX FIFO Level
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_RX_FIFO_EMPTY               0x00000000U                       /*!< FIFO reception em
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_RX_FIFO_QUARTER_FULL        (SPI_SR_FRLVL_0)                  /*!< FIFO reception 1/
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_RX_FIFO_HALF_FULL           (SPI_SR_FRLVL_1)                  /*!< FIFO reception 1/
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_RX_FIFO_FULL                (SPI_SR_FRLVL_1 | SPI_SR_FRLVL_0) /*!< FIFO reception fu
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_TX_FIFO TX FIFO Level
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_TX_FIFO_EMPTY               0x00000000U                       /*!< FIFO transmission
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_TX_FIFO_QUARTER_FULL        (SPI_SR_FTLVL_0)                  /*!< FIFO transmission
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_TX_FIFO_HALF_FULL           (SPI_SR_FTLVL_1)                  /*!< FIFO transmission
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_TX_FIFO_FULL                (SPI_SR_FTLVL_1 | SPI_SR_FTLVL_0) /*!< FIFO transmission
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EC_DMA_PARITY DMA Parity
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DMA_PARITY_EVEN             0x00000000U   /*!< Select DMA parity Even */
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_DMA_PARITY_ODD              0x00000001U   /*!< Select DMA parity Odd  */
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Exported macro ------------------------------------------------------------*/
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Macros SPI Exported Macros
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EM_WRITE_READ Common Write and read registers Macros
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 191


 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Write a value in SPI register
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  __INSTANCE__ SPI Instance
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  __REG__ Register to be written
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  __VALUE__ Value to be written in the register
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Read a value in SPI register
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  __INSTANCE__ SPI Instance
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  __REG__ Register to be read
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Register value
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** #define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /* Exported functions --------------------------------------------------------*/
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Functions SPI Exported Functions
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_Configuration Configuration
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable SPI peripheral
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_Enable
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1554              		.loc 8 376 0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 8
 1557              		@ frame_needed = 1, uses_anonymous_args = 0
 1558              		@ link register save eliminated.
 1559 0000 80B4     		push	{r7}
 1560              	.LCFI146:
 1561              		.cfi_def_cfa_offset 4
 1562              		.cfi_offset 7, -4
 1563 0002 83B0     		sub	sp, sp, #12
 1564              	.LCFI147:
 1565              		.cfi_def_cfa_offset 16
 1566 0004 00AF     		add	r7, sp, #0
 1567              	.LCFI148:
 1568              		.cfi_def_cfa_register 7
 1569 0006 7860     		str	r0, [r7, #4]
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_SPE);
ARM GAS  /tmp/ccHQAV00.s 			page 192


 1570              		.loc 8 377 0
 1571 0008 7B68     		ldr	r3, [r7, #4]
 1572 000a 1B68     		ldr	r3, [r3]
 1573 000c 43F04002 		orr	r2, r3, #64
 1574 0010 7B68     		ldr	r3, [r7, #4]
 1575 0012 1A60     		str	r2, [r3]
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1576              		.loc 8 378 0
 1577 0014 0C37     		adds	r7, r7, #12
 1578              	.LCFI149:
 1579              		.cfi_def_cfa_offset 4
 1580 0016 BD46     		mov	sp, r7
 1581              	.LCFI150:
 1582              		.cfi_def_cfa_register 13
 1583              		@ sp needed
 1584 0018 5DF8047B 		ldr	r7, [sp], #4
 1585              	.LCFI151:
 1586              		.cfi_restore 7
 1587              		.cfi_def_cfa_offset 0
 1588 001c 7047     		bx	lr
 1589              		.cfi_endproc
 1590              	.LFE346:
 1592 001e 00BF     		.section	.text.LL_SPI_SetMode,"ax",%progbits
 1593              		.align	2
 1594              		.thumb
 1595              		.thumb_func
 1597              	LL_SPI_SetMode:
 1598              	.LFB349:
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable SPI peripheral
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   When disabling the SPI, follow the procedure described in the Reference Manual.
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_Disable
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if SPI peripheral is enabled
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_IsEnabled
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set SPI operation mode to Master or Slave
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing.
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          MSTR          LL_SPI_SetMode\n
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         CR1          SSI           LL_SPI_SetMode
ARM GAS  /tmp/ccHQAV00.s 			page 193


 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  Mode This parameter can be one of the following values:
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_MASTER
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_SLAVE
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode)
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1599              		.loc 8 415 0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 8
 1602              		@ frame_needed = 1, uses_anonymous_args = 0
 1603              		@ link register save eliminated.
 1604 0000 80B4     		push	{r7}
 1605              	.LCFI152:
 1606              		.cfi_def_cfa_offset 4
 1607              		.cfi_offset 7, -4
 1608 0002 83B0     		sub	sp, sp, #12
 1609              	.LCFI153:
 1610              		.cfi_def_cfa_offset 16
 1611 0004 00AF     		add	r7, sp, #0
 1612              	.LCFI154:
 1613              		.cfi_def_cfa_register 7
 1614 0006 7860     		str	r0, [r7, #4]
 1615 0008 3960     		str	r1, [r7]
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 1616              		.loc 8 416 0
 1617 000a 7B68     		ldr	r3, [r7, #4]
 1618 000c 1B68     		ldr	r3, [r3]
 1619 000e 23F48272 		bic	r2, r3, #260
 1620 0012 3B68     		ldr	r3, [r7]
 1621 0014 1A43     		orrs	r2, r2, r3
 1622 0016 7B68     		ldr	r3, [r7, #4]
 1623 0018 1A60     		str	r2, [r3]
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1624              		.loc 8 417 0
 1625 001a 0C37     		adds	r7, r7, #12
 1626              	.LCFI155:
 1627              		.cfi_def_cfa_offset 4
 1628 001c BD46     		mov	sp, r7
 1629              	.LCFI156:
 1630              		.cfi_def_cfa_register 13
 1631              		@ sp needed
 1632 001e 5DF8047B 		ldr	r7, [sp], #4
 1633              	.LCFI157:
 1634              		.cfi_restore 7
 1635              		.cfi_def_cfa_offset 0
 1636 0022 7047     		bx	lr
 1637              		.cfi_endproc
 1638              	.LFE349:
 1640              		.section	.text.LL_SPI_SetClockPhase,"ax",%progbits
 1641              		.align	2
 1642              		.thumb
 1643              		.thumb_func
 1645              	LL_SPI_SetClockPhase:
 1646              	.LFB353:
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 194


 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get SPI operation mode (Master or Slave)
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          MSTR          LL_SPI_GetMode\n
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         CR1          SSI           LL_SPI_GetMode
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_MASTER
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_SLAVE
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx)
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set serial protocol used
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          FRF           LL_SPI_SetStandard
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  Standard This parameter can be one of the following values:
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_TI
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get serial protocol used
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          FRF           LL_SPI_GetStandard
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_TI
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx)
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRF));
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set clock phase
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing.
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         This bit is not used in SPI TI mode.
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CPHA          LL_SPI_SetClockPhase
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  ClockPhase This parameter can be one of the following values:
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_1EDGE
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_2EDGE
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase)
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1647              		.loc 8 473 0
 1648              		.cfi_startproc
ARM GAS  /tmp/ccHQAV00.s 			page 195


 1649              		@ args = 0, pretend = 0, frame = 8
 1650              		@ frame_needed = 1, uses_anonymous_args = 0
 1651              		@ link register save eliminated.
 1652 0000 80B4     		push	{r7}
 1653              	.LCFI158:
 1654              		.cfi_def_cfa_offset 4
 1655              		.cfi_offset 7, -4
 1656 0002 83B0     		sub	sp, sp, #12
 1657              	.LCFI159:
 1658              		.cfi_def_cfa_offset 16
 1659 0004 00AF     		add	r7, sp, #0
 1660              	.LCFI160:
 1661              		.cfi_def_cfa_register 7
 1662 0006 7860     		str	r0, [r7, #4]
 1663 0008 3960     		str	r1, [r7]
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 1664              		.loc 8 474 0
 1665 000a 7B68     		ldr	r3, [r7, #4]
 1666 000c 1B68     		ldr	r3, [r3]
 1667 000e 23F00102 		bic	r2, r3, #1
 1668 0012 3B68     		ldr	r3, [r7]
 1669 0014 1A43     		orrs	r2, r2, r3
 1670 0016 7B68     		ldr	r3, [r7, #4]
 1671 0018 1A60     		str	r2, [r3]
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1672              		.loc 8 475 0
 1673 001a 0C37     		adds	r7, r7, #12
 1674              	.LCFI161:
 1675              		.cfi_def_cfa_offset 4
 1676 001c BD46     		mov	sp, r7
 1677              	.LCFI162:
 1678              		.cfi_def_cfa_register 13
 1679              		@ sp needed
 1680 001e 5DF8047B 		ldr	r7, [sp], #4
 1681              	.LCFI163:
 1682              		.cfi_restore 7
 1683              		.cfi_def_cfa_offset 0
 1684 0022 7047     		bx	lr
 1685              		.cfi_endproc
 1686              	.LFE353:
 1688              		.section	.text.LL_SPI_SetClockPolarity,"ax",%progbits
 1689              		.align	2
 1690              		.thumb
 1691              		.thumb_func
 1693              	LL_SPI_SetClockPolarity:
 1694              	.LFB355:
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get clock phase
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CPHA          LL_SPI_GetClockPhase
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_1EDGE
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_2EDGE
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx)
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 196


 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPHA));
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set clock polarity
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing.
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         This bit is not used in SPI TI mode.
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CPOL          LL_SPI_SetClockPolarity
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_LOW
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_HIGH
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1695              		.loc 8 502 0
 1696              		.cfi_startproc
 1697              		@ args = 0, pretend = 0, frame = 8
 1698              		@ frame_needed = 1, uses_anonymous_args = 0
 1699              		@ link register save eliminated.
 1700 0000 80B4     		push	{r7}
 1701              	.LCFI164:
 1702              		.cfi_def_cfa_offset 4
 1703              		.cfi_offset 7, -4
 1704 0002 83B0     		sub	sp, sp, #12
 1705              	.LCFI165:
 1706              		.cfi_def_cfa_offset 16
 1707 0004 00AF     		add	r7, sp, #0
 1708              	.LCFI166:
 1709              		.cfi_def_cfa_register 7
 1710 0006 7860     		str	r0, [r7, #4]
 1711 0008 3960     		str	r1, [r7]
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 1712              		.loc 8 503 0
 1713 000a 7B68     		ldr	r3, [r7, #4]
 1714 000c 1B68     		ldr	r3, [r3]
 1715 000e 23F00202 		bic	r2, r3, #2
 1716 0012 3B68     		ldr	r3, [r7]
 1717 0014 1A43     		orrs	r2, r2, r3
 1718 0016 7B68     		ldr	r3, [r7, #4]
 1719 0018 1A60     		str	r2, [r3]
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1720              		.loc 8 504 0
 1721 001a 0C37     		adds	r7, r7, #12
 1722              	.LCFI167:
 1723              		.cfi_def_cfa_offset 4
 1724 001c BD46     		mov	sp, r7
 1725              	.LCFI168:
 1726              		.cfi_def_cfa_register 13
 1727              		@ sp needed
 1728 001e 5DF8047B 		ldr	r7, [sp], #4
 1729              	.LCFI169:
 1730              		.cfi_restore 7
 1731              		.cfi_def_cfa_offset 0
 1732 0022 7047     		bx	lr
 1733              		.cfi_endproc
ARM GAS  /tmp/ccHQAV00.s 			page 197


 1734              	.LFE355:
 1736              		.section	.text.LL_SPI_SetBaudRatePrescaler,"ax",%progbits
 1737              		.align	2
 1738              		.thumb
 1739              		.thumb_func
 1741              	LL_SPI_SetBaudRatePrescaler:
 1742              	.LFB357:
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get clock polarity
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CPOL          LL_SPI_GetClockPolarity
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_LOW
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_HIGH
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx)
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPOL));
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set baud rate prescaler
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   These bits should not be changed when communication is ongoing. SPI BaudRate = fPCLK/Pr
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          BR            LL_SPI_SetBaudRatePrescaler
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  BaudRate This parameter can be one of the following values:
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1743              		.loc 8 536 0
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 8
 1746              		@ frame_needed = 1, uses_anonymous_args = 0
 1747              		@ link register save eliminated.
 1748 0000 80B4     		push	{r7}
 1749              	.LCFI170:
 1750              		.cfi_def_cfa_offset 4
 1751              		.cfi_offset 7, -4
 1752 0002 83B0     		sub	sp, sp, #12
 1753              	.LCFI171:
 1754              		.cfi_def_cfa_offset 16
 1755 0004 00AF     		add	r7, sp, #0
 1756              	.LCFI172:
 1757              		.cfi_def_cfa_register 7
 1758 0006 7860     		str	r0, [r7, #4]
 1759 0008 3960     		str	r1, [r7]
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
ARM GAS  /tmp/ccHQAV00.s 			page 198


 1760              		.loc 8 537 0
 1761 000a 7B68     		ldr	r3, [r7, #4]
 1762 000c 1B68     		ldr	r3, [r3]
 1763 000e 23F03802 		bic	r2, r3, #56
 1764 0012 3B68     		ldr	r3, [r7]
 1765 0014 1A43     		orrs	r2, r2, r3
 1766 0016 7B68     		ldr	r3, [r7, #4]
 1767 0018 1A60     		str	r2, [r3]
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1768              		.loc 8 538 0
 1769 001a 0C37     		adds	r7, r7, #12
 1770              	.LCFI173:
 1771              		.cfi_def_cfa_offset 4
 1772 001c BD46     		mov	sp, r7
 1773              	.LCFI174:
 1774              		.cfi_def_cfa_register 13
 1775              		@ sp needed
 1776 001e 5DF8047B 		ldr	r7, [sp], #4
 1777              	.LCFI175:
 1778              		.cfi_restore 7
 1779              		.cfi_def_cfa_offset 0
 1780 0022 7047     		bx	lr
 1781              		.cfi_endproc
 1782              	.LFE357:
 1784              		.section	.text.LL_SPI_SetTransferDirection,"ax",%progbits
 1785              		.align	2
 1786              		.thumb
 1787              		.thumb_func
 1789              	LL_SPI_SetTransferDirection:
 1790              	.LFB361:
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get baud rate prescaler
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          BR            LL_SPI_GetBaudRatePrescaler
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx)
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_BR));
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set transfer bit order
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing. This bit is not used in S
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          LSBFIRST      LL_SPI_SetTransferBitOrder
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  BitOrder This parameter can be one of the following values:
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_LSB_FIRST
ARM GAS  /tmp/ccHQAV00.s 			page 199


 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_MSB_FIRST
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder)
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get transfer bit order
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          LSBFIRST      LL_SPI_GetTransferBitOrder
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_LSB_FIRST
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_MSB_FIRST
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx)
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_LSBFIRST));
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set transfer direction mode
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   For Half-Duplex mode, Rx Direction is set by default.
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         In master mode, the MOSI pin is used and in slave mode, the MISO pin is used for Half-D
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          RXONLY        LL_SPI_SetTransferDirection\n
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         CR1          BIDIMODE      LL_SPI_SetTransferDirection\n
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         CR1          BIDIOE        LL_SPI_SetTransferDirection
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  TransferDirection This parameter can be one of the following values:
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_FULL_DUPLEX
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_SIMPLEX_RX
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_RX
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_TX
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1791              		.loc 8 603 0
 1792              		.cfi_startproc
 1793              		@ args = 0, pretend = 0, frame = 8
 1794              		@ frame_needed = 1, uses_anonymous_args = 0
 1795              		@ link register save eliminated.
 1796 0000 80B4     		push	{r7}
 1797              	.LCFI176:
 1798              		.cfi_def_cfa_offset 4
 1799              		.cfi_offset 7, -4
 1800 0002 83B0     		sub	sp, sp, #12
 1801              	.LCFI177:
 1802              		.cfi_def_cfa_offset 16
 1803 0004 00AF     		add	r7, sp, #0
 1804              	.LCFI178:
 1805              		.cfi_def_cfa_register 7
 1806 0006 7860     		str	r0, [r7, #4]
 1807 0008 3960     		str	r1, [r7]
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 1808              		.loc 8 604 0
ARM GAS  /tmp/ccHQAV00.s 			page 200


 1809 000a 7B68     		ldr	r3, [r7, #4]
 1810 000c 1B68     		ldr	r3, [r3]
 1811 000e 23F44442 		bic	r2, r3, #50176
 1812 0012 3B68     		ldr	r3, [r7]
 1813 0014 1A43     		orrs	r2, r2, r3
 1814 0016 7B68     		ldr	r3, [r7, #4]
 1815 0018 1A60     		str	r2, [r3]
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1816              		.loc 8 605 0
 1817 001a 0C37     		adds	r7, r7, #12
 1818              	.LCFI179:
 1819              		.cfi_def_cfa_offset 4
 1820 001c BD46     		mov	sp, r7
 1821              	.LCFI180:
 1822              		.cfi_def_cfa_register 13
 1823              		@ sp needed
 1824 001e 5DF8047B 		ldr	r7, [sp], #4
 1825              	.LCFI181:
 1826              		.cfi_restore 7
 1827              		.cfi_def_cfa_offset 0
 1828 0022 7047     		bx	lr
 1829              		.cfi_endproc
 1830              	.LFE361:
 1832              		.section	.text.LL_SPI_SetDataWidth,"ax",%progbits
 1833              		.align	2
 1834              		.thumb
 1835              		.thumb_func
 1837              	LL_SPI_SetDataWidth:
 1838              	.LFB363:
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get transfer direction mode
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          RXONLY        LL_SPI_GetTransferDirection\n
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         CR1          BIDIMODE      LL_SPI_GetTransferDirection\n
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         CR1          BIDIOE        LL_SPI_GetTransferDirection
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_FULL_DUPLEX
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_SIMPLEX_RX
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_RX
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_TX
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx)
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE));
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set frame data width
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          DS            LL_SPI_SetDataWidth
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  DataWidth This parameter can be one of the following values:
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_4BIT
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_5BIT
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_6BIT
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_7BIT
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_8BIT
ARM GAS  /tmp/ccHQAV00.s 			page 201


 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_9BIT
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_10BIT
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_11BIT
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_12BIT
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_13BIT
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_14BIT
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_15BIT
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_16BIT
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth)
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1839              		.loc 8 645 0
 1840              		.cfi_startproc
 1841              		@ args = 0, pretend = 0, frame = 8
 1842              		@ frame_needed = 1, uses_anonymous_args = 0
 1843              		@ link register save eliminated.
 1844 0000 80B4     		push	{r7}
 1845              	.LCFI182:
 1846              		.cfi_def_cfa_offset 4
 1847              		.cfi_offset 7, -4
 1848 0002 83B0     		sub	sp, sp, #12
 1849              	.LCFI183:
 1850              		.cfi_def_cfa_offset 16
 1851 0004 00AF     		add	r7, sp, #0
 1852              	.LCFI184:
 1853              		.cfi_def_cfa_register 7
 1854 0006 7860     		str	r0, [r7, #4]
 1855 0008 3960     		str	r1, [r7]
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 1856              		.loc 8 646 0
 1857 000a 7B68     		ldr	r3, [r7, #4]
 1858 000c 5B68     		ldr	r3, [r3, #4]
 1859 000e 23F47062 		bic	r2, r3, #3840
 1860 0012 3B68     		ldr	r3, [r7]
 1861 0014 1A43     		orrs	r2, r2, r3
 1862 0016 7B68     		ldr	r3, [r7, #4]
 1863 0018 5A60     		str	r2, [r3, #4]
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1864              		.loc 8 647 0
 1865 001a 0C37     		adds	r7, r7, #12
 1866              	.LCFI185:
 1867              		.cfi_def_cfa_offset 4
 1868 001c BD46     		mov	sp, r7
 1869              	.LCFI186:
 1870              		.cfi_def_cfa_register 13
 1871              		@ sp needed
 1872 001e 5DF8047B 		ldr	r7, [sp], #4
 1873              	.LCFI187:
 1874              		.cfi_restore 7
 1875              		.cfi_def_cfa_offset 0
 1876 0022 7047     		bx	lr
 1877              		.cfi_endproc
 1878              	.LFE363:
 1880              		.section	.text.LL_SPI_SetRxFIFOThreshold,"ax",%progbits
 1881              		.align	2
 1882              		.thumb
ARM GAS  /tmp/ccHQAV00.s 			page 202


 1883              		.thumb_func
 1885              	LL_SPI_SetRxFIFOThreshold:
 1886              	.LFB365:
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get frame data width
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          DS            LL_SPI_GetDataWidth
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_4BIT
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_5BIT
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_6BIT
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_7BIT
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_8BIT
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_9BIT
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_10BIT
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_11BIT
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_12BIT
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_13BIT
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_14BIT
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_15BIT
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_16BIT
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx)
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_DS));
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set threshold of RXFIFO that triggers an RXNE event
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          FRXTH         LL_SPI_SetRxFIFOThreshold
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  Threshold This parameter can be one of the following values:
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1887              		.loc 8 683 0
 1888              		.cfi_startproc
 1889              		@ args = 0, pretend = 0, frame = 8
 1890              		@ frame_needed = 1, uses_anonymous_args = 0
 1891              		@ link register save eliminated.
 1892 0000 80B4     		push	{r7}
 1893              	.LCFI188:
 1894              		.cfi_def_cfa_offset 4
 1895              		.cfi_offset 7, -4
 1896 0002 83B0     		sub	sp, sp, #12
 1897              	.LCFI189:
 1898              		.cfi_def_cfa_offset 16
 1899 0004 00AF     		add	r7, sp, #0
 1900              	.LCFI190:
 1901              		.cfi_def_cfa_register 7
 1902 0006 7860     		str	r0, [r7, #4]
 1903 0008 3960     		str	r1, [r7]
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
ARM GAS  /tmp/ccHQAV00.s 			page 203


 1904              		.loc 8 684 0
 1905 000a 7B68     		ldr	r3, [r7, #4]
 1906 000c 5B68     		ldr	r3, [r3, #4]
 1907 000e 23F48052 		bic	r2, r3, #4096
 1908 0012 3B68     		ldr	r3, [r7]
 1909 0014 1A43     		orrs	r2, r2, r3
 1910 0016 7B68     		ldr	r3, [r7, #4]
 1911 0018 5A60     		str	r2, [r3, #4]
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1912              		.loc 8 685 0
 1913 001a 0C37     		adds	r7, r7, #12
 1914              	.LCFI191:
 1915              		.cfi_def_cfa_offset 4
 1916 001c BD46     		mov	sp, r7
 1917              	.LCFI192:
 1918              		.cfi_def_cfa_register 13
 1919              		@ sp needed
 1920 001e 5DF8047B 		ldr	r7, [sp], #4
 1921              	.LCFI193:
 1922              		.cfi_restore 7
 1923              		.cfi_def_cfa_offset 0
 1924 0022 7047     		bx	lr
 1925              		.cfi_endproc
 1926              	.LFE365:
 1928              		.section	.text.LL_SPI_SetNSSMode,"ax",%progbits
 1929              		.align	2
 1930              		.thumb
 1931              		.thumb_func
 1933              	LL_SPI_SetNSSMode:
 1934              	.LFB377:
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get threshold of RXFIFO that triggers an RXNE event
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          FRXTH         LL_SPI_GetRxFIFOThreshold
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(SPI_TypeDef *SPIx)
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRXTH));
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_CRC_Management CRC Management
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable CRC
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CRCEN         LL_SPI_EnableCRC
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
ARM GAS  /tmp/ccHQAV00.s 			page 204


 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx)
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable CRC
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CRCEN         LL_SPI_DisableCRC
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if CRC is enabled
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CRCEN         LL_SPI_IsEnabledCRC
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx)
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR1, SPI_CR1_CRCEN) == (SPI_CR1_CRCEN));
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set CRC Length
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CRCL          LL_SPI_SetCRCWidth
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  CRCLength This parameter can be one of the following values:
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_CRC_8BIT
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_CRC_16BIT
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetCRCWidth(SPI_TypeDef *SPIx, uint32_t CRCLength)
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_CRCL, CRCLength);
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get CRC Length
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CRCL          LL_SPI_GetCRCWidth
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_CRC_8BIT
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_CRC_16BIT
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(SPI_TypeDef *SPIx)
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CRCL));
ARM GAS  /tmp/ccHQAV00.s 			page 205


 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set CRCNext to transfer CRC on the line
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit has to be written as soon as the last data is written in the SPIx_DR register.
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          CRCNEXT       LL_SPI_SetCRCNext
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx)
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_CRCNEXT);
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set polynomial for CRC calculation
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CRCPR        CRCPOLY       LL_SPI_SetCRCPolynomial
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get polynomial for CRC calculation
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CRCPR        CRCPOLY       LL_SPI_GetCRCPolynomial
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx)
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_REG(SPIx->CRCPR));
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get Rx CRC
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll RXCRCR       RXCRC         LL_SPI_GetRxCRC
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx)
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_REG(SPIx->RXCRCR));
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get Tx CRC
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll TXCRCR       TXCRC         LL_SPI_GetTxCRC
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx)
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_REG(SPIx->TXCRCR));
ARM GAS  /tmp/ccHQAV00.s 			page 206


 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_NSS_Management Slave Select Pin Management
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set NSS mode
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   LL_SPI_NSS_SOFT Mode is not used in SPI TI mode.
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          SSM           LL_SPI_SetNSSMode\n
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          SSOE          LL_SPI_SetNSSMode
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  NSS This parameter can be one of the following values:
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_SOFT
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_INPUT
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1935              		.loc 8 850 0
 1936              		.cfi_startproc
 1937              		@ args = 0, pretend = 0, frame = 8
 1938              		@ frame_needed = 1, uses_anonymous_args = 0
 1939              		@ link register save eliminated.
 1940 0000 80B4     		push	{r7}
 1941              	.LCFI194:
 1942              		.cfi_def_cfa_offset 4
 1943              		.cfi_offset 7, -4
 1944 0002 83B0     		sub	sp, sp, #12
 1945              	.LCFI195:
 1946              		.cfi_def_cfa_offset 16
 1947 0004 00AF     		add	r7, sp, #0
 1948              	.LCFI196:
 1949              		.cfi_def_cfa_register 7
 1950 0006 7860     		str	r0, [r7, #4]
 1951 0008 3960     		str	r1, [r7]
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 1952              		.loc 8 851 0
 1953 000a 7B68     		ldr	r3, [r7, #4]
 1954 000c 1B68     		ldr	r3, [r3]
 1955 000e 23F40072 		bic	r2, r3, #512
 1956 0012 3B68     		ldr	r3, [r7]
 1957 0014 1A43     		orrs	r2, r2, r3
 1958 0016 7B68     		ldr	r3, [r7, #4]
 1959 0018 1A60     		str	r2, [r3]
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 1960              		.loc 8 852 0
 1961 001a 7B68     		ldr	r3, [r7, #4]
 1962 001c 5B68     		ldr	r3, [r3, #4]
 1963 001e 23F00402 		bic	r2, r3, #4
 1964 0022 3B68     		ldr	r3, [r7]
 1965 0024 1B0C     		lsrs	r3, r3, #16
ARM GAS  /tmp/ccHQAV00.s 			page 207


 1966 0026 1A43     		orrs	r2, r2, r3
 1967 0028 7B68     		ldr	r3, [r7, #4]
 1968 002a 5A60     		str	r2, [r3, #4]
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 1969              		.loc 8 853 0
 1970 002c 0C37     		adds	r7, r7, #12
 1971              	.LCFI197:
 1972              		.cfi_def_cfa_offset 4
 1973 002e BD46     		mov	sp, r7
 1974              	.LCFI198:
 1975              		.cfi_def_cfa_register 13
 1976              		@ sp needed
 1977 0030 5DF8047B 		ldr	r7, [sp], #4
 1978              	.LCFI199:
 1979              		.cfi_restore 7
 1980              		.cfi_def_cfa_offset 0
 1981 0034 7047     		bx	lr
 1982              		.cfi_endproc
 1983              	.LFE377:
 1985 0036 00BF     		.section	.text.LL_SPI_EnableIT_ERR,"ax",%progbits
 1986              		.align	2
 1987              		.thumb
 1988              		.thumb_func
 1990              	LL_SPI_EnableIT_ERR:
 1991              	.LFB395:
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get NSS mode
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR1          SSM           LL_SPI_GetNSSMode\n
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          SSOE          LL_SPI_GetNSSMode
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_SOFT
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_INPUT
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx)
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   register uint32_t Ssm  = (READ_BIT(SPIx->CR1, SPI_CR1_SSM));
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   register uint32_t Ssoe = (READ_BIT(SPIx->CR2,  SPI_CR2_SSOE) << 16U);
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (Ssm | Ssoe);
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable NSS pulse management
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing. This bit is not used in S
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          NSSP          LL_SPI_EnableNSSPulseMgt
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable NSS pulse management
ARM GAS  /tmp/ccHQAV00.s 			page 208


 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing. This bit is not used in S
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if NSS pulse is enabled
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing. This bit is not used in S
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          NSSP          LL_SPI_IsEnabledNSSPulse
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(SPI_TypeDef *SPIx)
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR2, SPI_CR2_NSSP) == (SPI_CR2_NSSP));
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_FLAG_Management FLAG Management
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if Rx buffer is not empty
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE));
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if Tx buffer is empty
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE));
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get CRC error flag
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           CRCERR        LL_SPI_IsActiveFlag_CRCERR
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/ccHQAV00.s 			page 209


 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx)
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_CRCERR) == (SPI_SR_CRCERR));
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get mode fault error flag
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           MODF          LL_SPI_IsActiveFlag_MODF
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx)
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF));
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get overrun error flag
 962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           OVR           LL_SPI_IsActiveFlag_OVR
 963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
 967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR));
 969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get busy flag
 973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   The BSY flag is cleared under any one of the following conditions:
 974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * -When the SPI is correctly disabled
 975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * -When a fault is detected in Master mode (MODF bit set to 1)
 976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * -In Master mode, when it finishes a data transmission and no new data is ready to be
 977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * sent
 978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * -In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between
 979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * each data transfer.
 980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
 981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
 985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY));
 987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
 989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
 990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get frame format error flag
 991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           FRE           LL_SPI_IsActiveFlag_FRE
 992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
 993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
 995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx)
 996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->SR, SPI_SR_FRE) == (SPI_SR_FRE));
 998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
ARM GAS  /tmp/ccHQAV00.s 			page 210


1000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get FIFO reception Level
1002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           FRLVL         LL_SPI_GetRxFIFOLevel
1003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
1005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_EMPTY
1006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_QUARTER_FULL
1007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_HALF_FULL
1008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_RX_FIFO_FULL
1009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(SPI_TypeDef *SPIx)
1011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FRLVL));
1013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get FIFO Transmission Level
1017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           FTLVL         LL_SPI_GetTxFIFOLevel
1018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
1020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_TX_FIFO_EMPTY
1021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_TX_FIFO_QUARTER_FULL
1022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_TX_FIFO_HALF_FULL
1023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_TX_FIFO_FULL
1024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx)
1026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
1028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Clear CRC error flag
1032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           CRCERR        LL_SPI_ClearFlag_CRCERR
1033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx)
1037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->SR, SPI_SR_CRCERR);
1039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Clear mode fault error flag
1043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   Clearing this flag is done by a read access to the SPIx_SR
1044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         register followed by a write access to the SPIx_CR1 register
1045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           MODF          LL_SPI_ClearFlag_MODF
1046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx)
1050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   __IO uint32_t tmpreg;
1052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   tmpreg = SPIx->SR;
1053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   (void) tmpreg;
1054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   tmpreg = CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
1055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   (void) tmpreg;
1056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 211


1057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Clear overrun error flag
1060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   Clearing this flag is done by a read access to the SPIx_DR
1061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         register followed by a read access to the SPIx_SR register
1062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           OVR           LL_SPI_ClearFlag_OVR
1063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
1067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   __IO uint32_t tmpreg;
1069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   tmpreg = SPIx->DR;
1070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   (void) tmpreg;
1071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   tmpreg = SPIx->SR;
1072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   (void) tmpreg;
1073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Clear frame format error flag
1077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   Clearing this flag is done by reading SPIx_SR register
1078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll SR           FRE           LL_SPI_ClearFlag_FRE
1079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx)
1083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   __IO uint32_t tmpreg;
1085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   tmpreg = SPIx->SR;
1086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   (void) tmpreg;
1087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
1091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_IT_Management Interrupt Management
1094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
1095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable error interrupt
1099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit controls the generation of an interrupt when an error condition occurs (CRCERR
1100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          ERRIE         LL_SPI_EnableIT_ERR
1101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx)
1105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 1992              		.loc 8 1105 0
 1993              		.cfi_startproc
 1994              		@ args = 0, pretend = 0, frame = 8
 1995              		@ frame_needed = 1, uses_anonymous_args = 0
 1996              		@ link register save eliminated.
 1997 0000 80B4     		push	{r7}
 1998              	.LCFI200:
 1999              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccHQAV00.s 			page 212


 2000              		.cfi_offset 7, -4
 2001 0002 83B0     		sub	sp, sp, #12
 2002              	.LCFI201:
 2003              		.cfi_def_cfa_offset 16
 2004 0004 00AF     		add	r7, sp, #0
 2005              	.LCFI202:
 2006              		.cfi_def_cfa_register 7
 2007 0006 7860     		str	r0, [r7, #4]
1106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 2008              		.loc 8 1106 0
 2009 0008 7B68     		ldr	r3, [r7, #4]
 2010 000a 5B68     		ldr	r3, [r3, #4]
 2011 000c 43F02002 		orr	r2, r3, #32
 2012 0010 7B68     		ldr	r3, [r7, #4]
 2013 0012 5A60     		str	r2, [r3, #4]
1107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2014              		.loc 8 1107 0
 2015 0014 0C37     		adds	r7, r7, #12
 2016              	.LCFI203:
 2017              		.cfi_def_cfa_offset 4
 2018 0016 BD46     		mov	sp, r7
 2019              	.LCFI204:
 2020              		.cfi_def_cfa_register 13
 2021              		@ sp needed
 2022 0018 5DF8047B 		ldr	r7, [sp], #4
 2023              	.LCFI205:
 2024              		.cfi_restore 7
 2025              		.cfi_def_cfa_offset 0
 2026 001c 7047     		bx	lr
 2027              		.cfi_endproc
 2028              	.LFE395:
 2030 001e 00BF     		.section	.text.LL_SPI_EnableIT_RXNE,"ax",%progbits
 2031              		.align	2
 2032              		.thumb
 2033              		.thumb_func
 2035              	LL_SPI_EnableIT_RXNE:
 2036              	.LFB396:
1108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable Rx buffer not empty interrupt
1111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          RXNEIE        LL_SPI_EnableIT_RXNE
1112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)
1116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 2037              		.loc 8 1116 0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 8
 2040              		@ frame_needed = 1, uses_anonymous_args = 0
 2041              		@ link register save eliminated.
 2042 0000 80B4     		push	{r7}
 2043              	.LCFI206:
 2044              		.cfi_def_cfa_offset 4
 2045              		.cfi_offset 7, -4
 2046 0002 83B0     		sub	sp, sp, #12
 2047              	.LCFI207:
ARM GAS  /tmp/ccHQAV00.s 			page 213


 2048              		.cfi_def_cfa_offset 16
 2049 0004 00AF     		add	r7, sp, #0
 2050              	.LCFI208:
 2051              		.cfi_def_cfa_register 7
 2052 0006 7860     		str	r0, [r7, #4]
1117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 2053              		.loc 8 1117 0
 2054 0008 7B68     		ldr	r3, [r7, #4]
 2055 000a 5B68     		ldr	r3, [r3, #4]
 2056 000c 43F04002 		orr	r2, r3, #64
 2057 0010 7B68     		ldr	r3, [r7, #4]
 2058 0012 5A60     		str	r2, [r3, #4]
1118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2059              		.loc 8 1118 0
 2060 0014 0C37     		adds	r7, r7, #12
 2061              	.LCFI209:
 2062              		.cfi_def_cfa_offset 4
 2063 0016 BD46     		mov	sp, r7
 2064              	.LCFI210:
 2065              		.cfi_def_cfa_register 13
 2066              		@ sp needed
 2067 0018 5DF8047B 		ldr	r7, [sp], #4
 2068              	.LCFI211:
 2069              		.cfi_restore 7
 2070              		.cfi_def_cfa_offset 0
 2071 001c 7047     		bx	lr
 2072              		.cfi_endproc
 2073              	.LFE396:
 2075 001e 00BF     		.section	.text.LL_SPI_EnableIT_TXE,"ax",%progbits
 2076              		.align	2
 2077              		.thumb
 2078              		.thumb_func
 2080              	LL_SPI_EnableIT_TXE:
 2081              	.LFB397:
1119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable Tx buffer empty interrupt
1122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          TXEIE         LL_SPI_EnableIT_TXE
1123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx)
1127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 2082              		.loc 8 1127 0
 2083              		.cfi_startproc
 2084              		@ args = 0, pretend = 0, frame = 8
 2085              		@ frame_needed = 1, uses_anonymous_args = 0
 2086              		@ link register save eliminated.
 2087 0000 80B4     		push	{r7}
 2088              	.LCFI212:
 2089              		.cfi_def_cfa_offset 4
 2090              		.cfi_offset 7, -4
 2091 0002 83B0     		sub	sp, sp, #12
 2092              	.LCFI213:
 2093              		.cfi_def_cfa_offset 16
 2094 0004 00AF     		add	r7, sp, #0
 2095              	.LCFI214:
ARM GAS  /tmp/ccHQAV00.s 			page 214


 2096              		.cfi_def_cfa_register 7
 2097 0006 7860     		str	r0, [r7, #4]
1128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 2098              		.loc 8 1128 0
 2099 0008 7B68     		ldr	r3, [r7, #4]
 2100 000a 5B68     		ldr	r3, [r3, #4]
 2101 000c 43F08002 		orr	r2, r3, #128
 2102 0010 7B68     		ldr	r3, [r7, #4]
 2103 0012 5A60     		str	r2, [r3, #4]
1129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2104              		.loc 8 1129 0
 2105 0014 0C37     		adds	r7, r7, #12
 2106              	.LCFI215:
 2107              		.cfi_def_cfa_offset 4
 2108 0016 BD46     		mov	sp, r7
 2109              	.LCFI216:
 2110              		.cfi_def_cfa_register 13
 2111              		@ sp needed
 2112 0018 5DF8047B 		ldr	r7, [sp], #4
 2113              	.LCFI217:
 2114              		.cfi_restore 7
 2115              		.cfi_def_cfa_offset 0
 2116 001c 7047     		bx	lr
 2117              		.cfi_endproc
 2118              	.LFE397:
 2120 001e 00BF     		.section	.text.LL_SPI_DisableIT_RXNE,"ax",%progbits
 2121              		.align	2
 2122              		.thumb
 2123              		.thumb_func
 2125              	LL_SPI_DisableIT_RXNE:
 2126              	.LFB399:
1130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable error interrupt
1133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @note   This bit controls the generation of an interrupt when an error condition occurs (CRCERR
1134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          ERRIE         LL_SPI_DisableIT_ERR
1135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx)
1139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
1141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable Rx buffer not empty interrupt
1145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          RXNEIE        LL_SPI_DisableIT_RXNE
1146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx)
1150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 2127              		.loc 8 1150 0
 2128              		.cfi_startproc
 2129              		@ args = 0, pretend = 0, frame = 8
 2130              		@ frame_needed = 1, uses_anonymous_args = 0
 2131              		@ link register save eliminated.
ARM GAS  /tmp/ccHQAV00.s 			page 215


 2132 0000 80B4     		push	{r7}
 2133              	.LCFI218:
 2134              		.cfi_def_cfa_offset 4
 2135              		.cfi_offset 7, -4
 2136 0002 83B0     		sub	sp, sp, #12
 2137              	.LCFI219:
 2138              		.cfi_def_cfa_offset 16
 2139 0004 00AF     		add	r7, sp, #0
 2140              	.LCFI220:
 2141              		.cfi_def_cfa_register 7
 2142 0006 7860     		str	r0, [r7, #4]
1151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 2143              		.loc 8 1151 0
 2144 0008 7B68     		ldr	r3, [r7, #4]
 2145 000a 5B68     		ldr	r3, [r3, #4]
 2146 000c 23F04002 		bic	r2, r3, #64
 2147 0010 7B68     		ldr	r3, [r7, #4]
 2148 0012 5A60     		str	r2, [r3, #4]
1152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2149              		.loc 8 1152 0
 2150 0014 0C37     		adds	r7, r7, #12
 2151              	.LCFI221:
 2152              		.cfi_def_cfa_offset 4
 2153 0016 BD46     		mov	sp, r7
 2154              	.LCFI222:
 2155              		.cfi_def_cfa_register 13
 2156              		@ sp needed
 2157 0018 5DF8047B 		ldr	r7, [sp], #4
 2158              	.LCFI223:
 2159              		.cfi_restore 7
 2160              		.cfi_def_cfa_offset 0
 2161 001c 7047     		bx	lr
 2162              		.cfi_endproc
 2163              	.LFE399:
 2165 001e 00BF     		.section	.text.LL_SPI_DisableIT_TXE,"ax",%progbits
 2166              		.align	2
 2167              		.thumb
 2168              		.thumb_func
 2170              	LL_SPI_DisableIT_TXE:
 2171              	.LFB400:
1153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable Tx buffer empty interrupt
1156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          TXEIE         LL_SPI_DisableIT_TXE
1157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx)
1161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 2172              		.loc 8 1161 0
 2173              		.cfi_startproc
 2174              		@ args = 0, pretend = 0, frame = 8
 2175              		@ frame_needed = 1, uses_anonymous_args = 0
 2176              		@ link register save eliminated.
 2177 0000 80B4     		push	{r7}
 2178              	.LCFI224:
 2179              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccHQAV00.s 			page 216


 2180              		.cfi_offset 7, -4
 2181 0002 83B0     		sub	sp, sp, #12
 2182              	.LCFI225:
 2183              		.cfi_def_cfa_offset 16
 2184 0004 00AF     		add	r7, sp, #0
 2185              	.LCFI226:
 2186              		.cfi_def_cfa_register 7
 2187 0006 7860     		str	r0, [r7, #4]
1162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 2188              		.loc 8 1162 0
 2189 0008 7B68     		ldr	r3, [r7, #4]
 2190 000a 5B68     		ldr	r3, [r3, #4]
 2191 000c 23F08002 		bic	r2, r3, #128
 2192 0010 7B68     		ldr	r3, [r7, #4]
 2193 0012 5A60     		str	r2, [r3, #4]
1163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2194              		.loc 8 1163 0
 2195 0014 0C37     		adds	r7, r7, #12
 2196              	.LCFI227:
 2197              		.cfi_def_cfa_offset 4
 2198 0016 BD46     		mov	sp, r7
 2199              	.LCFI228:
 2200              		.cfi_def_cfa_register 13
 2201              		@ sp needed
 2202 0018 5DF8047B 		ldr	r7, [sp], #4
 2203              	.LCFI229:
 2204              		.cfi_restore 7
 2205              		.cfi_def_cfa_offset 0
 2206 001c 7047     		bx	lr
 2207              		.cfi_endproc
 2208              	.LFE400:
 2210 001e 00BF     		.section	.text.LL_SPI_ReceiveData8,"ax",%progbits
 2211              		.align	2
 2212              		.thumb
 2213              		.thumb_func
 2215              	LL_SPI_ReceiveData8:
 2216              	.LFB415:
1164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if error interrupt is enabled
1167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          ERRIE         LL_SPI_IsEnabledIT_ERR
1168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx)
1172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR2, SPI_CR2_ERRIE) == (SPI_CR2_ERRIE));
1174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if Rx buffer not empty interrupt is enabled
1178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          RXNEIE        LL_SPI_IsEnabledIT_RXNE
1179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)
1183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
ARM GAS  /tmp/ccHQAV00.s 			page 217


1184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE));
1185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if Tx buffer empty interrupt
1189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          TXEIE         LL_SPI_IsEnabledIT_TXE
1190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx)
1194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR2, SPI_CR2_TXEIE) == (SPI_CR2_TXEIE));
1196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
1200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_DMA_Management DMA Management
1203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
1204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable DMA Rx
1208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
1209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
1213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
1215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable DMA Rx
1219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          RXDMAEN       LL_SPI_DisableDMAReq_RX
1220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx)
1224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
1226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if DMA Rx is enabled
1230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          RXDMAEN       LL_SPI_IsEnabledDMAReq_RX
1231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)
1235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR2, SPI_CR2_RXDMAEN) == (SPI_CR2_RXDMAEN));
1237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Enable DMA Tx
ARM GAS  /tmp/ccHQAV00.s 			page 218


1241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
1242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
1246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
1248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Disable DMA Tx
1252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          TXDMAEN       LL_SPI_DisableDMAReq_TX
1253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx)
1257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
1259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Check if DMA Tx is enabled
1263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          TXDMAEN       LL_SPI_IsEnabledDMAReq_TX
1264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)
1268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (READ_BIT(SPIx->CR2, SPI_CR2_TXDMAEN) == (SPI_CR2_TXDMAEN));
1270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set parity of  Last DMA reception
1274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          LDMARX        LL_SPI_SetDMAParity_RX
1275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  Parity This parameter can be one of the following values:
1277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_ODD
1278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_EVEN
1279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetDMAParity_RX(SPI_TypeDef *SPIx, uint32_t Parity)
1282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_LDMARX, (Parity << SPI_CR2_LDMARX_Pos));
1284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get parity configuration for  Last DMA reception
1288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          LDMARX        LL_SPI_GetDMAParity_RX
1289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
1291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_ODD
1292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_EVEN
1293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(SPI_TypeDef *SPIx)
1295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMARX) >> SPI_CR2_LDMARX_Pos);
1297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
ARM GAS  /tmp/ccHQAV00.s 			page 219


1298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Set parity of  Last DMA transmission
1301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          LDMATX        LL_SPI_SetDMAParity_TX
1302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  Parity This parameter can be one of the following values:
1304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_ODD
1305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_EVEN
1306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetDMAParity_TX(SPI_TypeDef *SPIx, uint32_t Parity)
1309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_LDMATX, (Parity << SPI_CR2_LDMATX_Pos));
1311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get parity configuration for Last DMA transmission
1315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll CR2          LDMATX        LL_SPI_GetDMAParity_TX
1316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
1318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_ODD
1319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *         @arg @ref LL_SPI_DMA_PARITY_EVEN
1320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(SPI_TypeDef *SPIx)
1322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMATX) >> SPI_CR2_LDMATX_Pos);
1324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Get the data register address used for DMA transfer
1328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
1329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval Address of data register
1331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
1333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint32_t) & (SPIx->DR);
1335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @}
1339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /** @defgroup SPI_LL_EF_DATA_Management DATA Management
1342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @{
1343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Read 8-Bits in the data register
1347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_ReceiveData8
1348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
1350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
1352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 2217              		.loc 8 1352 0
 2218              		.cfi_startproc
ARM GAS  /tmp/ccHQAV00.s 			page 220


 2219              		@ args = 0, pretend = 0, frame = 8
 2220              		@ frame_needed = 1, uses_anonymous_args = 0
 2221              		@ link register save eliminated.
 2222 0000 80B4     		push	{r7}
 2223              	.LCFI230:
 2224              		.cfi_def_cfa_offset 4
 2225              		.cfi_offset 7, -4
 2226 0002 83B0     		sub	sp, sp, #12
 2227              	.LCFI231:
 2228              		.cfi_def_cfa_offset 16
 2229 0004 00AF     		add	r7, sp, #0
 2230              	.LCFI232:
 2231              		.cfi_def_cfa_register 7
 2232 0006 7860     		str	r0, [r7, #4]
1353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint8_t)(READ_REG(SPIx->DR));
 2233              		.loc 8 1353 0
 2234 0008 7B68     		ldr	r3, [r7, #4]
 2235 000a DB68     		ldr	r3, [r3, #12]
 2236 000c DBB2     		uxtb	r3, r3
1354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2237              		.loc 8 1354 0
 2238 000e 1846     		mov	r0, r3
 2239 0010 0C37     		adds	r7, r7, #12
 2240              	.LCFI233:
 2241              		.cfi_def_cfa_offset 4
 2242 0012 BD46     		mov	sp, r7
 2243              	.LCFI234:
 2244              		.cfi_def_cfa_register 13
 2245              		@ sp needed
 2246 0014 5DF8047B 		ldr	r7, [sp], #4
 2247              	.LCFI235:
 2248              		.cfi_restore 7
 2249              		.cfi_def_cfa_offset 0
 2250 0018 7047     		bx	lr
 2251              		.cfi_endproc
 2252              	.LFE415:
 2254 001a 00BF     		.section	.text.LL_SPI_TransmitData8,"ax",%progbits
 2255              		.align	2
 2256              		.thumb
 2257              		.thumb_func
 2259              	LL_SPI_TransmitData8:
 2260              	.LFB417:
1355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Read 16-Bits in the data register
1358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_ReceiveData16
1359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFFFF
1361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx)
1363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
1364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   return (uint16_t)(READ_REG(SPIx->DR));
1365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
1366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** 
1367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** /**
1368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @brief  Write 8-Bits in the data register
1369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_TransmitData8
ARM GAS  /tmp/ccHQAV00.s 			page 221


1370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  SPIx SPI Instance
1371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
1372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   * @retval None
1373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   */
1374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
1375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** {
 2261              		.loc 8 1375 0
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 8
 2264              		@ frame_needed = 1, uses_anonymous_args = 0
 2265              		@ link register save eliminated.
 2266 0000 80B4     		push	{r7}
 2267              	.LCFI236:
 2268              		.cfi_def_cfa_offset 4
 2269              		.cfi_offset 7, -4
 2270 0002 83B0     		sub	sp, sp, #12
 2271              	.LCFI237:
 2272              		.cfi_def_cfa_offset 16
 2273 0004 00AF     		add	r7, sp, #0
 2274              	.LCFI238:
 2275              		.cfi_def_cfa_register 7
 2276 0006 7860     		str	r0, [r7, #4]
 2277 0008 0B46     		mov	r3, r1
 2278 000a FB70     		strb	r3, [r7, #3]
1376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h ****   *((__IO uint8_t *)&SPIx->DR) = TxData;
 2279              		.loc 8 1376 0
 2280 000c 7B68     		ldr	r3, [r7, #4]
 2281 000e 0C33     		adds	r3, r3, #12
 2282 0010 FA78     		ldrb	r2, [r7, #3]
 2283 0012 1A70     		strb	r2, [r3]
1377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_spi.h **** }
 2284              		.loc 8 1377 0
 2285 0014 0C37     		adds	r7, r7, #12
 2286              	.LCFI239:
 2287              		.cfi_def_cfa_offset 4
 2288 0016 BD46     		mov	sp, r7
 2289              	.LCFI240:
 2290              		.cfi_def_cfa_register 13
 2291              		@ sp needed
 2292 0018 5DF8047B 		ldr	r7, [sp], #4
 2293              	.LCFI241:
 2294              		.cfi_restore 7
 2295              		.cfi_def_cfa_offset 0
 2296 001c 7047     		bx	lr
 2297              		.cfi_endproc
 2298              	.LFE417:
 2300              		.global	ubButtonPress
 2301 001e 00BF     		.section	.bss.ubButtonPress,"aw",%nobits
 2304              	ubButtonPress:
 2305 0000 00       		.space	1
 2306              		.global	aTxBuffer
 2307              		.section	.data.aTxBuffer,"aw",%progbits
 2308              		.align	2
 2311              	aTxBuffer:
 2312 0000 2A2A2A2A 		.ascii	"**** SPI_TwoBoards_FullDuplex_IT communication ****"
 2312      20535049 
 2312      5F54776F 
ARM GAS  /tmp/ccHQAV00.s 			page 222


 2312      426F6172 
 2312      64735F46 
 2313 0033 20535049 		.ascii	" SPI_TwoBoards_FullDuplex_IT communication **** SPI"
 2313      5F54776F 
 2313      426F6172 
 2313      64735F46 
 2313      756C6C44 
 2314 0066 5F54776F 		.ascii	"_TwoBoards_FullDuplex_IT communication ****\000"
 2314      426F6172 
 2314      64735F46 
 2314      756C6C44 
 2314      75706C65 
 2315              		.global	ubNbDataToTransmit
 2316              		.section	.data.ubNbDataToTransmit,"aw",%progbits
 2319              	ubNbDataToTransmit:
 2320 0000 92       		.byte	-110
 2321              		.global	ubTransmitIndex
 2322              		.section	.bss.ubTransmitIndex,"aw",%nobits
 2325              	ubTransmitIndex:
 2326 0000 00       		.space	1
 2327              		.comm	aRxBuffer,146,4
 2328              		.global	ubNbDataToReceive
 2329              		.section	.data.ubNbDataToReceive,"aw",%progbits
 2332              	ubNbDataToReceive:
 2333 0000 92       		.byte	-110
 2334              		.global	ubReceiveIndex
 2335              		.section	.bss.ubReceiveIndex,"aw",%nobits
 2338              	ubReceiveIndex:
 2339 0000 00       		.space	1
 2340              		.section	.text.main,"ax",%progbits
 2341              		.align	2
 2342              		.global	main
 2343              		.thumb
 2344              		.thumb_func
 2346              	main:
 2347              	.LFB488:
 2348              		.file 9 "Src/main.c"
   1:Src/main.c    **** /**
   2:Src/main.c    ****   ******************************************************************************
   3:Src/main.c    ****   * File Name          : main.c
   4:Src/main.c    ****   * Description        : Main program body
   5:Src/main.c    ****   ******************************************************************************
   6:Src/main.c    ****   *
   7:Src/main.c    ****   * COPYRIGHT(c) 2017 STMicroelectronics
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/main.c    ****   * are permitted provided that the following conditions are met:
  11:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  13:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/main.c    ****   *      and/or other materials provided with the distribution.
  16:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  18:Src/main.c    ****   *      without specific prior written permission.
  19:Src/main.c    ****   *
  20:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
ARM GAS  /tmp/ccHQAV00.s 			page 223


  21:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/main.c    ****   *
  31:Src/main.c    ****   ******************************************************************************
  32:Src/main.c    ****   */
  33:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  34:Src/main.c    **** #include "main.h"
  35:Src/main.c    **** 
  36:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  37:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  38:Src/main.c    **** #define MASTER_BOARD
  39:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  40:Src/main.c    **** 
  41:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  42:Src/main.c    **** __IO uint8_t ubButtonPress = 0;
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Buffer used for transmission */
  45:Src/main.c    **** uint8_t aTxBuffer[] = "**** SPI_TwoBoards_FullDuplex_IT communication **** SPI_TwoBoards_FullDuplex
  46:Src/main.c    **** uint8_t ubNbDataToTransmit = sizeof(aTxBuffer);
  47:Src/main.c    **** __IO uint8_t ubTransmitIndex = 0;
  48:Src/main.c    **** 
  49:Src/main.c    **** /* Buffer used for reception */
  50:Src/main.c    **** uint8_t aRxBuffer[sizeof(aTxBuffer)];
  51:Src/main.c    **** uint8_t ubNbDataToReceive = sizeof(aTxBuffer);
  52:Src/main.c    **** __IO uint8_t ubReceiveIndex = 0;
  53:Src/main.c    **** 
  54:Src/main.c    **** 
  55:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  56:Src/main.c    **** void     SystemClock_Config(void);
  57:Src/main.c    **** void     Configure_SPI(void);
  58:Src/main.c    **** void     Activate_SPI(void);
  59:Src/main.c    **** void     LED_Init(void);
  60:Src/main.c    **** void     LED_On(void);
  61:Src/main.c    **** void     LED_Blinking(uint32_t Period);
  62:Src/main.c    **** #ifdef MASTER_BOARD
  63:Src/main.c    **** void     LED_Off(void);
  64:Src/main.c    **** void     UserButton_Init(void);
  65:Src/main.c    **** void     WaitForUserButtonPress(void);
  66:Src/main.c    **** #endif
  67:Src/main.c    **** void     WaitAndCheckEndOfTransfer(void);
  68:Src/main.c    **** uint8_t  Buffercmp8(uint8_t* pBuffer1, uint8_t* pBuffer2, uint8_t BufferLength);
  69:Src/main.c    **** 
  70:Src/main.c    **** /**
  71:Src/main.c    ****   * @brief  Main program
  72:Src/main.c    ****   * @param  None
  73:Src/main.c    ****   * @retval None
  74:Src/main.c    ****   */
  75:Src/main.c    **** int main(void)
  76:Src/main.c    **** {
 2349              		.loc 9 76 0
ARM GAS  /tmp/ccHQAV00.s 			page 224


 2350              		.cfi_startproc
 2351              		@ args = 0, pretend = 0, frame = 0
 2352              		@ frame_needed = 1, uses_anonymous_args = 0
 2353 0000 80B5     		push	{r7, lr}
 2354              	.LCFI242:
 2355              		.cfi_def_cfa_offset 8
 2356              		.cfi_offset 7, -8
 2357              		.cfi_offset 14, -4
 2358 0002 00AF     		add	r7, sp, #0
 2359              	.LCFI243:
 2360              		.cfi_def_cfa_register 7
  77:Src/main.c    **** 	  /* Configure the system clock to 64 MHz */
  78:Src/main.c    **** 	  SystemClock_Config();
 2361              		.loc 9 78 0
 2362 0004 FFF7FEFF 		bl	SystemClock_Config
  79:Src/main.c    **** 
  80:Src/main.c    **** 	  /* Initialize LED2 */
  81:Src/main.c    **** 	  LED_Init();
 2363              		.loc 9 81 0
 2364 0008 FFF7FEFF 		bl	LED_Init
  82:Src/main.c    **** 
  83:Src/main.c    **** 	  /* Configure the SPI1 parameters */
  84:Src/main.c    **** 	  Configure_SPI();
 2365              		.loc 9 84 0
 2366 000c FFF7FEFF 		bl	Configure_SPI
  85:Src/main.c    **** 
  86:Src/main.c    **** 	#ifdef MASTER_BOARD
  87:Src/main.c    **** 	  /* Initialize User push-button in EXTI mode */
  88:Src/main.c    **** 	  UserButton_Init();
 2367              		.loc 9 88 0
 2368 0010 FFF7FEFF 		bl	UserButton_Init
  89:Src/main.c    **** 
  90:Src/main.c    **** 	  /* Wait for User push-button press to start transfer */
  91:Src/main.c    **** 	  WaitForUserButtonPress();
 2369              		.loc 9 91 0
 2370 0014 FFF7FEFF 		bl	WaitForUserButtonPress
  92:Src/main.c    **** 	#endif
  93:Src/main.c    **** 
  94:Src/main.c    **** 	  /* Enable the SPI3 peripheral */
  95:Src/main.c    **** 	  Activate_SPI();
 2371              		.loc 9 95 0
 2372 0018 FFF7FEFF 		bl	Activate_SPI
  96:Src/main.c    **** 
  97:Src/main.c    **** 	  /* Wait for the end of the transfer and check received data */
  98:Src/main.c    **** 	  /* LED blinking FAST during waiting time */
  99:Src/main.c    **** 	  WaitAndCheckEndOfTransfer();
 2373              		.loc 9 99 0
 2374 001c FFF7FEFF 		bl	WaitAndCheckEndOfTransfer
 2375              	.L97:
 100:Src/main.c    **** 
 101:Src/main.c    **** 	  /* Infinite loop */
 102:Src/main.c    **** 	  while (1)
 103:Src/main.c    **** 	  {
 104:Src/main.c    **** 	  }
 2376              		.loc 9 104 0 discriminator 1
 2377 0020 FEE7     		b	.L97
 2378              		.cfi_endproc
ARM GAS  /tmp/ccHQAV00.s 			page 225


 2379              	.LFE488:
 2381 0022 00BF     		.section	.text.Configure_SPI,"ax",%progbits
 2382              		.align	2
 2383              		.global	Configure_SPI
 2384              		.thumb
 2385              		.thumb_func
 2387              	Configure_SPI:
 2388              	.LFB489:
 105:Src/main.c    **** }
 106:Src/main.c    **** 
 107:Src/main.c    **** /**
 108:Src/main.c    ****   * @brief  This function configures SPI3.
 109:Src/main.c    ****   * @note  This function is used to :
 110:Src/main.c    ****   *        -1- Enables GPIO clock and configures the SPI3 pins.
 111:Src/main.c    ****   *        -2- Configure NVIC for SPI3.
 112:Src/main.c    ****   *        -3- Configure SPI2 functional parameters.
 113:Src/main.c    ****   * @note   Peripheral configuration is minimal configuration from reset values.
 114:Src/main.c    ****   *         Thus, some useless LL unitary functions calls below are provided as
 115:Src/main.c    ****   *         commented examples - setting is default configuration from reset.
 116:Src/main.c    ****   * @param  None
 117:Src/main.c    ****   * @retval None
 118:Src/main.c    ****   */
 119:Src/main.c    **** void Configure_SPI(void)
 120:Src/main.c    **** {
 2389              		.loc 9 120 0
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 0
 2392              		@ frame_needed = 1, uses_anonymous_args = 0
 2393 0000 80B5     		push	{r7, lr}
 2394              	.LCFI244:
 2395              		.cfi_def_cfa_offset 8
 2396              		.cfi_offset 7, -8
 2397              		.cfi_offset 14, -4
 2398 0002 00AF     		add	r7, sp, #0
 2399              	.LCFI245:
 2400              		.cfi_def_cfa_register 7
 121:Src/main.c    ****   /* (1) Enables GPIO clock and configures the SPI3 pins ********************/
 122:Src/main.c    ****   /* Enable the peripheral clock of GPIOC */
 123:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 2401              		.loc 9 123 0
 2402 0004 4FF40020 		mov	r0, #524288
 2403 0008 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClock
 124:Src/main.c    **** 
 125:Src/main.c    ****   /* Configure SCK Pin connected to pin 1 of CN7 connector PC10*/
 126:Src/main.c    ****   LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_10, LL_GPIO_MODE_ALTERNATE);
 2404              		.loc 9 126 0
 2405 000c 4048     		ldr	r0, .L99
 2406 000e 4FF48061 		mov	r1, #1024
 2407 0012 0222     		movs	r2, #2
 2408 0014 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 127:Src/main.c    ****   LL_GPIO_SetAFPin_8_15(GPIOC, LL_GPIO_PIN_10, LL_GPIO_AF_6);
 2409              		.loc 9 127 0
 2410 0018 3D48     		ldr	r0, .L99
 2411 001a 4FF48061 		mov	r1, #1024
 2412 001e 0622     		movs	r2, #6
 2413 0020 FFF7FEFF 		bl	LL_GPIO_SetAFPin_8_15
 128:Src/main.c    ****   LL_GPIO_SetPinSpeed(GPIOC, LL_GPIO_PIN_10, LL_GPIO_SPEED_FREQ_HIGH);
ARM GAS  /tmp/ccHQAV00.s 			page 226


 2414              		.loc 9 128 0
 2415 0024 3A48     		ldr	r0, .L99
 2416 0026 4FF48061 		mov	r1, #1024
 2417 002a 0322     		movs	r2, #3
 2418 002c FFF7FEFF 		bl	LL_GPIO_SetPinSpeed
 129:Src/main.c    ****   LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_10, LL_GPIO_PULL_DOWN);
 2419              		.loc 9 129 0
 2420 0030 3748     		ldr	r0, .L99
 2421 0032 4FF48061 		mov	r1, #1024
 2422 0036 0222     		movs	r2, #2
 2423 0038 FFF7FEFF 		bl	LL_GPIO_SetPinPull
 130:Src/main.c    **** 
 131:Src/main.c    ****   /* Configure MISO Pin connected to pin 2 of CN7 connector PC11 */
 132:Src/main.c    ****   LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_11, LL_GPIO_MODE_ALTERNATE);
 2424              		.loc 9 132 0
 2425 003c 3448     		ldr	r0, .L99
 2426 003e 4FF40061 		mov	r1, #2048
 2427 0042 0222     		movs	r2, #2
 2428 0044 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 133:Src/main.c    ****   LL_GPIO_SetAFPin_8_15(GPIOC, LL_GPIO_PIN_11, LL_GPIO_AF_6);
 2429              		.loc 9 133 0
 2430 0048 3148     		ldr	r0, .L99
 2431 004a 4FF40061 		mov	r1, #2048
 2432 004e 0622     		movs	r2, #6
 2433 0050 FFF7FEFF 		bl	LL_GPIO_SetAFPin_8_15
 134:Src/main.c    ****   LL_GPIO_SetPinSpeed(GPIOC, LL_GPIO_PIN_11, LL_GPIO_SPEED_FREQ_HIGH);
 2434              		.loc 9 134 0
 2435 0054 2E48     		ldr	r0, .L99
 2436 0056 4FF40061 		mov	r1, #2048
 2437 005a 0322     		movs	r2, #3
 2438 005c FFF7FEFF 		bl	LL_GPIO_SetPinSpeed
 135:Src/main.c    ****   LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_11, LL_GPIO_PULL_DOWN);
 2439              		.loc 9 135 0
 2440 0060 2B48     		ldr	r0, .L99
 2441 0062 4FF40061 		mov	r1, #2048
 2442 0066 0222     		movs	r2, #2
 2443 0068 FFF7FEFF 		bl	LL_GPIO_SetPinPull
 136:Src/main.c    **** 
 137:Src/main.c    ****   /* Configure MOSI Pin connected to pin 3 of CN7 connector PC12 */
 138:Src/main.c    ****   LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_12, LL_GPIO_MODE_ALTERNATE);
 2444              		.loc 9 138 0
 2445 006c 2848     		ldr	r0, .L99
 2446 006e 4FF48051 		mov	r1, #4096
 2447 0072 0222     		movs	r2, #2
 2448 0074 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 139:Src/main.c    ****   LL_GPIO_SetAFPin_8_15(GPIOC, LL_GPIO_PIN_12, LL_GPIO_AF_6);
 2449              		.loc 9 139 0
 2450 0078 2548     		ldr	r0, .L99
 2451 007a 4FF48051 		mov	r1, #4096
 2452 007e 0622     		movs	r2, #6
 2453 0080 FFF7FEFF 		bl	LL_GPIO_SetAFPin_8_15
 140:Src/main.c    ****   LL_GPIO_SetPinSpeed(GPIOC, LL_GPIO_PIN_12, LL_GPIO_SPEED_FREQ_HIGH);
 2454              		.loc 9 140 0
 2455 0084 2248     		ldr	r0, .L99
 2456 0086 4FF48051 		mov	r1, #4096
 2457 008a 0322     		movs	r2, #3
 2458 008c FFF7FEFF 		bl	LL_GPIO_SetPinSpeed
ARM GAS  /tmp/ccHQAV00.s 			page 227


 141:Src/main.c    ****   LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_12, LL_GPIO_PULL_DOWN);
 2459              		.loc 9 141 0
 2460 0090 1F48     		ldr	r0, .L99
 2461 0092 4FF48051 		mov	r1, #4096
 2462 0096 0222     		movs	r2, #2
 2463 0098 FFF7FEFF 		bl	LL_GPIO_SetPinPull
 142:Src/main.c    **** 
 143:Src/main.c    ****   /* (2) Configure NVIC for SPI3 transfer complete/error interrupts **********/
 144:Src/main.c    ****   /* Set priority for SPI1_IRQn */
 145:Src/main.c    ****   NVIC_SetPriority(SPI3_IRQn, 0);
 2464              		.loc 9 145 0
 2465 009c 3320     		movs	r0, #51
 2466 009e 0021     		movs	r1, #0
 2467 00a0 FFF7FEFF 		bl	NVIC_SetPriority
 146:Src/main.c    ****   /* Enable SPI1_IRQn           */
 147:Src/main.c    ****   NVIC_EnableIRQ(SPI3_IRQn);
 2468              		.loc 9 147 0
 2469 00a4 3320     		movs	r0, #51
 2470 00a6 FFF7FEFF 		bl	NVIC_EnableIRQ
 148:Src/main.c    **** 
 149:Src/main.c    ****   /* (3) Configure SPI1 functional parameters ********************************/
 150:Src/main.c    **** 
 151:Src/main.c    ****   /* Enable the peripheral clock of SPI3 */
 152:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 2471              		.loc 9 152 0
 2472 00aa 4FF40040 		mov	r0, #32768
 2473 00ae FFF7FEFF 		bl	LL_APB1_GRP1_EnableClock
 153:Src/main.c    **** 
 154:Src/main.c    ****   /* Configure SPI3 communication */
 155:Src/main.c    ****   LL_SPI_SetBaudRatePrescaler(SPI3, LL_SPI_BAUDRATEPRESCALER_DIV256);
 2474              		.loc 9 155 0
 2475 00b2 1848     		ldr	r0, .L99+4
 2476 00b4 3821     		movs	r1, #56
 2477 00b6 FFF7FEFF 		bl	LL_SPI_SetBaudRatePrescaler
 156:Src/main.c    ****   LL_SPI_SetTransferDirection(SPI3,LL_SPI_FULL_DUPLEX);
 2478              		.loc 9 156 0
 2479 00ba 1648     		ldr	r0, .L99+4
 2480 00bc 0021     		movs	r1, #0
 2481 00be FFF7FEFF 		bl	LL_SPI_SetTransferDirection
 157:Src/main.c    ****   LL_SPI_SetClockPhase(SPI3, LL_SPI_PHASE_2EDGE);
 2482              		.loc 9 157 0
 2483 00c2 1448     		ldr	r0, .L99+4
 2484 00c4 0121     		movs	r1, #1
 2485 00c6 FFF7FEFF 		bl	LL_SPI_SetClockPhase
 158:Src/main.c    ****   LL_SPI_SetClockPolarity(SPI3, LL_SPI_POLARITY_HIGH);
 2486              		.loc 9 158 0
 2487 00ca 1248     		ldr	r0, .L99+4
 2488 00cc 0221     		movs	r1, #2
 2489 00ce FFF7FEFF 		bl	LL_SPI_SetClockPolarity
 159:Src/main.c    ****   /* Reset value is LL_SPI_MSB_FIRST */
 160:Src/main.c    ****   //LL_SPI_SetTransferBitOrder(SPI1, LL_SPI_MSB_FIRST);
 161:Src/main.c    ****   LL_SPI_SetDataWidth(SPI3, LL_SPI_DATAWIDTH_8BIT);
 2490              		.loc 9 161 0
 2491 00d2 1048     		ldr	r0, .L99+4
 2492 00d4 4FF4E061 		mov	r1, #1792
 2493 00d8 FFF7FEFF 		bl	LL_SPI_SetDataWidth
 162:Src/main.c    ****   LL_SPI_SetNSSMode(SPI3, LL_SPI_NSS_SOFT);
ARM GAS  /tmp/ccHQAV00.s 			page 228


 2494              		.loc 9 162 0
 2495 00dc 0D48     		ldr	r0, .L99+4
 2496 00de 4FF40071 		mov	r1, #512
 2497 00e2 FFF7FEFF 		bl	LL_SPI_SetNSSMode
 163:Src/main.c    ****   LL_SPI_SetRxFIFOThreshold(SPI3, LL_SPI_RX_FIFO_TH_QUARTER);
 2498              		.loc 9 163 0
 2499 00e6 0B48     		ldr	r0, .L99+4
 2500 00e8 4FF48051 		mov	r1, #4096
 2501 00ec FFF7FEFF 		bl	LL_SPI_SetRxFIFOThreshold
 164:Src/main.c    **** #ifdef MASTER_BOARD
 165:Src/main.c    ****   LL_SPI_SetMode(SPI3, LL_SPI_MODE_MASTER);
 2502              		.loc 9 165 0
 2503 00f0 0848     		ldr	r0, .L99+4
 2504 00f2 4FF48271 		mov	r1, #260
 2505 00f6 FFF7FEFF 		bl	LL_SPI_SetMode
 166:Src/main.c    **** #else
 167:Src/main.c    ****   /* Reset value is LL_SPI_MODE_SLAVE */
 168:Src/main.c    ****   //LL_SPI_SetMode(SPI1, LL_SPI_MODE_SLAVE);
 169:Src/main.c    **** #endif /* MASTER_BOARD */
 170:Src/main.c    **** 
 171:Src/main.c    ****   /* Configure SPI1 transfer interrupts */
 172:Src/main.c    ****   /* Enable RXNE  Interrupt             */
 173:Src/main.c    ****   LL_SPI_EnableIT_RXNE(SPI3);
 2506              		.loc 9 173 0
 2507 00fa 0648     		ldr	r0, .L99+4
 2508 00fc FFF7FEFF 		bl	LL_SPI_EnableIT_RXNE
 174:Src/main.c    ****   /* Enable TXE   Interrupt             */
 175:Src/main.c    ****   LL_SPI_EnableIT_TXE(SPI3);
 2509              		.loc 9 175 0
 2510 0100 0448     		ldr	r0, .L99+4
 2511 0102 FFF7FEFF 		bl	LL_SPI_EnableIT_TXE
 176:Src/main.c    ****   /* Enable Error Interrupt             */
 177:Src/main.c    ****   LL_SPI_EnableIT_ERR(SPI3);
 2512              		.loc 9 177 0
 2513 0106 0348     		ldr	r0, .L99+4
 2514 0108 FFF7FEFF 		bl	LL_SPI_EnableIT_ERR
 178:Src/main.c    **** }
 2515              		.loc 9 178 0
 2516 010c 80BD     		pop	{r7, pc}
 2517              	.L100:
 2518 010e 00BF     		.align	2
 2519              	.L99:
 2520 0110 00080048 		.word	1207961600
 2521 0114 003C0040 		.word	1073757184
 2522              		.cfi_endproc
 2523              	.LFE489:
 2525              		.section	.text.Activate_SPI,"ax",%progbits
 2526              		.align	2
 2527              		.global	Activate_SPI
 2528              		.thumb
 2529              		.thumb_func
 2531              	Activate_SPI:
 2532              	.LFB490:
 179:Src/main.c    **** 
 180:Src/main.c    **** /**
 181:Src/main.c    ****   * @brief  This function Activate SPI3
 182:Src/main.c    ****   * @param  None
ARM GAS  /tmp/ccHQAV00.s 			page 229


 183:Src/main.c    ****   * @retval None
 184:Src/main.c    ****   */
 185:Src/main.c    **** void Activate_SPI(void)
 186:Src/main.c    **** {
 2533              		.loc 9 186 0
 2534              		.cfi_startproc
 2535              		@ args = 0, pretend = 0, frame = 0
 2536              		@ frame_needed = 1, uses_anonymous_args = 0
 2537 0000 80B5     		push	{r7, lr}
 2538              	.LCFI246:
 2539              		.cfi_def_cfa_offset 8
 2540              		.cfi_offset 7, -8
 2541              		.cfi_offset 14, -4
 2542 0002 00AF     		add	r7, sp, #0
 2543              	.LCFI247:
 2544              		.cfi_def_cfa_register 7
 187:Src/main.c    ****   /* Enable SPI1 */
 188:Src/main.c    ****   LL_SPI_Enable(SPI3);
 2545              		.loc 9 188 0
 2546 0004 0148     		ldr	r0, .L102
 2547 0006 FFF7FEFF 		bl	LL_SPI_Enable
 189:Src/main.c    **** }
 2548              		.loc 9 189 0
 2549 000a 80BD     		pop	{r7, pc}
 2550              	.L103:
 2551              		.align	2
 2552              	.L102:
 2553 000c 003C0040 		.word	1073757184
 2554              		.cfi_endproc
 2555              	.LFE490:
 2557              		.section	.text.LED_Init,"ax",%progbits
 2558              		.align	2
 2559              		.global	LED_Init
 2560              		.thumb
 2561              		.thumb_func
 2563              	LED_Init:
 2564              	.LFB491:
 190:Src/main.c    **** 
 191:Src/main.c    **** /**
 192:Src/main.c    ****   * @brief  Initialize LED2.
 193:Src/main.c    ****   * @param  None
 194:Src/main.c    ****   * @retval None
 195:Src/main.c    ****   */
 196:Src/main.c    **** void LED_Init(void)
 197:Src/main.c    **** {
 2565              		.loc 9 197 0
 2566              		.cfi_startproc
 2567              		@ args = 0, pretend = 0, frame = 0
 2568              		@ frame_needed = 1, uses_anonymous_args = 0
 2569 0000 80B5     		push	{r7, lr}
 2570              	.LCFI248:
 2571              		.cfi_def_cfa_offset 8
 2572              		.cfi_offset 7, -8
 2573              		.cfi_offset 14, -4
 2574 0002 00AF     		add	r7, sp, #0
 2575              	.LCFI249:
 2576              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccHQAV00.s 			page 230


 198:Src/main.c    ****   /* Enable the LED2 Clock */
 199:Src/main.c    ****   LED2_GPIO_CLK_ENABLE();
 2577              		.loc 9 199 0
 2578 0004 4FF48020 		mov	r0, #262144
 2579 0008 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClock
 200:Src/main.c    **** 
 201:Src/main.c    ****   /* Configure IO in output push-pull mode to drive external LED2 */
 202:Src/main.c    ****   LL_GPIO_SetPinMode(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_MODE_OUTPUT);
 2580              		.loc 9 202 0
 2581 000c 0348     		ldr	r0, .L105
 2582 000e 4FF40051 		mov	r1, #8192
 2583 0012 0122     		movs	r2, #1
 2584 0014 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 203:Src/main.c    ****   /* Reset value is LL_GPIO_OUTPUT_PUSHPULL */
 204:Src/main.c    ****   //LL_GPIO_SetPinOutputType(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 205:Src/main.c    ****   /* Reset value is LL_GPIO_SPEED_FREQ_LOW */
 206:Src/main.c    ****   //LL_GPIO_SetPinSpeed(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_SPEED_FREQ_LOW);
 207:Src/main.c    ****   /* Reset value is LL_GPIO_PULL_NO */
 208:Src/main.c    ****   //LL_GPIO_SetPinPull(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_PULL_NO);
 209:Src/main.c    **** }
 2585              		.loc 9 209 0
 2586 0018 80BD     		pop	{r7, pc}
 2587              	.L106:
 2588 001a 00BF     		.align	2
 2589              	.L105:
 2590 001c 00040048 		.word	1207960576
 2591              		.cfi_endproc
 2592              	.LFE491:
 2594              		.section	.text.LED_On,"ax",%progbits
 2595              		.align	2
 2596              		.global	LED_On
 2597              		.thumb
 2598              		.thumb_func
 2600              	LED_On:
 2601              	.LFB492:
 210:Src/main.c    **** 
 211:Src/main.c    **** /**
 212:Src/main.c    ****   * @brief  Turn-on LED2.
 213:Src/main.c    ****   * @param  None
 214:Src/main.c    ****   * @retval None
 215:Src/main.c    ****   */
 216:Src/main.c    **** void LED_On(void)
 217:Src/main.c    **** {
 2602              		.loc 9 217 0
 2603              		.cfi_startproc
 2604              		@ args = 0, pretend = 0, frame = 0
 2605              		@ frame_needed = 1, uses_anonymous_args = 0
 2606 0000 80B5     		push	{r7, lr}
 2607              	.LCFI250:
 2608              		.cfi_def_cfa_offset 8
 2609              		.cfi_offset 7, -8
 2610              		.cfi_offset 14, -4
 2611 0002 00AF     		add	r7, sp, #0
 2612              	.LCFI251:
 2613              		.cfi_def_cfa_register 7
 218:Src/main.c    ****   /* Turn LED2 on */
 219:Src/main.c    ****   LL_GPIO_SetOutputPin(LED2_GPIO_PORT, LED2_PIN);
ARM GAS  /tmp/ccHQAV00.s 			page 231


 2614              		.loc 9 219 0
 2615 0004 0248     		ldr	r0, .L108
 2616 0006 4FF40051 		mov	r1, #8192
 2617 000a FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 220:Src/main.c    **** }
 2618              		.loc 9 220 0
 2619 000e 80BD     		pop	{r7, pc}
 2620              	.L109:
 2621              		.align	2
 2622              	.L108:
 2623 0010 00040048 		.word	1207960576
 2624              		.cfi_endproc
 2625              	.LFE492:
 2627              		.section	.text.LED_Off,"ax",%progbits
 2628              		.align	2
 2629              		.global	LED_Off
 2630              		.thumb
 2631              		.thumb_func
 2633              	LED_Off:
 2634              	.LFB493:
 221:Src/main.c    **** 
 222:Src/main.c    **** #ifdef MASTER_BOARD
 223:Src/main.c    **** /**
 224:Src/main.c    ****   * @brief  Turn-off LED2.
 225:Src/main.c    ****   * @param  None
 226:Src/main.c    ****   * @retval None
 227:Src/main.c    ****   */
 228:Src/main.c    **** void LED_Off(void)
 229:Src/main.c    **** {
 2635              		.loc 9 229 0
 2636              		.cfi_startproc
 2637              		@ args = 0, pretend = 0, frame = 0
 2638              		@ frame_needed = 1, uses_anonymous_args = 0
 2639 0000 80B5     		push	{r7, lr}
 2640              	.LCFI252:
 2641              		.cfi_def_cfa_offset 8
 2642              		.cfi_offset 7, -8
 2643              		.cfi_offset 14, -4
 2644 0002 00AF     		add	r7, sp, #0
 2645              	.LCFI253:
 2646              		.cfi_def_cfa_register 7
 230:Src/main.c    ****   /* Turn LED2 off */
 231:Src/main.c    ****   LL_GPIO_ResetOutputPin(LED2_GPIO_PORT, LED2_PIN);
 2647              		.loc 9 231 0
 2648 0004 0248     		ldr	r0, .L111
 2649 0006 4FF40051 		mov	r1, #8192
 2650 000a FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 232:Src/main.c    **** }
 2651              		.loc 9 232 0
 2652 000e 80BD     		pop	{r7, pc}
 2653              	.L112:
 2654              		.align	2
 2655              	.L111:
 2656 0010 00040048 		.word	1207960576
 2657              		.cfi_endproc
 2658              	.LFE493:
 2660              		.section	.text.LED_Blinking,"ax",%progbits
ARM GAS  /tmp/ccHQAV00.s 			page 232


 2661              		.align	2
 2662              		.global	LED_Blinking
 2663              		.thumb
 2664              		.thumb_func
 2666              	LED_Blinking:
 2667              	.LFB494:
 233:Src/main.c    **** #endif
 234:Src/main.c    **** 
 235:Src/main.c    **** /**
 236:Src/main.c    ****   * @brief  Set LED2 to Blinking mode for an infinite loop (toggle period based on value provided a
 237:Src/main.c    ****   * @param  Period : Period of time (in ms) between each toggling of LED
 238:Src/main.c    ****   *   This parameter can be user defined values. Pre-defined values used in that example are :
 239:Src/main.c    ****   *     @arg LED_BLINK_FAST : Fast Blinking
 240:Src/main.c    ****   *     @arg LED_BLINK_SLOW : Slow Blinking
 241:Src/main.c    ****   *     @arg LED_BLINK_ERROR : Error specific Blinking
 242:Src/main.c    ****   * @retval None
 243:Src/main.c    ****   */
 244:Src/main.c    **** void LED_Blinking(uint32_t Period)
 245:Src/main.c    **** {
 2668              		.loc 9 245 0
 2669              		.cfi_startproc
 2670              		@ args = 0, pretend = 0, frame = 8
 2671              		@ frame_needed = 1, uses_anonymous_args = 0
 2672 0000 80B5     		push	{r7, lr}
 2673              	.LCFI254:
 2674              		.cfi_def_cfa_offset 8
 2675              		.cfi_offset 7, -8
 2676              		.cfi_offset 14, -4
 2677 0002 82B0     		sub	sp, sp, #8
 2678              	.LCFI255:
 2679              		.cfi_def_cfa_offset 16
 2680 0004 00AF     		add	r7, sp, #0
 2681              	.LCFI256:
 2682              		.cfi_def_cfa_register 7
 2683 0006 7860     		str	r0, [r7, #4]
 2684              	.L114:
 246:Src/main.c    ****   /* Toggle LED2 in an infinite loop */
 247:Src/main.c    ****   while (1)
 248:Src/main.c    ****   {
 249:Src/main.c    ****     LL_GPIO_TogglePin(LED2_GPIO_PORT, LED2_PIN);
 2685              		.loc 9 249 0 discriminator 1
 2686 0008 0448     		ldr	r0, .L115
 2687 000a 4FF40051 		mov	r1, #8192
 2688 000e FFF7FEFF 		bl	LL_GPIO_TogglePin
 250:Src/main.c    ****     LL_mDelay(Period);
 2689              		.loc 9 250 0 discriminator 1
 2690 0012 7868     		ldr	r0, [r7, #4]
 2691 0014 FFF7FEFF 		bl	LL_mDelay
 251:Src/main.c    ****   }
 2692              		.loc 9 251 0 discriminator 1
 2693 0018 F6E7     		b	.L114
 2694              	.L116:
 2695 001a 00BF     		.align	2
 2696              	.L115:
 2697 001c 00040048 		.word	1207960576
 2698              		.cfi_endproc
 2699              	.LFE494:
ARM GAS  /tmp/ccHQAV00.s 			page 233


 2701              		.section	.text.UserButton_Init,"ax",%progbits
 2702              		.align	2
 2703              		.global	UserButton_Init
 2704              		.thumb
 2705              		.thumb_func
 2707              	UserButton_Init:
 2708              	.LFB495:
 252:Src/main.c    **** }
 253:Src/main.c    **** 
 254:Src/main.c    **** #ifdef MASTER_BOARD
 255:Src/main.c    **** /**
 256:Src/main.c    ****   * @brief  Configures User push-button in GPIO or EXTI Line Mode.
 257:Src/main.c    ****   * @param  None
 258:Src/main.c    ****   * @retval None
 259:Src/main.c    ****   */
 260:Src/main.c    **** void UserButton_Init(void)
 261:Src/main.c    **** {
 2709              		.loc 9 261 0
 2710              		.cfi_startproc
 2711              		@ args = 0, pretend = 0, frame = 0
 2712              		@ frame_needed = 1, uses_anonymous_args = 0
 2713 0000 80B5     		push	{r7, lr}
 2714              	.LCFI257:
 2715              		.cfi_def_cfa_offset 8
 2716              		.cfi_offset 7, -8
 2717              		.cfi_offset 14, -4
 2718 0002 00AF     		add	r7, sp, #0
 2719              	.LCFI258:
 2720              		.cfi_def_cfa_register 7
 262:Src/main.c    ****   /* Enable the BUTTON Clock */
 263:Src/main.c    ****   USER_BUTTON_GPIO_CLK_ENABLE();
 2721              		.loc 9 263 0
 2722 0004 4FF40020 		mov	r0, #524288
 2723 0008 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClock
 264:Src/main.c    **** 
 265:Src/main.c    ****   /* Configure GPIO for BUTTON */
 266:Src/main.c    ****   LL_GPIO_SetPinMode(USER_BUTTON_GPIO_PORT, USER_BUTTON_PIN, LL_GPIO_MODE_INPUT);
 2724              		.loc 9 266 0
 2725 000c 1148     		ldr	r0, .L118
 2726 000e 4FF40051 		mov	r1, #8192
 2727 0012 0022     		movs	r2, #0
 2728 0014 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 267:Src/main.c    ****   LL_GPIO_SetPinPull(USER_BUTTON_GPIO_PORT, USER_BUTTON_PIN, LL_GPIO_PULL_NO);
 2729              		.loc 9 267 0
 2730 0018 0E48     		ldr	r0, .L118
 2731 001a 4FF40051 		mov	r1, #8192
 2732 001e 0022     		movs	r2, #0
 2733 0020 FFF7FEFF 		bl	LL_GPIO_SetPinPull
 268:Src/main.c    **** 
 269:Src/main.c    ****   /* Connect External Line to the GPIO*/
 270:Src/main.c    ****   USER_BUTTON_SYSCFG_SET_EXTI();
 2734              		.loc 9 270 0
 2735 0024 0120     		movs	r0, #1
 2736 0026 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClock
 2737 002a 0220     		movs	r0, #2
 2738 002c 0A49     		ldr	r1, .L118+4
 2739 002e FFF7FEFF 		bl	LL_SYSCFG_SetEXTISource
ARM GAS  /tmp/ccHQAV00.s 			page 234


 271:Src/main.c    **** 
 272:Src/main.c    ****   /* Enable a rising trigger External line 13 Interrupt */
 273:Src/main.c    ****   USER_BUTTON_EXTI_LINE_ENABLE();
 2740              		.loc 9 273 0
 2741 0032 4FF40050 		mov	r0, #8192
 2742 0036 FFF7FEFF 		bl	LL_EXTI_EnableIT_0_31
 274:Src/main.c    ****   USER_BUTTON_EXTI_FALLING_TRIG_ENABLE();
 2743              		.loc 9 274 0
 2744 003a 4FF40050 		mov	r0, #8192
 2745 003e FFF7FEFF 		bl	LL_EXTI_EnableFallingTrig_0_31
 275:Src/main.c    **** 
 276:Src/main.c    ****   /* Configure NVIC for USER_BUTTON_EXTI_IRQn */
 277:Src/main.c    ****   NVIC_EnableIRQ(USER_BUTTON_EXTI_IRQn);
 2746              		.loc 9 277 0
 2747 0042 2820     		movs	r0, #40
 2748 0044 FFF7FEFF 		bl	NVIC_EnableIRQ
 278:Src/main.c    ****   NVIC_SetPriority(USER_BUTTON_EXTI_IRQn, 0x03);
 2749              		.loc 9 278 0
 2750 0048 2820     		movs	r0, #40
 2751 004a 0321     		movs	r1, #3
 2752 004c FFF7FEFF 		bl	NVIC_SetPriority
 279:Src/main.c    **** }
 2753              		.loc 9 279 0
 2754 0050 80BD     		pop	{r7, pc}
 2755              	.L119:
 2756 0052 00BF     		.align	2
 2757              	.L118:
 2758 0054 00080048 		.word	1207961600
 2759 0058 0300F000 		.word	15728643
 2760              		.cfi_endproc
 2761              	.LFE495:
 2763              		.section	.text.WaitForUserButtonPress,"ax",%progbits
 2764              		.align	2
 2765              		.global	WaitForUserButtonPress
 2766              		.thumb
 2767              		.thumb_func
 2769              	WaitForUserButtonPress:
 2770              	.LFB496:
 280:Src/main.c    **** 
 281:Src/main.c    **** /**
 282:Src/main.c    ****   * @brief  Wait for User push-button press to start transfer.
 283:Src/main.c    ****   * @param  None
 284:Src/main.c    ****   * @retval None
 285:Src/main.c    ****   */
 286:Src/main.c    ****   /*  */
 287:Src/main.c    **** void WaitForUserButtonPress(void)
 288:Src/main.c    **** {
 2771              		.loc 9 288 0
 2772              		.cfi_startproc
 2773              		@ args = 0, pretend = 0, frame = 0
 2774              		@ frame_needed = 1, uses_anonymous_args = 0
 2775 0000 80B5     		push	{r7, lr}
 2776              	.LCFI259:
 2777              		.cfi_def_cfa_offset 8
 2778              		.cfi_offset 7, -8
 2779              		.cfi_offset 14, -4
 2780 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccHQAV00.s 			page 235


 2781              	.LCFI260:
 2782              		.cfi_def_cfa_register 7
 289:Src/main.c    ****   while (ubButtonPress == 0)
 2783              		.loc 9 289 0
 2784 0004 07E0     		b	.L121
 2785              	.L122:
 290:Src/main.c    ****   {
 291:Src/main.c    ****     LL_GPIO_TogglePin(LED2_GPIO_PORT, LED2_PIN);
 2786              		.loc 9 291 0
 2787 0006 0848     		ldr	r0, .L123
 2788 0008 4FF40051 		mov	r1, #8192
 2789 000c FFF7FEFF 		bl	LL_GPIO_TogglePin
 292:Src/main.c    ****     LL_mDelay(LED_BLINK_FAST);
 2790              		.loc 9 292 0
 2791 0010 C820     		movs	r0, #200
 2792 0012 FFF7FEFF 		bl	LL_mDelay
 2793              	.L121:
 289:Src/main.c    ****   while (ubButtonPress == 0)
 2794              		.loc 9 289 0
 2795 0016 054B     		ldr	r3, .L123+4
 2796 0018 1B78     		ldrb	r3, [r3]
 2797 001a DBB2     		uxtb	r3, r3
 2798 001c 002B     		cmp	r3, #0
 2799 001e F2D0     		beq	.L122
 293:Src/main.c    ****   }
 294:Src/main.c    ****   /* Ensure that LED2 is turned Off */
 295:Src/main.c    ****   LED_Off();
 2800              		.loc 9 295 0
 2801 0020 FFF7FEFF 		bl	LED_Off
 296:Src/main.c    **** }
 2802              		.loc 9 296 0
 2803 0024 80BD     		pop	{r7, pc}
 2804              	.L124:
 2805 0026 00BF     		.align	2
 2806              	.L123:
 2807 0028 00040048 		.word	1207960576
 2808 002c 00000000 		.word	ubButtonPress
 2809              		.cfi_endproc
 2810              	.LFE496:
 2812              		.section	.text.WaitAndCheckEndOfTransfer,"ax",%progbits
 2813              		.align	2
 2814              		.global	WaitAndCheckEndOfTransfer
 2815              		.thumb
 2816              		.thumb_func
 2818              	WaitAndCheckEndOfTransfer:
 2819              	.LFB497:
 297:Src/main.c    **** #endif
 298:Src/main.c    **** 
 299:Src/main.c    **** /**
 300:Src/main.c    ****   * @brief  Wait end of transfer and check if received Data are well.
 301:Src/main.c    ****   * @param  None
 302:Src/main.c    ****   * @retval None
 303:Src/main.c    ****   */
 304:Src/main.c    **** void WaitAndCheckEndOfTransfer(void)
 305:Src/main.c    **** {
 2820              		.loc 9 305 0
 2821              		.cfi_startproc
ARM GAS  /tmp/ccHQAV00.s 			page 236


 2822              		@ args = 0, pretend = 0, frame = 0
 2823              		@ frame_needed = 1, uses_anonymous_args = 0
 2824 0000 80B5     		push	{r7, lr}
 2825              	.LCFI261:
 2826              		.cfi_def_cfa_offset 8
 2827              		.cfi_offset 7, -8
 2828              		.cfi_offset 14, -4
 2829 0002 00AF     		add	r7, sp, #0
 2830              	.LCFI262:
 2831              		.cfi_def_cfa_register 7
 306:Src/main.c    ****   /* 1 - Wait end of transmission */
 307:Src/main.c    ****   while (ubTransmitIndex != ubNbDataToTransmit)
 2832              		.loc 9 307 0
 2833 0004 00BF     		nop
 2834              	.L126:
 2835              		.loc 9 307 0 is_stmt 0 discriminator 1
 2836 0006 134B     		ldr	r3, .L130
 2837 0008 1B78     		ldrb	r3, [r3]
 2838 000a DAB2     		uxtb	r2, r3
 2839 000c 124B     		ldr	r3, .L130+4
 2840 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2841 0010 9A42     		cmp	r2, r3
 2842 0012 F8D1     		bne	.L126
 308:Src/main.c    ****   {
 309:Src/main.c    ****   }
 310:Src/main.c    ****   /* Disable TXE Interrupt */
 311:Src/main.c    ****   LL_SPI_DisableIT_TXE(SPI3);
 2843              		.loc 9 311 0 is_stmt 1
 2844 0014 1148     		ldr	r0, .L130+8
 2845 0016 FFF7FEFF 		bl	LL_SPI_DisableIT_TXE
 312:Src/main.c    **** 
 313:Src/main.c    ****   /* 2 - Wait end of reception */
 314:Src/main.c    ****   while (ubNbDataToReceive > ubReceiveIndex)
 2846              		.loc 9 314 0
 2847 001a 00BF     		nop
 2848              	.L127:
 2849              		.loc 9 314 0 is_stmt 0 discriminator 1
 2850 001c 104B     		ldr	r3, .L130+12
 2851 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2852 0020 104B     		ldr	r3, .L130+16
 2853 0022 1B78     		ldrb	r3, [r3]
 2854 0024 DBB2     		uxtb	r3, r3
 2855 0026 9A42     		cmp	r2, r3
 2856 0028 F8D8     		bhi	.L127
 315:Src/main.c    ****   {
 316:Src/main.c    ****   }
 317:Src/main.c    ****   /* Disable RXNE Interrupt */
 318:Src/main.c    ****   LL_SPI_DisableIT_RXNE(SPI3);
 2857              		.loc 9 318 0 is_stmt 1
 2858 002a 0C48     		ldr	r0, .L130+8
 2859 002c FFF7FEFF 		bl	LL_SPI_DisableIT_RXNE
 319:Src/main.c    **** 
 320:Src/main.c    ****   /* 3 - Compare Transmit data to receive data */
 321:Src/main.c    ****   if(Buffercmp8((uint8_t*)aTxBuffer, (uint8_t*)aRxBuffer, ubNbDataToTransmit))
 2860              		.loc 9 321 0
 2861 0030 094B     		ldr	r3, .L130+4
 2862 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccHQAV00.s 			page 237


 2863 0034 0C48     		ldr	r0, .L130+20
 2864 0036 0D49     		ldr	r1, .L130+24
 2865 0038 1A46     		mov	r2, r3
 2866 003a FFF7FEFF 		bl	Buffercmp8
 2867 003e 0346     		mov	r3, r0
 2868 0040 002B     		cmp	r3, #0
 2869 0042 04D0     		beq	.L128
 322:Src/main.c    ****   {
 323:Src/main.c    ****     /* Processing Error */
 324:Src/main.c    ****     LED_Blinking(LED_BLINK_ERROR);
 2870              		.loc 9 324 0
 2871 0044 4FF47A70 		mov	r0, #1000
 2872 0048 FFF7FEFF 		bl	LED_Blinking
 2873 004c 01E0     		b	.L125
 2874              	.L128:
 325:Src/main.c    ****   }
 326:Src/main.c    ****   else
 327:Src/main.c    ****   {
 328:Src/main.c    ****     /* Turn On Led if data are well received */
 329:Src/main.c    ****     LED_On();
 2875              		.loc 9 329 0
 2876 004e FFF7FEFF 		bl	LED_On
 2877              	.L125:
 330:Src/main.c    ****   }
 331:Src/main.c    **** }
 2878              		.loc 9 331 0
 2879 0052 80BD     		pop	{r7, pc}
 2880              	.L131:
 2881              		.align	2
 2882              	.L130:
 2883 0054 00000000 		.word	ubTransmitIndex
 2884 0058 00000000 		.word	ubNbDataToTransmit
 2885 005c 003C0040 		.word	1073757184
 2886 0060 00000000 		.word	ubNbDataToReceive
 2887 0064 00000000 		.word	ubReceiveIndex
 2888 0068 00000000 		.word	aTxBuffer
 2889 006c 00000000 		.word	aRxBuffer
 2890              		.cfi_endproc
 2891              	.LFE497:
 2893              		.section	.text.Buffercmp8,"ax",%progbits
 2894              		.align	2
 2895              		.global	Buffercmp8
 2896              		.thumb
 2897              		.thumb_func
 2899              	Buffercmp8:
 2900              	.LFB498:
 332:Src/main.c    **** 
 333:Src/main.c    **** /**
 334:Src/main.c    **** * @brief Compares two 8-bit buffers and returns the comparison result.
 335:Src/main.c    **** * @param pBuffer1: pointer to the source buffer to be compared to.
 336:Src/main.c    **** * @param pBuffer2: pointer to the second source buffer to be compared to the first.
 337:Src/main.c    **** * @param BufferLength: buffer's length.
 338:Src/main.c    **** * @retval   0: Comparison is OK (the two Buffers are identical)
 339:Src/main.c    **** *           Value different from 0: Comparison is NOK (Buffers are different)
 340:Src/main.c    **** */
 341:Src/main.c    **** uint8_t Buffercmp8(uint8_t* pBuffer1, uint8_t* pBuffer2, uint8_t BufferLength)
 342:Src/main.c    **** {
ARM GAS  /tmp/ccHQAV00.s 			page 238


 2901              		.loc 9 342 0
 2902              		.cfi_startproc
 2903              		@ args = 0, pretend = 0, frame = 16
 2904              		@ frame_needed = 1, uses_anonymous_args = 0
 2905              		@ link register save eliminated.
 2906 0000 80B4     		push	{r7}
 2907              	.LCFI263:
 2908              		.cfi_def_cfa_offset 4
 2909              		.cfi_offset 7, -4
 2910 0002 85B0     		sub	sp, sp, #20
 2911              	.LCFI264:
 2912              		.cfi_def_cfa_offset 24
 2913 0004 00AF     		add	r7, sp, #0
 2914              	.LCFI265:
 2915              		.cfi_def_cfa_register 7
 2916 0006 F860     		str	r0, [r7, #12]
 2917 0008 B960     		str	r1, [r7, #8]
 2918 000a 1346     		mov	r3, r2
 2919 000c FB71     		strb	r3, [r7, #7]
 343:Src/main.c    ****   while (BufferLength--)
 2920              		.loc 9 343 0
 2921 000e 0DE0     		b	.L133
 2922              	.L136:
 344:Src/main.c    ****   {
 345:Src/main.c    ****     if (*pBuffer1 != *pBuffer2)
 2923              		.loc 9 345 0
 2924 0010 FB68     		ldr	r3, [r7, #12]
 2925 0012 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2926 0014 BB68     		ldr	r3, [r7, #8]
 2927 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2928 0018 9A42     		cmp	r2, r3
 2929 001a 01D0     		beq	.L134
 346:Src/main.c    ****     {
 347:Src/main.c    ****       return 1;
 2930              		.loc 9 347 0
 2931 001c 0123     		movs	r3, #1
 2932 001e 0BE0     		b	.L135
 2933              	.L134:
 348:Src/main.c    ****     }
 349:Src/main.c    **** 
 350:Src/main.c    ****     pBuffer1++;
 2934              		.loc 9 350 0
 2935 0020 FB68     		ldr	r3, [r7, #12]
 2936 0022 0133     		adds	r3, r3, #1
 2937 0024 FB60     		str	r3, [r7, #12]
 351:Src/main.c    ****     pBuffer2++;
 2938              		.loc 9 351 0
 2939 0026 BB68     		ldr	r3, [r7, #8]
 2940 0028 0133     		adds	r3, r3, #1
 2941 002a BB60     		str	r3, [r7, #8]
 2942              	.L133:
 343:Src/main.c    ****   {
 2943              		.loc 9 343 0
 2944 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2945 002e 5A1E     		subs	r2, r3, #1
 2946 0030 FA71     		strb	r2, [r7, #7]
 2947 0032 002B     		cmp	r3, #0
ARM GAS  /tmp/ccHQAV00.s 			page 239


 2948 0034 ECD1     		bne	.L136
 352:Src/main.c    ****   }
 353:Src/main.c    **** 
 354:Src/main.c    ****   return 0;
 2949              		.loc 9 354 0
 2950 0036 0023     		movs	r3, #0
 2951              	.L135:
 355:Src/main.c    **** }
 2952              		.loc 9 355 0
 2953 0038 1846     		mov	r0, r3
 2954 003a 1437     		adds	r7, r7, #20
 2955              	.LCFI266:
 2956              		.cfi_def_cfa_offset 4
 2957 003c BD46     		mov	sp, r7
 2958              	.LCFI267:
 2959              		.cfi_def_cfa_register 13
 2960              		@ sp needed
 2961 003e 5DF8047B 		ldr	r7, [sp], #4
 2962              	.LCFI268:
 2963              		.cfi_restore 7
 2964              		.cfi_def_cfa_offset 0
 2965 0042 7047     		bx	lr
 2966              		.cfi_endproc
 2967              	.LFE498:
 2969              		.section	.text.SystemClock_Config,"ax",%progbits
 2970              		.align	2
 2971              		.global	SystemClock_Config
 2972              		.thumb
 2973              		.thumb_func
 2975              	SystemClock_Config:
 2976              	.LFB499:
 356:Src/main.c    **** 
 357:Src/main.c    **** /**
 358:Src/main.c    ****   * @brief  System Clock Configuration
 359:Src/main.c    ****   *         The system Clock is configured as follow :
 360:Src/main.c    ****   *            System Clock source            = PLL (HSI)
 361:Src/main.c    ****   *            SYSCLK(Hz)                     = 64000000
 362:Src/main.c    ****   *            HCLK(Hz)                       = 64000000
 363:Src/main.c    ****   *            AHB Prescaler                  = 1
 364:Src/main.c    ****   *            APB1 Prescaler                 = 2
 365:Src/main.c    ****   *            APB2 Prescaler                 = 1
 366:Src/main.c    ****   *            PLLMUL                         = 16
 367:Src/main.c    ****   *            Flash Latency(WS)              = 2
 368:Src/main.c    ****   * @param  None
 369:Src/main.c    ****   * @retval None
 370:Src/main.c    ****   */
 371:Src/main.c    **** void SystemClock_Config(void)
 372:Src/main.c    **** {
 2977              		.loc 9 372 0
 2978              		.cfi_startproc
 2979              		@ args = 0, pretend = 0, frame = 0
 2980              		@ frame_needed = 1, uses_anonymous_args = 0
 2981 0000 80B5     		push	{r7, lr}
 2982              	.LCFI269:
 2983              		.cfi_def_cfa_offset 8
 2984              		.cfi_offset 7, -8
 2985              		.cfi_offset 14, -4
ARM GAS  /tmp/ccHQAV00.s 			page 240


 2986 0002 00AF     		add	r7, sp, #0
 2987              	.LCFI270:
 2988              		.cfi_def_cfa_register 7
 373:Src/main.c    ****   /* Set FLASH latency */
 374:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 2989              		.loc 9 374 0
 2990 0004 0220     		movs	r0, #2
 2991 0006 FFF7FEFF 		bl	LL_FLASH_SetLatency
 375:Src/main.c    **** 
 376:Src/main.c    ****   /* Enable HSI if not already activated*/
 377:Src/main.c    ****   if (LL_RCC_HSI_IsReady() == 0)
 2992              		.loc 9 377 0
 2993 000a FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2994 000e 0346     		mov	r3, r0
 2995 0010 002B     		cmp	r3, #0
 2996 0012 07D1     		bne	.L138
 378:Src/main.c    ****   {
 379:Src/main.c    ****     /* Enable HSI and wait for activation*/
 380:Src/main.c    ****     LL_RCC_HSI_Enable();
 2997              		.loc 9 380 0
 2998 0014 FFF7FEFF 		bl	LL_RCC_HSI_Enable
 381:Src/main.c    ****     while(LL_RCC_HSI_IsReady() != 1)
 2999              		.loc 9 381 0
 3000 0018 00BF     		nop
 3001              	.L139:
 3002              		.loc 9 381 0 is_stmt 0 discriminator 1
 3003 001a FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 3004 001e 0346     		mov	r3, r0
 3005 0020 012B     		cmp	r3, #1
 3006 0022 FAD1     		bne	.L139
 3007              	.L138:
 382:Src/main.c    ****     {
 383:Src/main.c    ****     };
 384:Src/main.c    ****   }
 385:Src/main.c    **** 
 386:Src/main.c    ****   /* Main PLL configuration and activation */
 387:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 3008              		.loc 9 387 0 is_stmt 1
 3009 0024 0020     		movs	r0, #0
 3010 0026 4FF46011 		mov	r1, #3670016
 3011 002a FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 388:Src/main.c    **** 
 389:Src/main.c    ****   LL_RCC_PLL_Enable();
 3012              		.loc 9 389 0
 3013 002e FFF7FEFF 		bl	LL_RCC_PLL_Enable
 390:Src/main.c    ****   while(LL_RCC_PLL_IsReady() != 1)
 3014              		.loc 9 390 0
 3015 0032 00BF     		nop
 3016              	.L140:
 3017              		.loc 9 390 0 is_stmt 0 discriminator 1
 3018 0034 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 3019 0038 0346     		mov	r3, r0
 3020 003a 012B     		cmp	r3, #1
 3021 003c FAD1     		bne	.L140
 391:Src/main.c    ****   {
 392:Src/main.c    ****   };
 393:Src/main.c    **** 
ARM GAS  /tmp/ccHQAV00.s 			page 241


 394:Src/main.c    ****   /* Sysclk activation on the main PLL */
 395:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 3022              		.loc 9 395 0 is_stmt 1
 3023 003e 0020     		movs	r0, #0
 3024 0040 FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 396:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 3025              		.loc 9 396 0
 3026 0044 0220     		movs	r0, #2
 3027 0046 FFF7FEFF 		bl	LL_RCC_SetSysClkSource
 397:Src/main.c    ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 3028              		.loc 9 397 0
 3029 004a 00BF     		nop
 3030              	.L141:
 3031              		.loc 9 397 0 is_stmt 0 discriminator 1
 3032 004c FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 3033 0050 0346     		mov	r3, r0
 3034 0052 082B     		cmp	r3, #8
 3035 0054 FAD1     		bne	.L141
 398:Src/main.c    ****   {
 399:Src/main.c    ****   };
 400:Src/main.c    **** 
 401:Src/main.c    ****   /* Set APB1 & APB2 prescaler*/
 402:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 3036              		.loc 9 402 0 is_stmt 1
 3037 0056 4FF48060 		mov	r0, #1024
 3038 005a FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
 403:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 3039              		.loc 9 403 0
 3040 005e 0020     		movs	r0, #0
 3041 0060 FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
 404:Src/main.c    **** 
 405:Src/main.c    ****   /* Set systick to 1ms in using frequency set to 64MHz */
 406:Src/main.c    ****   /* This frequency can be calculated through LL RCC macro */
 407:Src/main.c    ****   /* ex: __LL_RCC_CALC_PLLCLK_FREQ ((HSI_VALUE / 2), LL_RCC_PLL_MUL_16) */
 408:Src/main.c    ****   LL_Init1msTick(64000000);
 3042              		.loc 9 408 0
 3043 0064 0348     		ldr	r0, .L142
 3044 0066 FFF7FEFF 		bl	LL_Init1msTick
 409:Src/main.c    **** 
 410:Src/main.c    ****   /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
 411:Src/main.c    ****   LL_SetSystemCoreClock(64000000);
 3045              		.loc 9 411 0
 3046 006a 0248     		ldr	r0, .L142
 3047 006c FFF7FEFF 		bl	LL_SetSystemCoreClock
 412:Src/main.c    **** }
 3048              		.loc 9 412 0
 3049 0070 80BD     		pop	{r7, pc}
 3050              	.L143:
 3051 0072 00BF     		.align	2
 3052              	.L142:
 3053 0074 0090D003 		.word	64000000
 3054              		.cfi_endproc
 3055              	.LFE499:
 3057              		.section	.text.UserButton_Callback,"ax",%progbits
 3058              		.align	2
 3059              		.global	UserButton_Callback
 3060              		.thumb
ARM GAS  /tmp/ccHQAV00.s 			page 242


 3061              		.thumb_func
 3063              	UserButton_Callback:
 3064              	.LFB500:
 413:Src/main.c    **** /******************************************************************************/
 414:Src/main.c    **** /*   USER IRQ HANDLER TREATMENT Functions                                     */
 415:Src/main.c    **** /******************************************************************************/
 416:Src/main.c    **** /**
 417:Src/main.c    ****   * @brief  Function to manage User push-button
 418:Src/main.c    ****   * @param  None
 419:Src/main.c    ****   * @retval None
 420:Src/main.c    ****   */
 421:Src/main.c    **** void UserButton_Callback(void)
 422:Src/main.c    **** {
 3065              		.loc 9 422 0
 3066              		.cfi_startproc
 3067              		@ args = 0, pretend = 0, frame = 0
 3068              		@ frame_needed = 1, uses_anonymous_args = 0
 3069              		@ link register save eliminated.
 3070 0000 80B4     		push	{r7}
 3071              	.LCFI271:
 3072              		.cfi_def_cfa_offset 4
 3073              		.cfi_offset 7, -4
 3074 0002 00AF     		add	r7, sp, #0
 3075              	.LCFI272:
 3076              		.cfi_def_cfa_register 7
 423:Src/main.c    ****   /* Update User push-button variable : to be checked in waiting loop in main program */
 424:Src/main.c    ****   ubButtonPress = 1;
 3077              		.loc 9 424 0
 3078 0004 034B     		ldr	r3, .L145
 3079 0006 0122     		movs	r2, #1
 3080 0008 1A70     		strb	r2, [r3]
 425:Src/main.c    **** }
 3081              		.loc 9 425 0
 3082 000a BD46     		mov	sp, r7
 3083              	.LCFI273:
 3084              		.cfi_def_cfa_register 13
 3085              		@ sp needed
 3086 000c 5DF8047B 		ldr	r7, [sp], #4
 3087              	.LCFI274:
 3088              		.cfi_restore 7
 3089              		.cfi_def_cfa_offset 0
 3090 0010 7047     		bx	lr
 3091              	.L146:
 3092 0012 00BF     		.align	2
 3093              	.L145:
 3094 0014 00000000 		.word	ubButtonPress
 3095              		.cfi_endproc
 3096              	.LFE500:
 3098              		.section	.text.SPI3_Rx_Callback,"ax",%progbits
 3099              		.align	2
 3100              		.global	SPI3_Rx_Callback
 3101              		.thumb
 3102              		.thumb_func
 3104              	SPI3_Rx_Callback:
 3105              	.LFB501:
 426:Src/main.c    **** 
 427:Src/main.c    **** /**
ARM GAS  /tmp/ccHQAV00.s 			page 243


 428:Src/main.c    ****   * @brief  Function called from SPI1 IRQ Handler when RXNE flag is set
 429:Src/main.c    ****   *         Function is in charge of retrieving received byte from SPI lines.
 430:Src/main.c    ****   * @param  None
 431:Src/main.c    ****   * @retval None
 432:Src/main.c    ****   */
 433:Src/main.c    **** void  SPI3_Rx_Callback(void)
 434:Src/main.c    **** {
 3106              		.loc 9 434 0
 3107              		.cfi_startproc
 3108              		@ args = 0, pretend = 0, frame = 0
 3109              		@ frame_needed = 1, uses_anonymous_args = 0
 3110 0000 98B5     		push	{r3, r4, r7, lr}
 3111              	.LCFI275:
 3112              		.cfi_def_cfa_offset 16
 3113              		.cfi_offset 3, -16
 3114              		.cfi_offset 4, -12
 3115              		.cfi_offset 7, -8
 3116              		.cfi_offset 14, -4
 3117 0002 00AF     		add	r7, sp, #0
 3118              	.LCFI276:
 3119              		.cfi_def_cfa_register 7
 435:Src/main.c    ****   /* Read character in Data register.
 436:Src/main.c    ****   RXNE flag is cleared by reading data in DR register */
 437:Src/main.c    ****   aRxBuffer[ubReceiveIndex++] = LL_SPI_ReceiveData8(SPI3);
 3120              		.loc 9 437 0
 3121 0004 074B     		ldr	r3, .L148
 3122 0006 1B78     		ldrb	r3, [r3]
 3123 0008 DBB2     		uxtb	r3, r3
 3124 000a 5A1C     		adds	r2, r3, #1
 3125 000c D1B2     		uxtb	r1, r2
 3126 000e 054A     		ldr	r2, .L148
 3127 0010 1170     		strb	r1, [r2]
 3128 0012 1C46     		mov	r4, r3
 3129 0014 0448     		ldr	r0, .L148+4
 3130 0016 FFF7FEFF 		bl	LL_SPI_ReceiveData8
 3131 001a 0346     		mov	r3, r0
 3132 001c 1A46     		mov	r2, r3
 3133 001e 034B     		ldr	r3, .L148+8
 3134 0020 1A55     		strb	r2, [r3, r4]
 438:Src/main.c    **** }
 3135              		.loc 9 438 0
 3136 0022 98BD     		pop	{r3, r4, r7, pc}
 3137              	.L149:
 3138              		.align	2
 3139              	.L148:
 3140 0024 00000000 		.word	ubReceiveIndex
 3141 0028 003C0040 		.word	1073757184
 3142 002c 00000000 		.word	aRxBuffer
 3143              		.cfi_endproc
 3144              	.LFE501:
 3146              		.section	.text.SPI3_Tx_Callback,"ax",%progbits
 3147              		.align	2
 3148              		.global	SPI3_Tx_Callback
 3149              		.thumb
 3150              		.thumb_func
 3152              	SPI3_Tx_Callback:
 3153              	.LFB502:
ARM GAS  /tmp/ccHQAV00.s 			page 244


 439:Src/main.c    **** 
 440:Src/main.c    **** /**
 441:Src/main.c    ****   * @brief  Function called from SPI1 IRQ Handler when TXE flag is set
 442:Src/main.c    ****   *         Function is in charge  to transmit byte on SPI lines.
 443:Src/main.c    ****   * @param  None
 444:Src/main.c    ****   * @retval None
 445:Src/main.c    ****   */
 446:Src/main.c    **** void  SPI3_Tx_Callback(void)
 447:Src/main.c    **** {
 3154              		.loc 9 447 0
 3155              		.cfi_startproc
 3156              		@ args = 0, pretend = 0, frame = 0
 3157              		@ frame_needed = 1, uses_anonymous_args = 0
 3158 0000 80B5     		push	{r7, lr}
 3159              	.LCFI277:
 3160              		.cfi_def_cfa_offset 8
 3161              		.cfi_offset 7, -8
 3162              		.cfi_offset 14, -4
 3163 0002 00AF     		add	r7, sp, #0
 3164              	.LCFI278:
 3165              		.cfi_def_cfa_register 7
 448:Src/main.c    ****   /* Write character in Data register.
 449:Src/main.c    ****   TXE flag is cleared by reading data in DR register */
 450:Src/main.c    ****   LL_SPI_TransmitData8(SPI3, aTxBuffer[ubTransmitIndex++]);
 3166              		.loc 9 450 0
 3167 0004 074B     		ldr	r3, .L151
 3168 0006 1B78     		ldrb	r3, [r3]
 3169 0008 DBB2     		uxtb	r3, r3
 3170 000a 5A1C     		adds	r2, r3, #1
 3171 000c D1B2     		uxtb	r1, r2
 3172 000e 054A     		ldr	r2, .L151
 3173 0010 1170     		strb	r1, [r2]
 3174 0012 1A46     		mov	r2, r3
 3175 0014 044B     		ldr	r3, .L151+4
 3176 0016 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 3177 0018 0448     		ldr	r0, .L151+8
 3178 001a 1946     		mov	r1, r3
 3179 001c FFF7FEFF 		bl	LL_SPI_TransmitData8
 451:Src/main.c    **** }
 3180              		.loc 9 451 0
 3181 0020 80BD     		pop	{r7, pc}
 3182              	.L152:
 3183 0022 00BF     		.align	2
 3184              	.L151:
 3185 0024 00000000 		.word	ubTransmitIndex
 3186 0028 00000000 		.word	aTxBuffer
 3187 002c 003C0040 		.word	1073757184
 3188              		.cfi_endproc
 3189              	.LFE502:
 3191              		.section	.text.SPI3_TransferError_Callback,"ax",%progbits
 3192              		.align	2
 3193              		.global	SPI3_TransferError_Callback
 3194              		.thumb
 3195              		.thumb_func
 3197              	SPI3_TransferError_Callback:
 3198              	.LFB503:
 452:Src/main.c    **** 
ARM GAS  /tmp/ccHQAV00.s 			page 245


 453:Src/main.c    **** /**
 454:Src/main.c    ****   * @brief  Function called in case of error detected in SPI IT Handler
 455:Src/main.c    ****   * @param  None
 456:Src/main.c    ****   * @retval None
 457:Src/main.c    ****   */
 458:Src/main.c    **** void SPI3_TransferError_Callback(void)
 459:Src/main.c    **** {
 3199              		.loc 9 459 0
 3200              		.cfi_startproc
 3201              		@ args = 0, pretend = 0, frame = 0
 3202              		@ frame_needed = 1, uses_anonymous_args = 0
 3203 0000 80B5     		push	{r7, lr}
 3204              	.LCFI279:
 3205              		.cfi_def_cfa_offset 8
 3206              		.cfi_offset 7, -8
 3207              		.cfi_offset 14, -4
 3208 0002 00AF     		add	r7, sp, #0
 3209              	.LCFI280:
 3210              		.cfi_def_cfa_register 7
 460:Src/main.c    ****   /* Disable RXNE  Interrupt             */
 461:Src/main.c    ****   LL_SPI_DisableIT_RXNE(SPI3);
 3211              		.loc 9 461 0
 3212 0004 0548     		ldr	r0, .L154
 3213 0006 FFF7FEFF 		bl	LL_SPI_DisableIT_RXNE
 462:Src/main.c    **** 
 463:Src/main.c    ****   /* Disable TXE   Interrupt             */
 464:Src/main.c    ****   LL_SPI_DisableIT_TXE(SPI3);
 3214              		.loc 9 464 0
 3215 000a 0448     		ldr	r0, .L154
 3216 000c FFF7FEFF 		bl	LL_SPI_DisableIT_TXE
 465:Src/main.c    **** 
 466:Src/main.c    ****   /* Set LED2 to Blinking mode to indicate error occurs */
 467:Src/main.c    ****   LED_Blinking(LED_BLINK_ERROR);
 3217              		.loc 9 467 0
 3218 0010 4FF47A70 		mov	r0, #1000
 3219 0014 FFF7FEFF 		bl	LED_Blinking
 468:Src/main.c    **** }
 3220              		.loc 9 468 0
 3221 0018 80BD     		pop	{r7, pc}
 3222              	.L155:
 3223 001a 00BF     		.align	2
 3224              	.L154:
 3225 001c 003C0040 		.word	1073757184
 3226              		.cfi_endproc
 3227              	.LFE503:
 3229              		.text
 3230              	.Letext0:
 3231              		.file 10 "../../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 3232              		.file 11 "/usr/arm-none-eabi/include/machine/_default_types.h"
 3233              		.file 12 "/usr/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccHQAV00.s 			page 246


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccHQAV00.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccHQAV00.s:25     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccHQAV00.s:70     .text.NVIC_EnableIRQ:000000000000002c $d
     /tmp/ccHQAV00.s:75     .text.NVIC_SetPriority:0000000000000000 $t
     /tmp/ccHQAV00.s:79     .text.NVIC_SetPriority:0000000000000000 NVIC_SetPriority
     /tmp/ccHQAV00.s:142    .text.NVIC_SetPriority:000000000000004c $d
     /tmp/ccHQAV00.s:148    .text.LL_AHB1_GRP1_EnableClock:0000000000000000 $t
     /tmp/ccHQAV00.s:152    .text.LL_AHB1_GRP1_EnableClock:0000000000000000 LL_AHB1_GRP1_EnableClock
     /tmp/ccHQAV00.s:202    .text.LL_AHB1_GRP1_EnableClock:000000000000002c $d
     /tmp/ccHQAV00.s:207    .text.LL_APB1_GRP1_EnableClock:0000000000000000 $t
     /tmp/ccHQAV00.s:211    .text.LL_APB1_GRP1_EnableClock:0000000000000000 LL_APB1_GRP1_EnableClock
     /tmp/ccHQAV00.s:260    .text.LL_APB1_GRP1_EnableClock:000000000000002c $d
     /tmp/ccHQAV00.s:265    .text.LL_APB2_GRP1_EnableClock:0000000000000000 $t
     /tmp/ccHQAV00.s:269    .text.LL_APB2_GRP1_EnableClock:0000000000000000 LL_APB2_GRP1_EnableClock
     /tmp/ccHQAV00.s:318    .text.LL_APB2_GRP1_EnableClock:000000000000002c $d
     /tmp/ccHQAV00.s:323    .text.LL_RCC_HSI_Enable:0000000000000000 $t
     /tmp/ccHQAV00.s:327    .text.LL_RCC_HSI_Enable:0000000000000000 LL_RCC_HSI_Enable
     /tmp/ccHQAV00.s:361    .text.LL_RCC_HSI_Enable:0000000000000018 $d
     /tmp/ccHQAV00.s:366    .text.LL_RCC_HSI_IsReady:0000000000000000 $t
     /tmp/ccHQAV00.s:370    .text.LL_RCC_HSI_IsReady:0000000000000000 LL_RCC_HSI_IsReady
     /tmp/ccHQAV00.s:407    .text.LL_RCC_HSI_IsReady:0000000000000020 $d
     /tmp/ccHQAV00.s:412    .text.LL_RCC_SetSysClkSource:0000000000000000 $t
     /tmp/ccHQAV00.s:416    .text.LL_RCC_SetSysClkSource:0000000000000000 LL_RCC_SetSysClkSource
     /tmp/ccHQAV00.s:458    .text.LL_RCC_SetSysClkSource:0000000000000024 $d
     /tmp/ccHQAV00.s:463    .text.LL_RCC_GetSysClkSource:0000000000000000 $t
     /tmp/ccHQAV00.s:467    .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
     /tmp/ccHQAV00.s:499    .text.LL_RCC_GetSysClkSource:0000000000000018 $d
     /tmp/ccHQAV00.s:504    .text.LL_RCC_SetAHBPrescaler:0000000000000000 $t
     /tmp/ccHQAV00.s:508    .text.LL_RCC_SetAHBPrescaler:0000000000000000 LL_RCC_SetAHBPrescaler
     /tmp/ccHQAV00.s:550    .text.LL_RCC_SetAHBPrescaler:0000000000000024 $d
     /tmp/ccHQAV00.s:555    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 $t
     /tmp/ccHQAV00.s:559    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 LL_RCC_SetAPB1Prescaler
     /tmp/ccHQAV00.s:601    .text.LL_RCC_SetAPB1Prescaler:0000000000000024 $d
     /tmp/ccHQAV00.s:606    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 $t
     /tmp/ccHQAV00.s:610    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 LL_RCC_SetAPB2Prescaler
     /tmp/ccHQAV00.s:652    .text.LL_RCC_SetAPB2Prescaler:0000000000000024 $d
     /tmp/ccHQAV00.s:657    .text.LL_RCC_PLL_Enable:0000000000000000 $t
     /tmp/ccHQAV00.s:661    .text.LL_RCC_PLL_Enable:0000000000000000 LL_RCC_PLL_Enable
     /tmp/ccHQAV00.s:694    .text.LL_RCC_PLL_Enable:0000000000000018 $d
     /tmp/ccHQAV00.s:699    .text.LL_RCC_PLL_IsReady:0000000000000000 $t
     /tmp/ccHQAV00.s:703    .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
     /tmp/ccHQAV00.s:740    .text.LL_RCC_PLL_IsReady:0000000000000020 $d
     /tmp/ccHQAV00.s:745    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 $t
     /tmp/ccHQAV00.s:749    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 LL_RCC_PLL_ConfigDomain_SYS
     /tmp/ccHQAV00.s:804    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000040 $d
     /tmp/ccHQAV00.s:809    .text.LL_SYSCFG_SetEXTISource:0000000000000000 $t
     /tmp/ccHQAV00.s:813    .text.LL_SYSCFG_SetEXTISource:0000000000000000 LL_SYSCFG_SetEXTISource
     /tmp/ccHQAV00.s:888    .text.LL_SYSCFG_SetEXTISource:0000000000000050 $d
     /tmp/ccHQAV00.s:893    .text.LL_FLASH_SetLatency:0000000000000000 $t
     /tmp/ccHQAV00.s:897    .text.LL_FLASH_SetLatency:0000000000000000 LL_FLASH_SetLatency
     /tmp/ccHQAV00.s:939    .text.LL_FLASH_SetLatency:0000000000000024 $d
     /tmp/ccHQAV00.s:944    .text.LL_GPIO_SetPinMode:0000000000000000 $t
     /tmp/ccHQAV00.s:948    .text.LL_GPIO_SetPinMode:0000000000000000 LL_GPIO_SetPinMode
     /tmp/ccHQAV00.s:1036   .text.LL_GPIO_SetPinSpeed:0000000000000000 $t
     /tmp/ccHQAV00.s:1040   .text.LL_GPIO_SetPinSpeed:0000000000000000 LL_GPIO_SetPinSpeed
ARM GAS  /tmp/ccHQAV00.s 			page 247


     /tmp/ccHQAV00.s:1127   .text.LL_GPIO_SetPinPull:0000000000000000 $t
     /tmp/ccHQAV00.s:1131   .text.LL_GPIO_SetPinPull:0000000000000000 LL_GPIO_SetPinPull
     /tmp/ccHQAV00.s:1218   .text.LL_GPIO_SetAFPin_8_15:0000000000000000 $t
     /tmp/ccHQAV00.s:1222   .text.LL_GPIO_SetAFPin_8_15:0000000000000000 LL_GPIO_SetAFPin_8_15
     /tmp/ccHQAV00.s:1311   .text.LL_GPIO_SetOutputPin:0000000000000000 $t
     /tmp/ccHQAV00.s:1315   .text.LL_GPIO_SetOutputPin:0000000000000000 LL_GPIO_SetOutputPin
     /tmp/ccHQAV00.s:1355   .text.LL_GPIO_ResetOutputPin:0000000000000000 $t
     /tmp/ccHQAV00.s:1359   .text.LL_GPIO_ResetOutputPin:0000000000000000 LL_GPIO_ResetOutputPin
     /tmp/ccHQAV00.s:1399   .text.LL_GPIO_TogglePin:0000000000000000 $t
     /tmp/ccHQAV00.s:1403   .text.LL_GPIO_TogglePin:0000000000000000 LL_GPIO_TogglePin
     /tmp/ccHQAV00.s:1446   .text.LL_EXTI_EnableIT_0_31:0000000000000000 $t
     /tmp/ccHQAV00.s:1450   .text.LL_EXTI_EnableIT_0_31:0000000000000000 LL_EXTI_EnableIT_0_31
     /tmp/ccHQAV00.s:1492   .text.LL_EXTI_EnableIT_0_31:0000000000000020 $d
     /tmp/ccHQAV00.s:1497   .text.LL_EXTI_EnableFallingTrig_0_31:0000000000000000 $t
     /tmp/ccHQAV00.s:1501   .text.LL_EXTI_EnableFallingTrig_0_31:0000000000000000 LL_EXTI_EnableFallingTrig_0_31
     /tmp/ccHQAV00.s:1542   .text.LL_EXTI_EnableFallingTrig_0_31:0000000000000020 $d
     /tmp/ccHQAV00.s:1547   .text.LL_SPI_Enable:0000000000000000 $t
     /tmp/ccHQAV00.s:1551   .text.LL_SPI_Enable:0000000000000000 LL_SPI_Enable
     /tmp/ccHQAV00.s:1593   .text.LL_SPI_SetMode:0000000000000000 $t
     /tmp/ccHQAV00.s:1597   .text.LL_SPI_SetMode:0000000000000000 LL_SPI_SetMode
     /tmp/ccHQAV00.s:1641   .text.LL_SPI_SetClockPhase:0000000000000000 $t
     /tmp/ccHQAV00.s:1645   .text.LL_SPI_SetClockPhase:0000000000000000 LL_SPI_SetClockPhase
     /tmp/ccHQAV00.s:1689   .text.LL_SPI_SetClockPolarity:0000000000000000 $t
     /tmp/ccHQAV00.s:1693   .text.LL_SPI_SetClockPolarity:0000000000000000 LL_SPI_SetClockPolarity
     /tmp/ccHQAV00.s:1737   .text.LL_SPI_SetBaudRatePrescaler:0000000000000000 $t
     /tmp/ccHQAV00.s:1741   .text.LL_SPI_SetBaudRatePrescaler:0000000000000000 LL_SPI_SetBaudRatePrescaler
     /tmp/ccHQAV00.s:1785   .text.LL_SPI_SetTransferDirection:0000000000000000 $t
     /tmp/ccHQAV00.s:1789   .text.LL_SPI_SetTransferDirection:0000000000000000 LL_SPI_SetTransferDirection
     /tmp/ccHQAV00.s:1833   .text.LL_SPI_SetDataWidth:0000000000000000 $t
     /tmp/ccHQAV00.s:1837   .text.LL_SPI_SetDataWidth:0000000000000000 LL_SPI_SetDataWidth
     /tmp/ccHQAV00.s:1881   .text.LL_SPI_SetRxFIFOThreshold:0000000000000000 $t
     /tmp/ccHQAV00.s:1885   .text.LL_SPI_SetRxFIFOThreshold:0000000000000000 LL_SPI_SetRxFIFOThreshold
     /tmp/ccHQAV00.s:1929   .text.LL_SPI_SetNSSMode:0000000000000000 $t
     /tmp/ccHQAV00.s:1933   .text.LL_SPI_SetNSSMode:0000000000000000 LL_SPI_SetNSSMode
     /tmp/ccHQAV00.s:1986   .text.LL_SPI_EnableIT_ERR:0000000000000000 $t
     /tmp/ccHQAV00.s:1990   .text.LL_SPI_EnableIT_ERR:0000000000000000 LL_SPI_EnableIT_ERR
     /tmp/ccHQAV00.s:2031   .text.LL_SPI_EnableIT_RXNE:0000000000000000 $t
     /tmp/ccHQAV00.s:2035   .text.LL_SPI_EnableIT_RXNE:0000000000000000 LL_SPI_EnableIT_RXNE
     /tmp/ccHQAV00.s:2076   .text.LL_SPI_EnableIT_TXE:0000000000000000 $t
     /tmp/ccHQAV00.s:2080   .text.LL_SPI_EnableIT_TXE:0000000000000000 LL_SPI_EnableIT_TXE
     /tmp/ccHQAV00.s:2121   .text.LL_SPI_DisableIT_RXNE:0000000000000000 $t
     /tmp/ccHQAV00.s:2125   .text.LL_SPI_DisableIT_RXNE:0000000000000000 LL_SPI_DisableIT_RXNE
     /tmp/ccHQAV00.s:2166   .text.LL_SPI_DisableIT_TXE:0000000000000000 $t
     /tmp/ccHQAV00.s:2170   .text.LL_SPI_DisableIT_TXE:0000000000000000 LL_SPI_DisableIT_TXE
     /tmp/ccHQAV00.s:2211   .text.LL_SPI_ReceiveData8:0000000000000000 $t
     /tmp/ccHQAV00.s:2215   .text.LL_SPI_ReceiveData8:0000000000000000 LL_SPI_ReceiveData8
     /tmp/ccHQAV00.s:2255   .text.LL_SPI_TransmitData8:0000000000000000 $t
     /tmp/ccHQAV00.s:2259   .text.LL_SPI_TransmitData8:0000000000000000 LL_SPI_TransmitData8
     /tmp/ccHQAV00.s:2304   .bss.ubButtonPress:0000000000000000 ubButtonPress
     /tmp/ccHQAV00.s:2305   .bss.ubButtonPress:0000000000000000 $d
     /tmp/ccHQAV00.s:2311   .data.aTxBuffer:0000000000000000 aTxBuffer
     /tmp/ccHQAV00.s:2308   .data.aTxBuffer:0000000000000000 $d
     /tmp/ccHQAV00.s:2319   .data.ubNbDataToTransmit:0000000000000000 ubNbDataToTransmit
     /tmp/ccHQAV00.s:2325   .bss.ubTransmitIndex:0000000000000000 ubTransmitIndex
     /tmp/ccHQAV00.s:2326   .bss.ubTransmitIndex:0000000000000000 $d
                            *COM*:0000000000000092 aRxBuffer
     /tmp/ccHQAV00.s:2332   .data.ubNbDataToReceive:0000000000000000 ubNbDataToReceive
ARM GAS  /tmp/ccHQAV00.s 			page 248


     /tmp/ccHQAV00.s:2338   .bss.ubReceiveIndex:0000000000000000 ubReceiveIndex
     /tmp/ccHQAV00.s:2339   .bss.ubReceiveIndex:0000000000000000 $d
     /tmp/ccHQAV00.s:2341   .text.main:0000000000000000 $t
     /tmp/ccHQAV00.s:2346   .text.main:0000000000000000 main
     /tmp/ccHQAV00.s:2975   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccHQAV00.s:2563   .text.LED_Init:0000000000000000 LED_Init
     /tmp/ccHQAV00.s:2387   .text.Configure_SPI:0000000000000000 Configure_SPI
     /tmp/ccHQAV00.s:2707   .text.UserButton_Init:0000000000000000 UserButton_Init
     /tmp/ccHQAV00.s:2769   .text.WaitForUserButtonPress:0000000000000000 WaitForUserButtonPress
     /tmp/ccHQAV00.s:2531   .text.Activate_SPI:0000000000000000 Activate_SPI
     /tmp/ccHQAV00.s:2818   .text.WaitAndCheckEndOfTransfer:0000000000000000 WaitAndCheckEndOfTransfer
     /tmp/ccHQAV00.s:2382   .text.Configure_SPI:0000000000000000 $t
     /tmp/ccHQAV00.s:2520   .text.Configure_SPI:0000000000000110 $d
     /tmp/ccHQAV00.s:2526   .text.Activate_SPI:0000000000000000 $t
     /tmp/ccHQAV00.s:2553   .text.Activate_SPI:000000000000000c $d
     /tmp/ccHQAV00.s:2558   .text.LED_Init:0000000000000000 $t
     /tmp/ccHQAV00.s:2590   .text.LED_Init:000000000000001c $d
     /tmp/ccHQAV00.s:2595   .text.LED_On:0000000000000000 $t
     /tmp/ccHQAV00.s:2600   .text.LED_On:0000000000000000 LED_On
     /tmp/ccHQAV00.s:2623   .text.LED_On:0000000000000010 $d
     /tmp/ccHQAV00.s:2628   .text.LED_Off:0000000000000000 $t
     /tmp/ccHQAV00.s:2633   .text.LED_Off:0000000000000000 LED_Off
     /tmp/ccHQAV00.s:2656   .text.LED_Off:0000000000000010 $d
     /tmp/ccHQAV00.s:2661   .text.LED_Blinking:0000000000000000 $t
     /tmp/ccHQAV00.s:2666   .text.LED_Blinking:0000000000000000 LED_Blinking
     /tmp/ccHQAV00.s:2697   .text.LED_Blinking:000000000000001c $d
     /tmp/ccHQAV00.s:2702   .text.UserButton_Init:0000000000000000 $t
     /tmp/ccHQAV00.s:2758   .text.UserButton_Init:0000000000000054 $d
     /tmp/ccHQAV00.s:2764   .text.WaitForUserButtonPress:0000000000000000 $t
     /tmp/ccHQAV00.s:2807   .text.WaitForUserButtonPress:0000000000000028 $d
     /tmp/ccHQAV00.s:2813   .text.WaitAndCheckEndOfTransfer:0000000000000000 $t
     /tmp/ccHQAV00.s:2899   .text.Buffercmp8:0000000000000000 Buffercmp8
     /tmp/ccHQAV00.s:2883   .text.WaitAndCheckEndOfTransfer:0000000000000054 $d
     /tmp/ccHQAV00.s:2894   .text.Buffercmp8:0000000000000000 $t
     /tmp/ccHQAV00.s:2970   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccHQAV00.s:3053   .text.SystemClock_Config:0000000000000074 $d
     /tmp/ccHQAV00.s:3058   .text.UserButton_Callback:0000000000000000 $t
     /tmp/ccHQAV00.s:3063   .text.UserButton_Callback:0000000000000000 UserButton_Callback
     /tmp/ccHQAV00.s:3094   .text.UserButton_Callback:0000000000000014 $d
     /tmp/ccHQAV00.s:3099   .text.SPI3_Rx_Callback:0000000000000000 $t
     /tmp/ccHQAV00.s:3104   .text.SPI3_Rx_Callback:0000000000000000 SPI3_Rx_Callback
     /tmp/ccHQAV00.s:3140   .text.SPI3_Rx_Callback:0000000000000024 $d
     /tmp/ccHQAV00.s:3147   .text.SPI3_Tx_Callback:0000000000000000 $t
     /tmp/ccHQAV00.s:3152   .text.SPI3_Tx_Callback:0000000000000000 SPI3_Tx_Callback
     /tmp/ccHQAV00.s:3185   .text.SPI3_Tx_Callback:0000000000000024 $d
     /tmp/ccHQAV00.s:3192   .text.SPI3_TransferError_Callback:0000000000000000 $t
     /tmp/ccHQAV00.s:3197   .text.SPI3_TransferError_Callback:0000000000000000 SPI3_TransferError_Callback
     /tmp/ccHQAV00.s:3225   .text.SPI3_TransferError_Callback:000000000000001c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
LL_mDelay
LL_Init1msTick
LL_SetSystemCoreClock
