# Advanced- Physical design using openLANE - Sky130

This repository is dedicated to showcasing the projects completed during a 5-day workshop on Advanced Physical Design using OpenLANE/SkyWater130. 
## About the Workshop

The workshop is focused on providing hands-on experience with OpenLANE, a VLSI (Very Large Scale Integration) design flow tool, and the Skywater 130nm Process Design Kit (PDK). OpenLANE automates the process of designing integrated circuits, aiming to produce clean GDSII output without needing much human intervention. Throughout the workshop, participants work with PicoRV32 it is a CPU core that follows the RISC-V RV32IMC Instruction Set Architecture, to understand the design flow concepts.

<details open-"open">
	<summary>Topics to be covered</summary>
	<ol>
 		<li>
			DAY-1  Inception of open-source EDA, OpenLANE and Sky130PDK
			<ul>
				<li><a href="DAY-1/SKY_1_readme.md">SKY-1 How to talk to Computers</a></li>
				<li><a href="DAY-1/SKY_2_readme.md">SKY-2 SOC Design and How to use OpenLANE</a></li>
				<li><a href="DAY-1/SKY_3_readme.md">SKY-3 Get Familiar to open-source EDA Tools</a></li>
			</ul>
			DAY-2  Good Floorplan vs bad Floorplan and Introduction to library cells
			<ul>
				<li><a href="DAY-2/SKY_1_readme.md">SKY-1 Chip Floor Planning considerations</a></li>
				<li><a href="DAY-2/SKY_2_readme.md">SKY-2 Library Binding and placement</a></li>
				<li><a href="DAY-2/SKY_3_readme.md">SKY-3 Cell Design and Characterization flows</a></li>
				<li><a href="DAY-2/SKY_4_readme.md">SKY-4 General Timing characterization parameters</a></li>
			</ul>
			DAY-3  Design library cell using Magic Layout and ngspice charcterization
			<ul>
				<li><a href="DAY-3/SKY_1_readme.md">SKY-1 Labs for CMOS inverter ngspice simulations</a></li>
				<li><a href="DAY-3/SKY_2_readme.md">SKY-2 Inception of Layout CMOS fabrication process</a></li>
				<li><a href="DAY-3/SKY_3_readme.md">SKY-3 Tech file labs</a></li>
				
			</ul>
   			DAY-4  Pre-Layout timing analysis and importance of good clock tree
			<ul>
				<li><a href="DAY-4/SKY_1_readme.md">SKY-1 Timing modelling using delay tables</a></li>
				<li><a href="DAY-4/SKY_2_readme.md">SKY-2 Timing analysis with ideal clocks using openSTA</a></li>
				<li><a href="DAY-4/SKY_3_readme.md">SKY-3 Clock tree synthesis TritonCTS and signal integrity</a></li>
    				<li><a href="DAY-4/SKY_4_readme.md">SKY-4 Timing analysis with real clocks using openSTA</a></li>
				
			</ul>
   			DAY-5  Final steps for RTL2GDS using tritonRoute and openSTA
			<ul>
				<li><a href="DAY-5/SKY_1_readme.md">SKY-1 Routing and design rule check (DRC)</a></li>
				<li><a href="DAY-5/SKY_2_readme.md">SKY-2 Power distribution Network and routing</a></li>
				<li><a href="DAY-5/SKY_3_readme.md">SKY-3 TritonRoute Features</a></li>
				
			</ul>
   
		</li>
  	<ol>

</details>



		


    



