
---------- Begin Simulation Statistics ----------
final_tick                                40401594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181928                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481944                       # Number of bytes of host memory used
host_op_rate                                   363334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   107.20                       # Real time elapsed on the host
host_tick_rate                              376884908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19502428                       # Number of instructions simulated
sim_ops                                      38948952                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040402                       # Number of seconds simulated
sim_ticks                                 40401594500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9502428                       # Number of instructions committed
system.cpu0.committedOps                     17971410                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.503424                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3318976                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2377848                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        31371                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1744174                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1207                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       49934716                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.117600                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3177694                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          240                       # TLB misses on write requests
system.cpu0.numCycles                        80803175                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              37060      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14109095     78.51%     78.71% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 38704      0.22%     78.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                23695      0.13%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.08% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.08% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 26240      0.15%     79.23% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               107888      0.60%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.83% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1945830     10.83%     90.66% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1580462      8.79%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            61976      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           36504      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                17971410                       # Class of committed instruction
system.cpu0.tickCycles                       30868459                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    285                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.080319                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5689829                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2460633                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35065                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493508                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       40262446                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.123757                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5350425                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          604                       # TLB misses on write requests
system.cpu1.numCycles                        80803189                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40540743                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       335199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        671423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3669322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          178                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7338710                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            178                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             281862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        70655                       # Transaction distribution
system.membus.trans_dist::CleanEvict           264544                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54362                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        281862                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1007646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1007646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1007646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26040192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26040192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26040192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            336224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  336224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              336224                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1018699500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1808443750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1640643                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1640643                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1640643                       # number of overall hits
system.cpu0.icache.overall_hits::total        1640643                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1536998                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1536998                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1536998                       # number of overall misses
system.cpu0.icache.overall_misses::total      1536998                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  29968973000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  29968973000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  29968973000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  29968973000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3177641                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3177641                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3177641                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3177641                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.483692                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.483692                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.483692                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.483692                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19498.381260                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19498.381260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19498.381260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19498.381260                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1536982                       # number of writebacks
system.cpu0.icache.writebacks::total          1536982                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1536998                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1536998                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1536998                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1536998                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  28431975000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  28431975000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  28431975000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  28431975000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.483692                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.483692                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.483692                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.483692                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18498.381260                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18498.381260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18498.381260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18498.381260                       # average overall mshr miss latency
system.cpu0.icache.replacements               1536982                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1640643                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1640643                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1536998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1536998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  29968973000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  29968973000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3177641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3177641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.483692                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.483692                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19498.381260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19498.381260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1536998                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1536998                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  28431975000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  28431975000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.483692                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.483692                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18498.381260                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18498.381260                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999661                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3177641                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1536998                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.067433                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999661                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26958126                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26958126                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3236007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3236007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3236007                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3236007                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       689997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        689997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       689997                       # number of overall misses
system.cpu0.dcache.overall_misses::total       689997                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14135222500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14135222500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14135222500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14135222500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3926004                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3926004                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3926004                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3926004                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175750                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175750                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175750                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175750                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20485.918779                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20485.918779                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20485.918779                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20485.918779                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       406923                       # number of writebacks
system.cpu0.dcache.writebacks::total           406923                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        81789                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81789                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        81789                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81789                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       608208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       608208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       608208                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       608208                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11093345500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11093345500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11093345500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11093345500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154918                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154918                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154918                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154918                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18239.394253                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18239.394253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18239.394253                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18239.394253                       # average overall mshr miss latency
system.cpu0.dcache.replacements                608191                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1864876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1864876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       444745                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       444745                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7106993500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7106993500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2309621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2309621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192562                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15979.928948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15979.928948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        17181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17181                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       427564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       427564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6356415500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6356415500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14866.582547                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14866.582547                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1371131                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1371131                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       245252                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       245252                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7028229000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7028229000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1616383                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1616383                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151729                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28657.173030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28657.173030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        64608                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        64608                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       180644                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       180644                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4736930000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4736930000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111758                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111758                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26222.459644                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26222.459644                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999683                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3844214                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           608207                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.320568                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999683                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         32016239                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        32016239                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4212873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4212873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4212873                       # number of overall hits
system.cpu1.icache.overall_hits::total        4212873                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1137393                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1137393                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1137393                       # number of overall misses
system.cpu1.icache.overall_misses::total      1137393                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21471011500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21471011500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21471011500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21471011500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5350266                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5350266                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5350266                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5350266                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.212586                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.212586                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.212586                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.212586                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18877.390225                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18877.390225                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18877.390225                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18877.390225                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1137376                       # number of writebacks
system.cpu1.icache.writebacks::total          1137376                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1137393                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1137393                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1137393                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1137393                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  20333619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  20333619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  20333619500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  20333619500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.212586                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.212586                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.212586                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.212586                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17877.391104                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17877.391104                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17877.391104                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17877.391104                       # average overall mshr miss latency
system.cpu1.icache.replacements               1137376                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4212873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4212873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1137393                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1137393                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21471011500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21471011500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5350266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5350266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.212586                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.212586                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18877.390225                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18877.390225                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1137393                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1137393                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  20333619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  20333619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.212586                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.212586                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17877.391104                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17877.391104                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5350265                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1137392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.703976                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999647                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43939520                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43939520                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326673                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326673                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327598                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327598                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462469                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462469                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463598                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463598                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  12077075500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12077075500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  12077075500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12077075500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789142                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789142                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791196                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791196                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122051                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122051                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122283                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 26114.346043                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26114.346043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 26050.749788                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26050.749788                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       180820                       # number of writebacks
system.cpu1.dcache.writebacks::total           180820                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76718                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76718                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76718                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76718                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386789                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386789                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9460431000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9460431000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9518026000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9518026000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101804                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101804                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102023                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102023                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 24524.708944                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24524.708944                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 24607.799084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24607.799084                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386773                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297699                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297699                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7413584000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7413584000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372041                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 24902.952311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24902.952311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        13005                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13005                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6808349500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6808349500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23914.622366                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23914.622366                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4663491500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4663491500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28303.037568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28303.037568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63713                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63713                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2652081500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2652081500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26243.422029                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26243.422029                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          925                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          925                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1129                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1129                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.549659                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.549659                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     57595000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     57595000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 55486.512524                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 55486.512524                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999669                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714387                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386789                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.603135                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999669                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30716357                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30716357                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1399838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              559541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1051002                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              322783                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3333164                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1399838                       # number of overall hits
system.l2.overall_hits::.cpu0.data             559541                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1051002                       # number of overall hits
system.l2.overall_hits::.cpu1.data             322783                       # number of overall hits
system.l2.overall_hits::total                 3333164                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            137160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             48667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             86391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             64006                       # number of demand (read+write) misses
system.l2.demand_misses::total                 336224                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           137160                       # number of overall misses
system.l2.overall_misses::.cpu0.data            48667                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            86391                       # number of overall misses
system.l2.overall_misses::.cpu1.data            64006                       # number of overall misses
system.l2.overall_misses::total                336224                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11269937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3998928500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   7251532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5462686000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27983084000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11269937000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3998928500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   7251532500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5462686000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27983084000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1536998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          608208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1137393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3669388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1536998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         608208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1137393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3669388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.089239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.075955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.165480                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091629                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.089239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.075955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.165480                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091629                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82166.353164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82169.200896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83938.517901                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85346.467519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83227.503093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82166.353164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82169.200896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83938.517901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85346.467519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83227.503093                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               70655                       # number of writebacks
system.l2.writebacks::total                     70655                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       137160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        48667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        86391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        64006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            336224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        48667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        86391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        64006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           336224                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9898337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3512268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   6387622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4822626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24620854000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9898337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3512268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   6387622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4822626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24620854000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.089239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.075955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.165480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091629                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.089239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.075955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.165480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091629                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72166.353164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72169.406374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73938.517901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75346.467519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73227.532835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72166.353164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72169.406374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73938.517901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75346.467519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73227.532835                       # average overall mshr miss latency
system.l2.replacements                         335367                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       587743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           587743                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       587743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       587743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2674358                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2674358                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2674358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2674358                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           147214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                227370                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54362                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2901225000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1624397500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4525622500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       180644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            281732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.185060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.207067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.192956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86785.073287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77603.549589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83249.742467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2566935000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1415077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3982012500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.185060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.207067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.192956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76785.372420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67603.549589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73249.926419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1399838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1051002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2450840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       137160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        86391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           223551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11269937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   7251532500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18521469500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1536998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1137393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2674391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.089239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.075955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.083589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82166.353164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83938.517901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82851.203976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        86391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       223551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9898337000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   6387622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16285959500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.089239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.075955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.083589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72166.353164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73938.517901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72851.203976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       412327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       242627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            654954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        15237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        43074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1097703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3838288500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4935992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       427564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285701                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        713265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.150766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 72041.970204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89109.172587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84649.414347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        15237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        43074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    945333500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3407548500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4352882000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.150766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 62041.970204                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79109.172587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74649.414347                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.452818                       # Cycle average of tags in use
system.l2.tags.total_refs                     7338699                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    336391                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.815979                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.236720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      157.593206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      344.572597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      270.287077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      245.763218                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.153900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.336497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.263952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.240003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999466                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59046071                       # Number of tag accesses
system.l2.tags.data_accesses                 59046071                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       8778240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3114624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       5529024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4096384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21518272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8778240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      5529024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14307264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4521920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4521920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          48666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          86391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          64006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              336223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        70655                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              70655                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        217274593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         77091611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        136851628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101391642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             532609474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    217274593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    136851628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        354126221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111924295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111924295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111924295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       217274593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        77091611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       136851628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101391642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644533770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     43031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     86391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     59249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397950500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              721873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      336224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70655                       # Number of write requests accepted
system.mem_ctrls.readBursts                    336224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70655                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6523                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3418                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4791123500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1629150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10900436000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14704.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33454.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   192394                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49112                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                336224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70655                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       148421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.131895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.103200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.954312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65302     44.00%     44.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50970     34.34%     78.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18562     12.51%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7444      5.02%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2593      1.75%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1196      0.81%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          581      0.39%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      0.23%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1431      0.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       148421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.631930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.815486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.298289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1156     29.67%     29.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2247     57.67%     87.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          474     12.17%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           14      0.36%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.456739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.434692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3018     77.48%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      1.69%     79.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              730     18.74%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               73      1.87%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20853120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4102912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21518336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4521920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       516.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    532.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40401582500                       # Total gap between requests
system.mem_ctrls.avgGap                      99296.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8778240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2753920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      5529024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3791936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4102912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 217274592.961918860674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68163646.363016694784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 136851628.467287361622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93856097.684461444616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101553219.638398185372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        48667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        86391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        64006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70655                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4268634250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1566588750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2836099750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2229113250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 981202826250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31121.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32189.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32828.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34826.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13887238.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            481378800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            255836130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1149768480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173523240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3188752320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17667115800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        636641280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23553016050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.972438                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1506838250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1348880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37545876250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            578425680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            307413975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1176657720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          161094420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3188752320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17575239780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        714010560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23701594455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.649976                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1704876000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1348880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37347838500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3387655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       658398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2674358                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          671933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           281732                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          281731                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2674391                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       713265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4610978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1824606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3412161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11008096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    196734720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     64968320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145585152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36326976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              443615168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          335367                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4521920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4004755                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4004577    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    178      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4004755                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6931456000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         581217422                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1707749167                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         912947214                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2307094299                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40401594500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
