Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Comparador_Exp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Comparador_Exp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Comparador_Exp"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Comparador_Exp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Comparador_Exp.vhd" in Library work.
Architecture behavioral of Entity comparador_exp is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Comparador_Exp> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Comparador_Exp> in library <work> (Architecture <behavioral>).
Entity <Comparador_Exp> analyzed. Unit <Comparador_Exp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Comparador_Exp>.
    Related source file is "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Comparador_Exp.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <exp_iguales>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <despl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit subtractor for signal <despl$share0000> created at line 59.
    Found 8-bit comparator greater for signal <n_despl$cmp_gt0000> created at line 59.
    Found 8-bit comparator greater for signal <n_despl$cmp_gt0001> created at line 68.
    Found 9-bit comparator less for signal <n_despl$cmp_lt0000> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <Comparador_Exp> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 3
 8-bit comparator greater                              : 2
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 3
 8-bit comparator greater                              : 2
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Comparador_Exp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Comparador_Exp, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Comparador_Exp.ngr
Top Level Output File Name         : Comparador_Exp
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 97
#      LUT2                        : 26
#      LUT3                        : 15
#      LUT4                        : 24
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 9
#      LDE                         : 9
# IO Buffers                       : 33
#      IBUF                        : 16
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       36  out of   4656     0%  
 Number of Slice Flip Flops:              8  out of   9312     0%  
 Number of 4 input LUTs:                 65  out of   9312     0%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    232    14%  
    IOB Flip Flops:                       1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
exp_iguales_not0002(exp_iguales_not00021:O)| NONE(*)(exp_iguales)   | 1     |
exp_iguales_not0003(exp_iguales_not00031:O)| NONE(*)(despl_0)       | 8     |
-------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.279ns (Maximum Frequency: 438.789MHz)
   Minimum input arrival time before clock: 10.710ns
   Maximum output required time after clock: 8.445ns
   Maximum combinational path delay: 12.565ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'exp_iguales_not0003'
  Clock period: 2.279ns (frequency: 438.789MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.279ns (Levels of Logic = 1)
  Source:            despl_4 (LATCH)
  Destination:       despl_4 (LATCH)
  Source Clock:      exp_iguales_not0003 falling
  Destination Clock: exp_iguales_not0003 falling

  Data Path: despl_4 to despl_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.591  despl_4 (despl_4)
     LUT4:I3->O            1   0.704   0.000  despl_mux0003<4>1 (despl_mux0003<4>)
     LDE:D                     0.308          despl_4
    ----------------------------------------
    Total                      2.279ns (1.688ns logic, 0.591ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exp_iguales_not0002'
  Total number of paths / destination ports: 56 / 2
-------------------------------------------------------------------------
Offset:              6.490ns (Levels of Logic = 11)
  Source:            e2<0> (PAD)
  Destination:       exp_iguales (LATCH)
  Destination Clock: exp_iguales_not0002 falling

  Data Path: e2<0> to exp_iguales
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  e2_0_IBUF (e2_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Mcompar_n_despl_cmp_gt0000_lut<0> (Mcompar_n_despl_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_n_despl_cmp_gt0000_cy<0> (Mcompar_n_despl_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<1> (Mcompar_n_despl_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<2> (Mcompar_n_despl_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<3> (Mcompar_n_despl_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<4> (Mcompar_n_despl_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<5> (Mcompar_n_despl_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<6> (Mcompar_n_despl_cmp_gt0000_cy<6>)
     MUXCY:CI->O          26   0.459   1.435  Mcompar_n_despl_cmp_gt0000_cy<7> (Mcompar_n_despl_cmp_gt0000_cy<7>)
     LUT2:I0->O            1   0.704   0.000  exp_iguales_mux00031 (exp_iguales_mux0003)
     LDE:D                     0.308          exp_iguales
    ----------------------------------------
    Total                      6.490ns (4.211ns logic, 2.279ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'exp_iguales_not0003'
  Total number of paths / destination ports: 1648 / 16
-------------------------------------------------------------------------
Offset:              10.710ns (Levels of Logic = 21)
  Source:            e2<0> (PAD)
  Destination:       despl_7 (LATCH)
  Destination Clock: exp_iguales_not0003 falling

  Data Path: e2<0> to despl_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  e2_0_IBUF (e2_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Mcompar_n_despl_cmp_gt0000_lut<0> (Mcompar_n_despl_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_n_despl_cmp_gt0000_cy<0> (Mcompar_n_despl_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<1> (Mcompar_n_despl_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<2> (Mcompar_n_despl_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<3> (Mcompar_n_despl_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<4> (Mcompar_n_despl_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<5> (Mcompar_n_despl_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<6> (Mcompar_n_despl_cmp_gt0000_cy<6>)
     MUXCY:CI->O          26   0.459   1.435  Mcompar_n_despl_cmp_gt0000_cy<7> (Mcompar_n_despl_cmp_gt0000_cy<7>)
     LUT3:I0->O            1   0.704   0.595  despl_mux0004<0>1 (despl_mux0004<0>)
     LUT4:I0->O            1   0.704   0.000  Msub_despl_share0000_lut<0> (Msub_despl_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Msub_despl_share0000_cy<0> (Msub_despl_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub_despl_share0000_cy<1> (Msub_despl_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub_despl_share0000_cy<2> (Msub_despl_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub_despl_share0000_cy<3> (Msub_despl_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub_despl_share0000_cy<4> (Msub_despl_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Msub_despl_share0000_cy<5> (Msub_despl_share0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Msub_despl_share0000_cy<6> (Msub_despl_share0000_cy<6>)
     XORCY:CI->O           1   0.804   0.595  Msub_despl_share0000_xor<7> (despl_share0000<7>)
     LUT4:I0->O            1   0.704   0.000  despl_mux0003<7>1 (despl_mux0003<7>)
     LDE:D                     0.308          despl_7
    ----------------------------------------
    Total                     10.710ns (7.241ns logic, 3.469ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exp_iguales_not0002'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            exp_iguales (LATCH)
  Destination:       exp_iguales (PAD)
  Source Clock:      exp_iguales_not0002 falling

  Data Path: exp_iguales to exp_iguales
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.420  exp_iguales (exp_iguales_OBUF)
     OBUF:I->O                 3.272          exp_iguales_OBUF (exp_iguales)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'exp_iguales_not0003'
  Total number of paths / destination ports: 57 / 8
-------------------------------------------------------------------------
Offset:              8.445ns (Levels of Logic = 4)
  Source:            despl_7 (LATCH)
  Destination:       n_despl<7> (PAD)
  Source Clock:      exp_iguales_not0003 falling

  Data Path: despl_7 to n_despl<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.622  despl_7 (despl_7)
     LUT3:I0->O            3   0.704   0.566  n_despl<3>121 (N51)
     LUT3:I2->O            4   0.704   0.666  n_despl<5>211 (N5)
     LUT3:I1->O            3   0.704   0.531  n_despl<6>1 (n_despl_6_OBUF)
     OBUF:I->O                 3.272          n_despl_7_OBUF (n_despl<7>)
    ----------------------------------------
    Total                      8.445ns (6.060ns logic, 2.385ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 912 / 16
-------------------------------------------------------------------------
Delay:               12.565ns (Levels of Logic = 14)
  Source:            e2<0> (PAD)
  Destination:       n_despl<7> (PAD)

  Data Path: e2<0> to n_despl<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  e2_0_IBUF (e2_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Mcompar_n_despl_cmp_gt0000_lut<0> (Mcompar_n_despl_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_n_despl_cmp_gt0000_cy<0> (Mcompar_n_despl_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<1> (Mcompar_n_despl_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<2> (Mcompar_n_despl_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<3> (Mcompar_n_despl_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<4> (Mcompar_n_despl_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<5> (Mcompar_n_despl_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_n_despl_cmp_gt0000_cy<6> (Mcompar_n_despl_cmp_gt0000_cy<6>)
     MUXCY:CI->O          26   0.459   1.264  Mcompar_n_despl_cmp_gt0000_cy<7> (Mcompar_n_despl_cmp_gt0000_cy<7>)
     LUT4:I3->O            1   0.704   0.499  n_despl<6>11_SW0 (N61)
     LUT3:I1->O            6   0.704   0.844  n_despl<6>11 (N6)
     LUT3:I0->O            3   0.704   0.531  n_despl<6>1 (n_despl_6_OBUF)
     OBUF:I->O                 3.272          n_despl_7_OBUF (n_despl<7>)
    ----------------------------------------
    Total                     12.565ns (8.583ns logic, 3.982ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.22 secs
 
--> 

Total memory usage is 302176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

