Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/pc_component.vhd" in Library work.
Architecture behavioral of Entity pc_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/memory_component.vhd" in Library work.
Architecture behavioral of Entity memory_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/pcadder4_component.vhd" in Library work.
Architecture behavioral of Entity pcadder4_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/newpc_mux.vhd" in Library work.
Architecture behavioral of Entity newpc_mux is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/stall_component.vhd" in Library work.
Architecture behavioral of Entity stall_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/if_id_component.vhd" in Library work.
Architecture behavioral of Entity if_id_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/control_component.vhd" in Library work.
Architecture behavioral of Entity control_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/reg_component.vhd" in Library work.
Architecture behavioral of Entity reg_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/extend_component.vhd" in Library work.
Architecture behavioral of Entity extend_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/id_exe_component.vhd" in Library work.
Architecture behavioral of Entity id_exe_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/pcadderimm_component.vhd" in Library work.
Architecture behavioral of Entity pcadderimm_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/op1_mux.vhd" in Library work.
Architecture behavioral of Entity op1_mux is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/op2_mux.vhd" in Library work.
Architecture behavioral of Entity op2_mux is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/exe_wdmux.vhd" in Library work.
Architecture behavioral of Entity exe_wdmux is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/alu_component.vhd" in Library work.
Architecture behavioral of Entity alu_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/forward_component.vhd" in Library work.
Architecture behavioral of Entity forward_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/wd_forward.vhd" in Library work.
Architecture behavioral of Entity wd_forward is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/exe_mem_component.vhd" in Library work.
Architecture behavioral of Entity exe_mem_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/mem_wdmux.vhd" in Library work.
Architecture behavioral of Entity mem_wdmux is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/writeback_mux.vhd" in Library work.
Architecture behavioral of Entity writeback_mux is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/branch_component.vhd" in Library work.
Architecture behavioral of Entity branch_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/mem_wb_component.vhd" in Library work.
Architecture behavioral of Entity mem_wb_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/keyboard_0.vhd" in Library work.
Entity <keyboard_0> compiled.
Entity <keyboard_0> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/ipcore_dir/fontRom.vhd" in Library work.
Architecture fontrom_a of Entity fontrom is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/vga.vhd" in Library work.
Architecture behave of Entity vga is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/ps2.vhd" in Library work.
Entity <ps2> compiled.
Entity <ps2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/cpu1_component.vhd" in Library work.
Architecture behavioral of Entity cpu1_component is up to date.
Compiling vhdl file "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <ps2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <cpu1_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keyboard_0> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <pc_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pcadder4_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <newpc_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stall_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <if_id_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <extend_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <id_exe_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pcadderimm_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <op1_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <op2_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <exe_wdmux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <forward_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <wd_forward> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <exe_mem_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_wdmux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <writeback_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <branch_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_wb_component> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/top.vhd" line 165: Unconnected output port 'data_ready' of component 'ps2'.
WARNING:Xst:753 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/top.vhd" line 177: Unconnected output port 'vga_data' of component 'cpu1_component'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <vga> in library <work> (Architecture <behave>).
WARNING:Xst:2211 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/vga.vhd" line 74: Instantiating black box module <fontRom>.
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <ps2> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/ps2.vhd" line 113: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <key_code_hold>
Entity <ps2> analyzed. Unit <ps2> generated.

Analyzing Entity <keyboard_0> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/keyboard_0.vhd" line 51: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <kclk>
Entity <keyboard_0> analyzed. Unit <keyboard_0> generated.

Analyzing Entity <cpu1_component> in library <work> (Architecture <behavioral>).
Entity <cpu1_component> analyzed. Unit <cpu1_component> generated.

Analyzing Entity <pc_component> in library <work> (Architecture <behavioral>).
Entity <pc_component> analyzed. Unit <pc_component> generated.

Analyzing Entity <memory_component> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/memory_component.vhd" line 137: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_ready>, <tbre>, <tsre>
INFO:Xst:2679 - Register <Ram2EN> in unit <memory_component> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <memory_component> analyzed. Unit <memory_component> generated.

Analyzing Entity <pcadder4_component> in library <work> (Architecture <behavioral>).
Entity <pcadder4_component> analyzed. Unit <pcadder4_component> generated.

Analyzing Entity <newpc_mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/newpc_mux.vhd" line 55: Mux is complete : default of case is discarded
Entity <newpc_mux> analyzed. Unit <newpc_mux> generated.

Analyzing Entity <stall_component> in library <work> (Architecture <behavioral>).
Entity <stall_component> analyzed. Unit <stall_component> generated.

Analyzing Entity <if_id_component> in library <work> (Architecture <behavioral>).
Entity <if_id_component> analyzed. Unit <if_id_component> generated.

Analyzing Entity <control_component> in library <work> (Architecture <behavioral>).
Entity <control_component> analyzed. Unit <control_component> generated.

Analyzing Entity <reg_component> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/reg_component.vhd" line 98: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regs> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/reg_component.vhd" line 102: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regs> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/reg_component.vhd" line 93: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regs>
Entity <reg_component> analyzed. Unit <reg_component> generated.

Analyzing Entity <extend_component> in library <work> (Architecture <behavioral>).
Entity <extend_component> analyzed. Unit <extend_component> generated.

Analyzing Entity <id_exe_component> in library <work> (Architecture <behavioral>).
Entity <id_exe_component> analyzed. Unit <id_exe_component> generated.

Analyzing Entity <pcadderimm_component> in library <work> (Architecture <behavioral>).
Entity <pcadderimm_component> analyzed. Unit <pcadderimm_component> generated.

Analyzing Entity <op1_mux> in library <work> (Architecture <behavioral>).
Entity <op1_mux> analyzed. Unit <op1_mux> generated.

Analyzing Entity <op2_mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/op2_mux.vhd" line 57: Mux is complete : default of case is discarded
Entity <op2_mux> analyzed. Unit <op2_mux> generated.

Analyzing Entity <exe_wdmux> in library <work> (Architecture <behavioral>).
Entity <exe_wdmux> analyzed. Unit <exe_wdmux> generated.

Analyzing Entity <alu_component> in library <work> (Architecture <behavioral>).
Entity <alu_component> analyzed. Unit <alu_component> generated.

Analyzing Entity <forward_component> in library <work> (Architecture <behavioral>).
Entity <forward_component> analyzed. Unit <forward_component> generated.

Analyzing Entity <wd_forward> in library <work> (Architecture <behavioral>).
Entity <wd_forward> analyzed. Unit <wd_forward> generated.

Analyzing Entity <exe_mem_component> in library <work> (Architecture <behavioral>).
Entity <exe_mem_component> analyzed. Unit <exe_mem_component> generated.

Analyzing Entity <mem_wdmux> in library <work> (Architecture <behavioral>).
Entity <mem_wdmux> analyzed. Unit <mem_wdmux> generated.

Analyzing Entity <writeback_mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/writeback_mux.vhd" line 56: Mux is complete : default of case is discarded
Entity <writeback_mux> analyzed. Unit <writeback_mux> generated.

Analyzing Entity <branch_component> in library <work> (Architecture <behavioral>).
Entity <branch_component> analyzed. Unit <branch_component> generated.

Analyzing Entity <mem_wb_component> in library <work> (Architecture <behavioral>).
Entity <mem_wb_component> analyzed. Unit <mem_wb_component> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <regs<15>> in unit <reg_component> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <keyboard_0>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/keyboard_0.vhd".
    Found finite state machine <FSM_0> for signal <stat>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 35                                             |
    | Inputs             | 4                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | stat$not0000              (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <check>.
    Found 1-bit register for signal <clk1>.
    Found 1-bit register for signal <clk2>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count$addsub0000> created at line 68.
    Found 20-bit comparator greater for signal <count$cmp_gt0000> created at line 61.
    Found 1-bit xor2 for signal <count$xor0000> created at line 132.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <kdata>.
    Found 1-bit register for signal <last_kclk>.
    Found 8-bit register for signal <paral_data>.
    Found 20-bit comparator lessequal for signal <stat$cmp_le0000> created at line 61.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <keyboard_0> synthesized.


Synthesizing Unit <pc_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/pc_component.vhd".
INFO:Xst:1799 - State st2 is never reached in FSM <cur_state>.
INFO:Xst:1799 - State st3 is never reached in FSM <cur_state>.
INFO:Xst:1799 - State st4 is never reached in FSM <cur_state>.
INFO:Xst:1799 - State st5 is never reached in FSM <cur_state>.
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | cur_state$not0000         (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <if_newpc_o>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
Unit <pc_component> synthesized.


Synthesizing Unit <memory_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/memory_component.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <Ram2OE> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 16-bit latch for signal <readdata_ram1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <readdata_ram2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ram2OE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ram1WE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ram2WE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_Ram2Data> created at line 220. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ram1OE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 18-bit latch for signal <Ram1Addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ram1EN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_Ram2Data> created at line 220. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <Ram1Data>.
    Found 16-bit 4-to-1 multiplexer for signal <readdata>.
    Found 16-bit tristate buffer for signal <Ram2Data>.
    Found 16-bit comparator greatequal for signal <ram_stall$cmp_ge0000> created at line 78.
    Found 16-bit comparator less for signal <ram_stall$cmp_lt0000> created at line 78.
    Summary:
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <memory_component> synthesized.


Synthesizing Unit <pcadder4_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/pcadder4_component.vhd".
    Found 16-bit adder for signal <newPC$addsub0000> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pcadder4_component> synthesized.


Synthesizing Unit <newpc_mux>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/newpc_mux.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <NewPC_IF_o>.
    Found 16-bit addsub for signal <NewPC_IF_o$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <newpc_mux> synthesized.


Synthesizing Unit <stall_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/stall_component.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <id_ifidstall_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <stall_component> synthesized.


Synthesizing Unit <if_id_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/if_id_component.vhd".
INFO:Xst:1799 - State st3 is never reached in FSM <cur_state>.
INFO:Xst:1799 - State st4 is never reached in FSM <cur_state>.
INFO:Xst:1799 - State st5 is never reached in FSM <cur_state>.
    Found finite state machine <FSM_2> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <id_pc_o>.
    Found 16-bit register for signal <id_inst_o>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
Unit <if_id_component> synthesized.


Synthesizing Unit <control_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/control_component.vhd".
WARNING:Xst:737 - Found 3-bit latch for signal <BUnitSel_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <AluCode_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <WriteBackSel_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <Reg2_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <AluSel1_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <AluSel2_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <ReadMem_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <Reg1_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <WriteMem_Control_ID_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <control_component> synthesized.


Synthesizing Unit <reg_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/reg_component.vhd".
WARNING:Xst:647 - Input <inst<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <inst_code> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <sreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <ry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 118.
    Found 16-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 131.
    Found 16-bit 16-to-1 multiplexer for signal <$varindex0002> created at line 98.
    Found 4-bit comparator equal for signal <R1D$cmp_eq0000> created at line 113.
    Found 4-bit comparator equal for signal <R2D$cmp_eq0000> created at line 126.
    Found 240-bit register for signal <regs<0:14>>.
    Summary:
	inferred 240 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <reg_component> synthesized.


Synthesizing Unit <extend_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/extend_component.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <dr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <rs>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <rt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <imm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <extend_component> synthesized.


Synthesizing Unit <id_exe_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/id_exe_component.vhd".
    Found 16-bit register for signal <exe_WriteData_o>.
    Found 16-bit register for signal <exe_inst_o>.
    Found 4-bit register for signal <exe_sreg_o>.
    Found 16-bit register for signal <exe_pc_o>.
    Found 2-bit register for signal <exe_ReadMemSel_o>.
    Found 2-bit register for signal <exe_WriteMemSel_o>.
    Found 4-bit register for signal <exe_DestReg_o>.
    Found 2-bit register for signal <exe_AluOp1Sel_o>.
    Found 4-bit register for signal <exe_rs_i>.
    Found 3-bit register for signal <exe_BUnitSel_o>.
    Found 2-bit register for signal <exe_WriteBackSel_o>.
    Found 16-bit register for signal <exe_reg2data_o>.
    Found 4-bit register for signal <exe_AluSel_o>.
    Found 16-bit register for signal <exe_imm_o>.
    Found 16-bit register for signal <exe_reg1data_o>.
    Found 4-bit register for signal <exe_rt_i>.
    Found 2-bit register for signal <exe_AluOp2Sel_o>.
    Summary:
	inferred 125 D-type flip-flop(s).
Unit <id_exe_component> synthesized.


Synthesizing Unit <pcadderimm_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/pcadderimm_component.vhd".
    Found 16-bit adder for signal <newPC>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pcadderimm_component> synthesized.


Synthesizing Unit <op1_mux>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/op1_mux.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <AluOp1_EXE_o>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <op1_mux> synthesized.


Synthesizing Unit <op2_mux>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/op2_mux.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <AluOp2_EXE_o>.
    Found 16-bit 4-to-1 multiplexer for signal <AluOp2_EXE_o$mux0001> created at line 49.
    Summary:
	inferred  32 Multiplexer(s).
Unit <op2_mux> synthesized.


Synthesizing Unit <exe_wdmux>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/exe_wdmux.vhd".
Unit <exe_wdmux> synthesized.


Synthesizing Unit <alu_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/alu_component.vhd".
WARNING:Xst:646 - Signal <zeros> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <theALUout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <midd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ifZero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cin22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cin2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cin11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cin1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:736 - Found 16-bit latch for signal <theALUout$mux0003> created at line 70. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit subtractor for signal <mid$sub0000> created at line 92.
    Found 17-bit subtractor for signal <midd$sub0000> created at line 108.
    Found 16-bit adder for signal <theALUout$addsub0000> created at line 72.
    Found 16-bit 9-to-1 multiplexer for signal <theALUout$mux0004>.
    Found 16-bit shifter logical left for signal <theALUout$shift0004> created at line 129.
    Found 16-bit shifter arithmetic right for signal <theALUout$shift0005> created at line 132.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu_component> synthesized.


Synthesizing Unit <forward_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/forward_component.vhd".
WARNING:Xst:647 - Input <mem_wbsel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <exe_op1sel_o$cmp_eq0000> created at line 48.
    Found 4-bit comparator equal for signal <exe_op1sel_o$cmp_eq0001> created at line 49.
    Found 4-bit comparator equal for signal <exe_op2sel_o$cmp_eq0000> created at line 56.
    Found 4-bit comparator equal for signal <exe_op2sel_o$cmp_eq0001> created at line 57.
    Summary:
	inferred   4 Comparator(s).
Unit <forward_component> synthesized.


Synthesizing Unit <wd_forward>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/wd_forward.vhd".
    Found 4-bit comparator equal for signal <exe_forsel_o$cmp_eq0000> created at line 45.
    Found 4-bit comparator equal for signal <mem_forsel_o$cmp_eq0000> created at line 51.
    Summary:
	inferred   2 Comparator(s).
Unit <wd_forward> synthesized.


Synthesizing Unit <exe_mem_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/exe_mem_component.vhd".
    Found 4-bit register for signal <mem_DestReg_o>.
    Found 2-bit register for signal <mem_WriteMemSel_o>.
    Found 16-bit register for signal <mem_WriteData_o>.
    Found 2-bit register for signal <mem_WriteBackSel_o>.
    Found 16-bit register for signal <mem_AluOut_o>.
    Found 3-bit register for signal <mem_BUnitSel_o>.
    Found 16-bit register for signal <mem_pcImm_o>.
    Found 4-bit register for signal <mem_sreg_o>.
    Found 2-bit register for signal <mem_ReadMemSel_o>.
    Found 1-bit register for signal <mem_AluFlag_o>.
    Found 16-bit register for signal <mem_pc_o>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <exe_mem_component> synthesized.


Synthesizing Unit <mem_wdmux>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/mem_wdmux.vhd".
Unit <mem_wdmux> synthesized.


Synthesizing Unit <writeback_mux>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/writeback_mux.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <WriteBackData_WB_o>.
    Found 16-bit adder for signal <WriteBackData_WB_o$addsub0000> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <writeback_mux> synthesized.


Synthesizing Unit <branch_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/branch_component.vhd".
Unit <branch_component> synthesized.


Synthesizing Unit <mem_wb_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/mem_wb_component.vhd".
    Found 4-bit register for signal <wb_DestReg_o>.
    Found 16-bit register for signal <wb_wd_o>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <mem_wb_component> synthesized.


Synthesizing Unit <vga>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/vga.vhd".
WARNING:Xst:647 - Input <data<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <gt> equivalent to <bt> has been removed
    Register <rt> equivalent to <bt> has been removed
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 5-bit subtractor for signal <$sub0000> created at line 222.
    Found 5-bit subtractor for signal <$sub0001> created at line 237.
    Found 5-bit subtractor for signal <$sub0002> created at line 252.
    Found 5-bit subtractor for signal <$sub0003> created at line 267.
    Found 5-bit subtractor for signal <$sub0004> created at line 282.
    Found 5-bit subtractor for signal <$sub0005> created at line 297.
    Found 5-bit subtractor for signal <$sub0006> created at line 312.
    Found 5-bit subtractor for signal <$sub0007> created at line 327.
    Found 5-bit subtractor for signal <$sub0008> created at line 348.
    Found 5-bit subtractor for signal <$sub0009> created at line 363.
    Found 5-bit subtractor for signal <$sub0010> created at line 378.
    Found 5-bit subtractor for signal <$sub0011> created at line 393.
    Found 5-bit subtractor for signal <$sub0012> created at line 408.
    Found 5-bit subtractor for signal <$sub0013> created at line 423.
    Found 5-bit subtractor for signal <$sub0014> created at line 438.
    Found 5-bit subtractor for signal <$sub0015> created at line 453.
    Found 5-bit subtractor for signal <$sub0016> created at line 474.
    Found 5-bit subtractor for signal <$sub0017> created at line 489.
    Found 5-bit subtractor for signal <$sub0018> created at line 504.
    Found 5-bit subtractor for signal <$sub0019> created at line 519.
    Found 5-bit subtractor for signal <$sub0020> created at line 534.
    Found 5-bit subtractor for signal <$sub0021> created at line 549.
    Found 5-bit subtractor for signal <$sub0022> created at line 564.
    Found 5-bit subtractor for signal <$sub0023> created at line 579.
    Found 5-bit subtractor for signal <$sub0024> created at line 600.
    Found 5-bit subtractor for signal <$sub0025> created at line 615.
    Found 5-bit subtractor for signal <$sub0026> created at line 630.
    Found 5-bit subtractor for signal <$sub0027> created at line 645.
    Found 5-bit subtractor for signal <$sub0028> created at line 660.
    Found 5-bit subtractor for signal <$sub0029> created at line 675.
    Found 5-bit subtractor for signal <$sub0030> created at line 690.
    Found 5-bit subtractor for signal <$sub0031> created at line 705.
    Found 3-bit register for signal <bt>.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0000> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0001> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0002> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0003> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0004> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0005> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0006> created at line 179.
    Found 10-bit comparator greatequal for signal <bt$cmp_ge0007> created at line 179.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0008> created at line 178.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0009> created at line 194.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0010> created at line 212.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0011> created at line 338.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0012> created at line 464.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0013> created at line 590.
    Found 11-bit comparator greatequal for signal <bt$cmp_ge0014> created at line 716.
    Found 10-bit comparator greater for signal <bt$cmp_gt0000> created at line 288.
    Found 10-bit comparator greater for signal <bt$cmp_gt0001> created at line 273.
    Found 10-bit comparator greater for signal <bt$cmp_gt0002> created at line 258.
    Found 10-bit comparator greater for signal <bt$cmp_gt0003> created at line 243.
    Found 10-bit comparator greater for signal <bt$cmp_gt0004> created at line 228.
    Found 10-bit comparator greater for signal <bt$cmp_gt0005> created at line 215.
    Found 11-bit comparator greater for signal <bt$cmp_gt0006> created at line 464.
    Found 11-bit comparator greater for signal <bt$cmp_gt0007> created at line 338.
    Found 11-bit comparator greater for signal <bt$cmp_gt0008> created at line 212.
    Found 11-bit comparator greater for signal <bt$cmp_gt0009> created at line 194.
    Found 11-bit comparator greater for signal <bt$cmp_gt0010> created at line 178.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0000> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0001> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0002> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0003> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0004> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0005> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0006> created at line 179.
    Found 10-bit comparator lessequal for signal <bt$cmp_le0007> created at line 179.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0008> created at line 178.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0009> created at line 194.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0010> created at line 212.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0011> created at line 338.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0012> created at line 464.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0013> created at line 590.
    Found 11-bit comparator lessequal for signal <bt$cmp_le0014> created at line 716.
    Found 10-bit comparator less for signal <bt$cmp_lt0000> created at line 288.
    Found 10-bit comparator less for signal <bt$cmp_lt0001> created at line 273.
    Found 10-bit comparator less for signal <bt$cmp_lt0002> created at line 258.
    Found 10-bit comparator less for signal <bt$cmp_lt0003> created at line 243.
    Found 10-bit comparator less for signal <bt$cmp_lt0004> created at line 228.
    Found 10-bit comparator less for signal <bt$cmp_lt0005> created at line 215.
    Found 11-bit comparator less for signal <bt$cmp_lt0006> created at line 464.
    Found 11-bit comparator less for signal <bt$cmp_lt0007> created at line 338.
    Found 11-bit comparator less for signal <bt$cmp_lt0008> created at line 212.
    Found 11-bit comparator less for signal <bt$cmp_lt0009> created at line 194.
    Found 11-bit comparator less for signal <bt$cmp_lt0010> created at line 178.
    Found 1-bit register for signal <CLK_2>.
    Found 1-bit register for signal <hst>.
    Found 11-bit comparator greatequal for signal <hst$cmp_ge0000> created at line 128.
    Found 11-bit comparator less for signal <hst$cmp_lt0000> created at line 128.
    Found 11-bit register for signal <romAddr>.
    Found 10-bit adder for signal <romAddr$add0000> created at line 184.
    Found 10-bit adder for signal <romAddr$add0001>.
    Found 11-bit adder for signal <romAddr$add0002> created at line 202.
    Found 6-bit adder for signal <romAddr$add0003> created at line 220.
    Found 9-bit adder for signal <romAddr$add0004> created at line 220.
    Found 7-bit adder for signal <romAddr$add0005> created at line 222.
    Found 10-bit adder for signal <romAddr$add0006> created at line 222.
    Found 6-bit adder for signal <romAddr$add0007> created at line 235.
    Found 9-bit adder for signal <romAddr$add0008> created at line 235.
    Found 7-bit adder for signal <romAddr$add0009> created at line 237.
    Found 10-bit adder for signal <romAddr$add0010> created at line 237.
    Found 6-bit adder for signal <romAddr$add0011> created at line 250.
    Found 9-bit adder for signal <romAddr$add0012> created at line 250.
    Found 7-bit adder for signal <romAddr$add0013> created at line 252.
    Found 10-bit adder for signal <romAddr$add0014> created at line 252.
    Found 6-bit adder for signal <romAddr$add0015> created at line 265.
    Found 9-bit adder for signal <romAddr$add0016> created at line 265.
    Found 7-bit adder for signal <romAddr$add0017> created at line 267.
    Found 10-bit adder for signal <romAddr$add0018> created at line 267.
    Found 6-bit adder for signal <romAddr$add0019> created at line 280.
    Found 9-bit adder for signal <romAddr$add0020> created at line 280.
    Found 7-bit adder for signal <romAddr$add0021> created at line 282.
    Found 10-bit adder for signal <romAddr$add0022> created at line 282.
    Found 6-bit adder for signal <romAddr$add0023> created at line 295.
    Found 9-bit adder for signal <romAddr$add0024> created at line 295.
    Found 7-bit adder for signal <romAddr$add0025> created at line 297.
    Found 10-bit adder for signal <romAddr$add0026> created at line 297.
    Found 6-bit adder for signal <romAddr$add0027> created at line 310.
    Found 9-bit adder for signal <romAddr$add0028> created at line 310.
    Found 7-bit adder for signal <romAddr$add0029> created at line 312.
    Found 10-bit adder for signal <romAddr$add0030> created at line 312.
    Found 6-bit adder for signal <romAddr$add0031> created at line 325.
    Found 9-bit adder for signal <romAddr$add0032> created at line 325.
    Found 7-bit adder for signal <romAddr$add0033> created at line 327.
    Found 10-bit adder for signal <romAddr$add0034> created at line 327.
    Found 6-bit adder for signal <romAddr$add0035> created at line 346.
    Found 9-bit adder for signal <romAddr$add0036> created at line 346.
    Found 7-bit adder for signal <romAddr$add0037> created at line 348.
    Found 10-bit adder for signal <romAddr$add0038> created at line 348.
    Found 6-bit adder for signal <romAddr$add0039> created at line 361.
    Found 9-bit adder for signal <romAddr$add0040> created at line 361.
    Found 7-bit adder for signal <romAddr$add0041> created at line 363.
    Found 10-bit adder for signal <romAddr$add0042> created at line 363.
    Found 6-bit adder for signal <romAddr$add0043> created at line 376.
    Found 9-bit adder for signal <romAddr$add0044> created at line 376.
    Found 7-bit adder for signal <romAddr$add0045> created at line 378.
    Found 10-bit adder for signal <romAddr$add0046> created at line 378.
    Found 6-bit adder for signal <romAddr$add0047> created at line 391.
    Found 9-bit adder for signal <romAddr$add0048> created at line 391.
    Found 7-bit adder for signal <romAddr$add0049> created at line 393.
    Found 10-bit adder for signal <romAddr$add0050> created at line 393.
    Found 6-bit adder for signal <romAddr$add0051> created at line 406.
    Found 9-bit adder for signal <romAddr$add0052> created at line 406.
    Found 7-bit adder for signal <romAddr$add0053> created at line 408.
    Found 10-bit adder for signal <romAddr$add0054> created at line 408.
    Found 6-bit adder for signal <romAddr$add0055> created at line 421.
    Found 9-bit adder for signal <romAddr$add0056> created at line 421.
    Found 7-bit adder for signal <romAddr$add0057> created at line 423.
    Found 10-bit adder for signal <romAddr$add0058> created at line 423.
    Found 6-bit adder for signal <romAddr$add0059> created at line 436.
    Found 9-bit adder for signal <romAddr$add0060> created at line 436.
    Found 7-bit adder for signal <romAddr$add0061> created at line 438.
    Found 10-bit adder for signal <romAddr$add0062> created at line 438.
    Found 6-bit adder for signal <romAddr$add0063> created at line 451.
    Found 9-bit adder for signal <romAddr$add0064> created at line 451.
    Found 7-bit adder for signal <romAddr$add0065> created at line 453.
    Found 10-bit adder for signal <romAddr$add0066> created at line 453.
    Found 6-bit adder for signal <romAddr$add0067> created at line 472.
    Found 9-bit adder for signal <romAddr$add0068> created at line 472.
    Found 7-bit adder for signal <romAddr$add0069> created at line 474.
    Found 10-bit adder for signal <romAddr$add0070> created at line 474.
    Found 6-bit adder for signal <romAddr$add0071> created at line 487.
    Found 9-bit adder for signal <romAddr$add0072> created at line 487.
    Found 7-bit adder for signal <romAddr$add0073> created at line 489.
    Found 10-bit adder for signal <romAddr$add0074> created at line 489.
    Found 6-bit adder for signal <romAddr$add0075> created at line 502.
    Found 9-bit adder for signal <romAddr$add0076> created at line 502.
    Found 7-bit adder for signal <romAddr$add0077> created at line 504.
    Found 10-bit adder for signal <romAddr$add0078> created at line 504.
    Found 6-bit adder for signal <romAddr$add0079> created at line 517.
    Found 9-bit adder for signal <romAddr$add0080> created at line 517.
    Found 7-bit adder for signal <romAddr$add0081> created at line 519.
    Found 10-bit adder for signal <romAddr$add0082> created at line 519.
    Found 6-bit adder for signal <romAddr$add0083> created at line 532.
    Found 9-bit adder for signal <romAddr$add0084> created at line 532.
    Found 7-bit adder for signal <romAddr$add0085> created at line 534.
    Found 10-bit adder for signal <romAddr$add0086> created at line 534.
    Found 6-bit adder for signal <romAddr$add0087> created at line 547.
    Found 9-bit adder for signal <romAddr$add0088> created at line 547.
    Found 7-bit adder for signal <romAddr$add0089> created at line 549.
    Found 10-bit adder for signal <romAddr$add0090> created at line 549.
    Found 6-bit adder for signal <romAddr$add0091> created at line 562.
    Found 9-bit adder for signal <romAddr$add0092> created at line 562.
    Found 7-bit adder for signal <romAddr$add0093> created at line 564.
    Found 10-bit adder for signal <romAddr$add0094> created at line 564.
    Found 6-bit adder for signal <romAddr$add0095> created at line 577.
    Found 9-bit adder for signal <romAddr$add0096> created at line 577.
    Found 7-bit adder for signal <romAddr$add0097> created at line 579.
    Found 10-bit adder for signal <romAddr$add0098> created at line 579.
    Found 6-bit adder for signal <romAddr$add0099> created at line 598.
    Found 9-bit adder for signal <romAddr$add0100> created at line 598.
    Found 7-bit adder for signal <romAddr$add0101> created at line 600.
    Found 10-bit adder for signal <romAddr$add0102> created at line 600.
    Found 6-bit adder for signal <romAddr$add0103> created at line 613.
    Found 9-bit adder for signal <romAddr$add0104> created at line 613.
    Found 7-bit adder for signal <romAddr$add0105> created at line 615.
    Found 10-bit adder for signal <romAddr$add0106> created at line 615.
    Found 6-bit adder for signal <romAddr$add0107> created at line 628.
    Found 9-bit adder for signal <romAddr$add0108> created at line 628.
    Found 7-bit adder for signal <romAddr$add0109> created at line 630.
    Found 10-bit adder for signal <romAddr$add0110> created at line 630.
    Found 6-bit adder for signal <romAddr$add0111> created at line 643.
    Found 9-bit adder for signal <romAddr$add0112> created at line 643.
    Found 7-bit adder for signal <romAddr$add0113> created at line 645.
    Found 10-bit adder for signal <romAddr$add0114> created at line 645.
    Found 6-bit adder for signal <romAddr$add0115> created at line 658.
    Found 9-bit adder for signal <romAddr$add0116> created at line 658.
    Found 7-bit adder for signal <romAddr$add0117> created at line 660.
    Found 10-bit adder for signal <romAddr$add0118> created at line 660.
    Found 6-bit adder for signal <romAddr$add0119> created at line 673.
    Found 9-bit adder for signal <romAddr$add0120> created at line 673.
    Found 7-bit adder for signal <romAddr$add0121> created at line 675.
    Found 10-bit adder for signal <romAddr$add0122> created at line 675.
    Found 6-bit adder for signal <romAddr$add0123> created at line 688.
    Found 9-bit adder for signal <romAddr$add0124> created at line 688.
    Found 7-bit adder for signal <romAddr$add0125> created at line 690.
    Found 10-bit adder for signal <romAddr$add0126> created at line 690.
    Found 6-bit adder for signal <romAddr$add0127> created at line 703.
    Found 9-bit adder for signal <romAddr$add0128> created at line 703.
    Found 7-bit adder for signal <romAddr$add0129> created at line 705.
    Found 10-bit adder for signal <romAddr$add0130> created at line 705.
    Found 10-bit adder for signal <romAddr$addsub0000>.
    Found 9-bit adder carry out for signal <romAddr$addsub0001> created at line 725.
    Found 10-bit comparator greater for signal <romAddr$cmp_gt0000> created at line 179.
    Found 10-bit comparator greater for signal <romAddr$cmp_gt0001> created at line 179.
    Found 11-bit comparator greater for signal <romAddr$cmp_gt0002> created at line 716.
    Found 11-bit comparator greater for signal <romAddr$cmp_gt0003> created at line 590.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0000> created at line 219.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0001> created at line 234.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0002> created at line 249.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0003> created at line 264.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0004> created at line 279.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0005> created at line 294.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0006> created at line 309.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0007> created at line 324.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0008> created at line 345.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0009> created at line 360.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0010> created at line 375.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0011> created at line 390.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0012> created at line 405.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0013> created at line 420.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0014> created at line 435.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0015> created at line 450.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0016> created at line 471.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0017> created at line 486.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0018> created at line 501.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0019> created at line 516.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0020> created at line 531.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0021> created at line 546.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0022> created at line 561.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0023> created at line 576.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0024> created at line 597.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0025> created at line 612.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0026> created at line 627.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0027> created at line 642.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0028> created at line 657.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0029> created at line 672.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0030> created at line 687.
    Found 4-bit comparator lessequal for signal <romAddr$cmp_le0031> created at line 702.
    Found 10-bit comparator less for signal <romAddr$cmp_lt0000> created at line 179.
    Found 10-bit comparator less for signal <romAddr$cmp_lt0001> created at line 179.
    Found 11-bit comparator less for signal <romAddr$cmp_lt0002> created at line 716.
    Found 11-bit comparator less for signal <romAddr$cmp_lt0003> created at line 590.
    Found 9-bit comparator less for signal <romAddr$cmp_lt0004> created at line 724.
    Found 11-bit adder for signal <romAddr$share0000> created at line 194.
    Found 10-bit subtractor for signal <romAddr$sub0000> created at line 202.
    Found 1-bit 8-to-1 multiplexer for signal <romData$mux0000> created at line 187.
    Found 1-bit 8-to-1 multiplexer for signal <romData$mux0001> created at line 205.
    Found 1-bit 8-to-1 multiplexer for signal <romData$mux0002> created at line 226.
    Found 1-bit 8-to-1 multiplexer for signal <romData$mux0003> created at line 604.
    Found 1-bit register for signal <vst>.
    Found 10-bit comparator greatequal for signal <vst$cmp_ge0000> created at line 142.
    Found 10-bit comparator less for signal <vst$cmp_lt0000> created at line 142.
    Found 10-bit up counter for signal <x>.
    Found 9-bit up counter for signal <y>.
    Summary:
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred 167 Adder/Subtractor(s).
	inferred  97 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <ps2>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/ps2.vhd".
WARNING:Xst:1780 - Signal <tmp_key_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_key_code> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <stat>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk50M                    (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_ready>.
    Found 4-bit comparator greater for signal <data_ready$cmp_gt0000> created at line 121.
    Found 4-bit down counter for signal <hold_time>.
    Found 4-bit comparator lessequal for signal <hold_time$cmp_le0000> created at line 121.
    Found 4-bit subtractor for signal <hold_time$share0000> created at line 133.
    Found 8-bit register for signal <lock_key_code>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ps2> synthesized.


Synthesizing Unit <cpu1_component>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/cpu1_component.vhd".
WARNING:Xst:1305 - Output <vga_data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <wb_wbdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exe_inst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <cpu1_component> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/zsh/Desktop/CPUsim2/CPUsim/CPU2/top.vhd".
WARNING:Xst:646 - Signal <r7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 176
 10-bit adder                                          : 35
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 16-bit adder                                          : 4
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 20-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 32
 6-bit adder                                           : 32
 7-bit adder                                           : 32
 9-bit adder                                           : 32
 9-bit adder carry out                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 73
 1-bit register                                        : 21
 11-bit register                                       : 1
 16-bit register                                       : 29
 2-bit register                                        : 8
 20-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 8
 8-bit register                                        : 2
# Latches                                              : 27
 1-bit latch                                           : 6
 16-bit latch                                          : 5
 18-bit latch                                          : 1
 2-bit latch                                           : 6
 3-bit latch                                           : 2
 4-bit latch                                           : 7
# Comparators                                          : 111
 10-bit comparator greatequal                          : 9
 10-bit comparator greater                             : 8
 10-bit comparator less                                : 9
 10-bit comparator lessequal                           : 8
 11-bit comparator greatequal                          : 8
 11-bit comparator greater                             : 7
 11-bit comparator less                                : 8
 11-bit comparator lessequal                           : 7
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 33
 9-bit comparator less                                 : 1
# Multiplexers                                         : 14
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 6
 16-bit 9-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ps2_component/stat/FSM> on signal <stat[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <cpu_component/if_id/cur_state/FSM> on signal <cur_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 st0   | 00
 st1   | 01
 st2   | 10
 st3   | unreached
 st4   | unreached
 st5   | unreached
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cpu_component/pc/cur_state/FSM> on signal <cur_state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 st0   | 0
 st1   | 1
 st2   | unreached
 st3   | unreached
 st4   | unreached
 st5   | unreached
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps2_component/keyboard_obj/stat/FSM> on signal <stat[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0010  | 00000000010
 0011  | 00000000100
 0100  | 00000001000
 0101  | 00000010000
 0110  | 00000100000
 0111  | 00001000000
 1000  | 00010000000
 1001  | 00100000000
 1010  | 01000000000
 1011  | 10000000000
----------------------
Reading core <ipcore_dir/fontRom.ngc>.
Loading core <fontRom> for timing and area information for instance <fontRom_component>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <exe_AluOp1Sel_o>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exe_WriteMemSel_o_1> (without init value) has a constant value of 0 in block <id_exe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exe_ReadMemSel_o_1> (without init value) has a constant value of 0 in block <id_exe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_ReadMemSel_o_1> (without init value) has a constant value of 0 in block <exe_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_WriteMemSel_o_1> (without init value) has a constant value of 0 in block <exe_mem>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 176
 10-bit adder                                          : 34
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 20-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 32
 6-bit adder                                           : 32
 7-bit adder                                           : 32
 8-bit adder                                           : 2
 9-bit adder                                           : 32
 9-bit adder carry out                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 589
 Flip-Flops                                            : 589
# Latches                                              : 27
 1-bit latch                                           : 6
 16-bit latch                                          : 5
 18-bit latch                                          : 1
 2-bit latch                                           : 6
 3-bit latch                                           : 2
 4-bit latch                                           : 7
# Comparators                                          : 111
 10-bit comparator greatequal                          : 9
 10-bit comparator greater                             : 8
 10-bit comparator less                                : 9
 10-bit comparator lessequal                           : 8
 11-bit comparator greatequal                          : 8
 11-bit comparator greater                             : 7
 11-bit comparator less                                : 8
 11-bit comparator lessequal                           : 7
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 33
 9-bit comparator less                                 : 1
# Multiplexers                                         : 14
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 6
 16-bit 9-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <17> in Unit <LPM_LATCH_7> is equivalent to the following FF/Latch, which will be removed : <16> 
INFO:Xst:2261 - The FF/Latch <ry_2> in Unit <reg_component> is equivalent to the following FF/Latch, which will be removed : <sreg_2> 
INFO:Xst:2261 - The FF/Latch <ry_0> in Unit <reg_component> is equivalent to the following FF/Latch, which will be removed : <sreg_0> 
INFO:Xst:2261 - The FF/Latch <ry_1> in Unit <reg_component> is equivalent to the following FF/Latch, which will be removed : <sreg_1> 
INFO:Xst:2261 - The FF/Latch <stall/id_ifidstall_o_1> in Unit <cpu1_component> is equivalent to the following FF/Latch, which will be removed : <stall/id_ifidstall_o_0> 
INFO:Xst:2261 - The FF/Latch <ctrl/AluSel1_Control_ID_o_1> in Unit <cpu1_component> is equivalent to the following 2 FFs/Latches, which will be removed : <ctrl/ReadMem_Control_ID_o_1> <ctrl/WriteMem_Control_ID_o_1> 
WARNING:Xst:1710 - FF/Latch <17> (without init value) has a constant value of 0 in block <LPM_LATCH_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sreg_3> (without init value) has a constant value of 0 in block <reg_component>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/AluSel1_Control_ID_o_1> (without init value) has a constant value of 0 in block <cpu1_component>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cpu_component/extendimm/imm_15> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <cpu_component/extendimm/imm_14> <cpu_component/extendimm/imm_13> <cpu_component/extendimm/imm_12> <cpu_component/extendimm/imm_11> <cpu_component/extendimm/imm_10> 
WARNING:Xst:2170 - Unit alu_component : the following signal(s) form a combinatorial loop: theALUout_shift0003<15>.

Optimizing unit <top> ...
WARNING:Xst:1294 - Latch <cpu_component/memory/Ram1EN> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <cpu_component/memory/Ram1OE> is equivalent to a wire in block <top>.

Optimizing unit <keyboard_0> ...

Optimizing unit <pc_component> ...

Optimizing unit <pcadder4_component> ...

Optimizing unit <newpc_mux> ...

Optimizing unit <op1_mux> ...

Optimizing unit <exe_mem_component> ...

Optimizing unit <mem_wb_component> ...

Optimizing unit <vga> ...
INFO:Xst:2261 - The FF/Latch <bt_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <bt_1> <bt_2> 
INFO:Xst:2261 - The FF/Latch <bt_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <bt_1> <bt_2> 
INFO:Xst:2261 - The FF/Latch <bt_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <bt_1> <bt_2> 
INFO:Xst:2261 - The FF/Latch <bt_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <bt_1> <bt_2> 

Optimizing unit <if_id_component> ...

Optimizing unit <reg_component> ...

Optimizing unit <id_exe_component> ...

Optimizing unit <alu_component> ...

Optimizing unit <ps2> ...
WARNING:Xst:1710 - FF/Latch <cpu_component/id_exe/exe_AluOp1Sel_o_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_component/id_exe/exe_ReadMemSel_o_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu_component/id_exe/exe_WriteMemSel_o_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_component/exe_mem/mem_WriteMemSel_o_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_component/exe_mem/mem_ReadMemSel_o_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu_component/id_exe/exe_inst_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_component/hold_time_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_component/hold_time_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_component/hold_time_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_component/hold_time_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ps2_component/data_ready> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cpu_component/id_exe/exe_imm_o_15> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <cpu_component/id_exe/exe_imm_o_14> <cpu_component/id_exe/exe_imm_o_13> <cpu_component/id_exe/exe_imm_o_12> <cpu_component/id_exe/exe_imm_o_11> <cpu_component/id_exe/exe_imm_o_10> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 15.
FlipFlop vga_component/x_0 has been replicated 1 time(s)
FlipFlop vga_component/x_1 has been replicated 1 time(s)
FlipFlop vga_component/x_2 has been replicated 1 time(s)
FlipFlop vga_component/x_6 has been replicated 1 time(s)
FlipFlop vga_component/y_6 has been replicated 1 time(s)
FlipFlop vga_component/y_7 has been replicated 1 time(s)
Latch cpu_component/memory/Mtrien_Ram2Data has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 600
 Flip-Flops                                            : 600

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 110

Cell Usage :
# BELS                             : 2879
#      GND                         : 2
#      INV                         : 11
#      LUT1                        : 67
#      LUT2                        : 160
#      LUT2_D                      : 5
#      LUT2_L                      : 5
#      LUT3                        : 737
#      LUT3_D                      : 13
#      LUT3_L                      : 10
#      LUT4                        : 1035
#      LUT4_D                      : 23
#      LUT4_L                      : 93
#      MUXCY                       : 161
#      MUXF5                       : 296
#      MUXF6                       : 85
#      MUXF7                       : 32
#      VCC                         : 2
#      XORCY                       : 142
# FlipFlops/Latches                : 748
#      FD                          : 3
#      FDC                         : 225
#      FDCE                        : 59
#      FDCE_1                      : 240
#      FDCP                        : 1
#      FDE                         : 19
#      FDP                         : 33
#      FDPE                        : 18
#      FDR                         : 2
#      LD                          : 110
#      LD_1                        : 16
#      LDCP                        : 1
#      LDE                         : 19
#      LDP                         : 2
# RAMS                             : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 109
#      IBUF                        : 6
#      IOBUF                       : 32
#      OBUF                        : 71
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     1167  out of   8672    13%  
 Number of Slice Flip Flops:            697  out of  17344     4%  
 Number of 4 input LUTs:               2159  out of  17344    12%  
 Number of IOs:                         110
 Number of bonded IOBs:                 110  out of    250    44%  
    IOB Flip Flops:                      51
 Number of BRAMs:                         1  out of     28     3%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                        | Clock buffer(FF name)                                                                                                                               | Load  |
----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
cpu_component/exe_mem/mem_WriteMemSel_o_0                                                           | NONE(cpu_component/memory/Ram2WE)                                                                                                                   | 19    |
cpu_component/memory/Mtrien_Ram2Data_not0001(cpu_component/memory/Mtrien_Ram2Data_not00011:O)       | NONE(*)(cpu_component/memory/Mtrien_Ram2Data)                                                                                                       | 16    |
cpu_component/memory/Ram1Addr_and0000(cpu_component/memory/Ram1Addr_and00001:O)                     | NONE(*)(cpu_component/memory/Ram1Addr_0)                                                                                                            | 16    |
rst                                                                                                 | IBUF+BUFG                                                                                                                                           | 32    |
cpu_component/extendimm/dr_not0001(cpu_component/extendimm/dr_not000132_f5:O)                       | NONE(*)(cpu_component/extendimm/imm_15)                                                                                                             | 19    |
cpu_component/extendimm/rt_not0001(cpu_component/extendimm/rt_not000124:O)                          | NONE(*)(cpu_component/extendimm/rt_0)                                                                                                               | 4     |
cpu_component/ctrl/BUnitSel_Control_ID_o_not0001(cpu_component/ctrl/BUnitSel_Control_ID_o_not0001:O)| NONE(*)(cpu_component/ctrl/Reg1_Control_ID_o_0)                                                                                                     | 11    |
cpu_component/ctrl/Reg2_Control_ID_o_not0001(cpu_component/ctrl/Reg2_Control_ID_o_not000181:O)      | NONE(*)(cpu_component/ctrl/Reg2_Control_ID_o_0)                                                                                                     | 8     |
cpu_component/ctrl/AluSel1_Control_ID_o_not0001(cpu_component/ctrl/AluSel1_Control_ID_o_not000134:O)| NONE(*)(cpu_component/ctrl/WriteMem_Control_ID_o_0)                                                                                                 | 3     |
cpu_component/stall/id_ifidstall_o_not0001(cpu_component/stall/id_ifidstall_o_not0001125:O)         | NONE(*)(cpu_component/stall/id_ifidstall_o_1)                                                                                                       | 1     |
clk_21                                                                                              | BUFG                                                                                                                                                | 496   |
vga_component/CLK_21                                                                                | BUFG                                                                                                                                                | 41    |
clk                                                                                                 | BUFGP                                                                                                                                               | 64    |
vga_component/fontRom_component/N1                                                                  | NONE(vga_component/fontRom_component/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram)| 1     |
cpu_component/reg/sreg_and0000(cpu_component/reg/sreg_and000111:O)                                  | NONE(*)(cpu_component/reg/ry_2)                                                                                                                     | 3     |
cpu_component/alu/theALUout_or0001(cpu_component/alu/theALUout_or00011:O)                           | NONE(*)(cpu_component/alu/theALUout_mux0003_15)                                                                                                     | 16    |
----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------+-------------------------------------------+-------+
Control Signal                                                                               | Buffer(FF name)                           | Load  |
---------------------------------------------------------------------------------------------+-------------------------------------------+-------+
cpu_component/exe_mem/rst_inv(vga_component/reset_inv1_INV_0:O)                              | NONE(cpu_component/exe_mem/mem_AluFlag_o) | 576   |
cpu_component/memory/Mtrien_Ram2Data_mux0000(cpu_component/memory/Mtrien_Ram2Data_mux00001:O)| NONE(cpu_component/memory/Ram2WE)         | 1     |
cpu_component/memory/Ram1WE_or0000(cpu_component/memory/Ram1WE_or00001:O)                    | NONE(cpu_component/memory/Ram1WE)         | 1     |
cpu_component/memory/Ram2OE_or0000(cpu_component/memory/Ram2OE_or00001:O)                    | NONE(cpu_component/memory/Ram2OE)         | 1     |
ps2_component/keyboard_obj/last_kclk_and0000(ps2_component/keyboard_obj/last_kclk_and00001:O)| NONE(ps2_component/keyboard_obj/last_kclk)| 1     |
ps2_component/keyboard_obj/last_kclk_and0001(ps2_component/keyboard_obj/last_kclk_and00011:O)| NONE(ps2_component/keyboard_obj/last_kclk)| 1     |
---------------------------------------------------------------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.138ns (Maximum Frequency: 82.388MHz)
   Minimum input arrival time before clock: 21.526ns
   Maximum output required time after clock: 12.435ns
   Maximum combinational path delay: 12.350ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 2.310ns (frequency: 432.900MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.310ns (Levels of Logic = 1)
  Source:            cpu_component/memory/readdata_ram1_0 (LATCH)
  Destination:       cpu_component/memory/readdata_ram1_0 (LATCH)
  Source Clock:      rst falling
  Destination Clock: rst falling

  Data Path: cpu_component/memory/readdata_ram1_0 to cpu_component/memory/readdata_ram1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.622  cpu_component/memory/readdata_ram1_0 (cpu_component/memory/readdata_ram1_0)
     LUT4:I0->O            1   0.704   0.000  cpu_component/memory/readdata_ram1_mux0003<0>1 (cpu_component/memory/readdata_ram1_mux0003<0>)
     LD:D                      0.308          cpu_component/memory/readdata_ram1_0
    ----------------------------------------
    Total                      2.310ns (1.688ns logic, 0.622ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_21'
  Clock period: 10.202ns (frequency: 98.020MHz)
  Total number of paths / destination ports: 8024 / 695
-------------------------------------------------------------------------
Delay:               5.101ns (Levels of Logic = 5)
  Source:            cpu_component/reg/regs_0_8 (FF)
  Destination:       cpu_component/id_exe/exe_reg1data_o_8 (FF)
  Source Clock:      clk_21 falling
  Destination Clock: clk_21 rising

  Data Path: cpu_component/reg/regs_0_8 to cpu_component/id_exe/exe_reg1data_o_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           8   0.591   0.836  cpu_component/reg/regs_0_8 (cpu_component/reg/regs_0_8)
     LUT3:I1->O            1   0.704   0.000  cpu_component/reg/Mmux__varindex0000_814 (cpu_component/reg/Mmux__varindex0000_814)
     MUXF5:I0->O           1   0.321   0.000  cpu_component/reg/Mmux__varindex0000_6_f5_13 (cpu_component/reg/Mmux__varindex0000_6_f514)
     MUXF6:I0->O           1   0.521   0.000  cpu_component/reg/Mmux__varindex0000_4_f6_13 (cpu_component/reg/Mmux__varindex0000_4_f614)
     MUXF7:I0->O           1   0.521   0.595  cpu_component/reg/Mmux__varindex0000_2_f7_13 (cpu_component/reg/_varindex0000<8>1)
     LUT4:I0->O            1   0.704   0.000  cpu_component/reg/R1D<8>1 (cpu_component/id_R1D<8>)
     FDC:D                     0.308          cpu_component/id_exe/exe_reg1data_o_8
    ----------------------------------------
    Total                      5.101ns (3.670ns logic, 1.431ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_component/CLK_21'
  Clock period: 12.138ns (frequency: 82.388MHz)
  Total number of paths / destination ports: 9991 / 64
-------------------------------------------------------------------------
Delay:               12.138ns (Levels of Logic = 9)
  Source:            vga_component/x_4 (FF)
  Destination:       vga_component/romAddr_8 (FF)
  Source Clock:      vga_component/CLK_21 rising
  Destination Clock: vga_component/CLK_21 rising

  Data Path: vga_component/x_4 to vga_component/romAddr_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             26   0.591   1.264  vga_component/x_4 (vga_component/x_4)
     LUT4:I3->O            1   0.704   0.000  vga_component/bt_not000165_SW2_F (N467)
     MUXF5:I0->O           1   0.321   0.455  vga_component/bt_not000165_SW2 (N224)
     LUT4:I2->O           83   0.704   1.313  vga_component/bt_and00791 (vga_component/bt_and0079)
     LUT3:I2->O            1   0.704   0.424  vga_component/romAddr_mux0034<8>2240_SW1 (N382)
     LUT4:I3->O            1   0.704   0.424  vga_component/romAddr_mux0034<8>2257 (vga_component/romAddr_mux0034<8>2257)
     LUT4:I3->O            2   0.704   0.526  vga_component/romAddr_mux0034<8>2263 (vga_component/romAddr_mux0034<8>2263)
     LUT4:I1->O            1   0.704   0.420  vga_component/romAddr_mux0034<8>2276 (vga_component/N59)
     MUXF5:S->O            1   0.739   0.424  vga_component/romAddr_mux0034<8>68_SW0 (N236)
     LUT4:I3->O            1   0.704   0.000  vga_component/romAddr_mux0034<8>100 (vga_component/romAddr_mux0034<8>)
     FDE:D                     0.308          vga_component/romAddr_8
    ----------------------------------------
    Total                     12.138ns (6.887ns logic, 5.251ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.509ns (frequency: 133.174MHz)
  Total number of paths / destination ports: 3247 / 117
-------------------------------------------------------------------------
Delay:               7.509ns (Levels of Logic = 9)
  Source:            ps2_component/keyboard_obj/count_0 (FF)
  Destination:       ps2_component/keyboard_obj/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ps2_component/keyboard_obj/count_0 to ps2_component/keyboard_obj/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  ps2_component/keyboard_obj/count_0 (ps2_component/keyboard_obj/count_0)
     LUT4:I0->O            1   0.704   0.000  ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_lut<0> (ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<0> (ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<1> (ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<2> (ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<3> (ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<3>)
     MUXCY:CI->O           8   0.459   0.836  ps2_component/keyboard_obj/Mcompar_stat_cmp_le0000_cy<4> (ps2_component/keyboard_obj/stat_cmp_le0000)
     LUT4:I1->O            1   0.704   0.455  ps2_component/keyboard_obj/count_mux0001<0>5 (ps2_component/keyboard_obj/count_mux0001<0>5)
     LUT3:I2->O            1   0.704   0.595  ps2_component/keyboard_obj/count_mux0001<0>111 (ps2_component/keyboard_obj/count_mux0001<0>11)
     LUT3:I0->O            1   0.704   0.000  ps2_component/keyboard_obj/count_mux0001<0>36 (ps2_component/keyboard_obj/count_mux0001<0>)
     FDCE:D                    0.308          ps2_component/keyboard_obj/count_0
    ----------------------------------------
    Total                      7.509ns (4.815ns logic, 2.694ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_component/memory/Mtrien_Ram2Data_not0001'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              6.957ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       cpu_component/memory/Mtrien_Ram2Data (LATCH)
  Destination Clock: cpu_component/memory/Mtrien_Ram2Data_not0001 falling

  Data Path: rst to cpu_component/memory/Mtrien_Ram2Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.349  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT4:I1->O           17   0.704   0.000  cpu_component/memory/Mtrien_Ram2Data_mux00001 (cpu_component/memory/Mtrien_Ram2Data_mux0000)
     LD:D                      0.308          cpu_component/memory/Mtrien_Ram2Data
    ----------------------------------------
    Total                      6.957ns (3.638ns logic, 3.319ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_component/memory/Ram1Addr_and0000'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              6.882ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       cpu_component/memory/Ram1Addr_0 (LATCH)
  Destination Clock: cpu_component/memory/Ram1Addr_and0000 rising

  Data Path: rst to cpu_component/memory/Ram1Addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.274  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT4:I3->O            1   0.704   0.000  cpu_component/memory/Ram1Addr_mux0002<9>1 (cpu_component/memory/Ram1Addr_mux0002<9>)
     LD_1:D                    0.308          cpu_component/memory/Ram1Addr_9
    ----------------------------------------
    Total                      6.882ns (3.638ns logic, 3.244ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 80 / 48
-------------------------------------------------------------------------
Offset:              8.334ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       cpu_component/memory/readdata_ram2_0 (LATCH)
  Destination Clock: rst falling

  Data Path: rst to cpu_component/memory/readdata_ram2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.445  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT2:I0->O           16   0.704   1.034  cpu_component/memory/readdata_ram2_cmp_eq00001 (cpu_component/memory/readdata_ram2_cmp_eq0000)
     LDE:GE                    0.555          cpu_component/memory/readdata_ram2_15
    ----------------------------------------
    Total                      8.334ns (3.885ns logic, 4.449ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_21'
  Total number of paths / destination ports: 400 / 64
-------------------------------------------------------------------------
Offset:              8.409ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       cpu_component/if_id/id_inst_o_11 (FF)
  Destination Clock: clk_21 rising

  Data Path: rst to cpu_component/if_id/id_inst_o_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.349  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT4:I1->O            6   0.704   0.748  cpu_component/memory/IMout<11>1 (L_11_OBUF)
     LUT4:I1->O            1   0.704   0.000  cpu_component/if_id/id_inst_o_mux0001<4>1 (cpu_component/if_id/id_inst_o_mux0001<4>)
     FDP:D                     0.308          cpu_component/if_id/id_inst_o_11
    ----------------------------------------
    Total                      8.409ns (4.342ns logic, 4.067ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga_component/CLK_21'
  Total number of paths / destination ports: 562 / 18
-------------------------------------------------------------------------
Offset:              15.994ns (Levels of Logic = 12)
  Source:            rst (PAD)
  Destination:       vga_component/romAddr_6 (FF)
  Destination Clock: vga_component/CLK_21 rising

  Data Path: rst to vga_component/romAddr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.445  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT4:I0->O            6   0.704   0.844  cpu_component/memory/IMout<5>1 (L_5_OBUF)
     LUT3:I0->O            1   0.704   0.455  vga_component/romAddr_mux0034<6>1841 (vga_component/romAddr_mux0034<6>1841)
     LUT4:I2->O            1   0.704   0.455  vga_component/romAddr_mux0034<6>1801_SW0_SW0_SW0 (N629)
     LUT4_L:I2->LO         1   0.704   0.104  vga_component/romAddr_mux0034<6>1801_SW0_SW0 (N423)
     LUT4:I3->O            1   0.704   0.424  vga_component/romAddr_mux0034<6>1867_SW0 (N459)
     LUT4:I3->O            1   0.704   0.499  vga_component/romAddr_mux0034<6>1867 (vga_component/romAddr_mux0034<6>1867)
     LUT4:I1->O            1   0.704   0.424  vga_component/romAddr_mux0034<6>1890 (vga_component/romAddr_mux0034<6>1890)
     LUT4_L:I3->LO         1   0.704   0.104  vga_component/romAddr_mux0034<6>1923_SW0 (N269)
     LUT4:I3->O            1   0.704   0.000  vga_component/romAddr_mux0034<6>1947 (vga_component/romAddr_mux0034<6>)
     FDE:D                     0.308          vga_component/romAddr_6
    ----------------------------------------
    Total                     15.994ns (9.270ns logic, 6.724ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_component/alu/theALUout_or0001'
  Total number of paths / destination ports: 7204 / 16
-------------------------------------------------------------------------
Offset:              21.526ns (Levels of Logic = 29)
  Source:            rst (PAD)
  Destination:       cpu_component/alu/theALUout_mux0003_0 (LATCH)
  Destination Clock: cpu_component/alu/theALUout_or0001 falling

  Data Path: rst to cpu_component/alu/theALUout_mux0003_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.305  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT4:I2->O            1   0.704   0.499  cpu_component/writebackmux/Mmux_WriteBackData_WB_o219 (cpu_component/writebackmux/Mmux_WriteBackData_WB_o219)
     LUT4:I1->O            7   0.704   0.883  cpu_component/writebackmux/Mmux_WriteBackData_WB_o233 (cpu_component/mem_wd<0>)
     LUT2:I0->O            1   0.704   0.000  cpu_component/op1mux/Mmux_AluOp1_EXE_o2151 (cpu_component/op1mux/Mmux_AluOp1_EXE_o215)
     MUXF5:I1->O          11   0.321   0.968  cpu_component/op1mux/Mmux_AluOp1_EXE_o215_f5 (cpu_component/exe_op1<0>)
     LUT4:I2->O            1   0.704   0.000  cpu_component/alu/Msub_mid_sub0000_lut<0> (cpu_component/alu/Msub_mid_sub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  cpu_component/alu/Msub_mid_sub0000_cy<0> (cpu_component/alu/Msub_mid_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<1> (cpu_component/alu/Msub_mid_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<2> (cpu_component/alu/Msub_mid_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<3> (cpu_component/alu/Msub_mid_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<4> (cpu_component/alu/Msub_mid_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<5> (cpu_component/alu/Msub_mid_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<6> (cpu_component/alu/Msub_mid_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<7> (cpu_component/alu/Msub_mid_sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<8> (cpu_component/alu/Msub_mid_sub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  cpu_component/alu/Msub_mid_sub0000_cy<9> (cpu_component/alu/Msub_mid_sub0000_cy<9>)
     XORCY:CI->O           2   0.804   0.622  cpu_component/alu/Msub_mid_sub0000_xor<10> (cpu_component/alu/mid_sub0000<10>)
     LUT4:I0->O            1   0.704   0.000  cpu_component/alu/theALUout_cmp_eq0000421 (cpu_component/alu/theALUout_cmp_eq0000421)
     MUXF5:I0->O           1   0.321   0.455  cpu_component/alu/theALUout_cmp_eq000042_f5 (cpu_component/alu/theALUout_cmp_eq000042)
     LUT4:I2->O            1   0.704   0.424  cpu_component/alu/theALUout_cmp_eq000048_SW0 (N567)
     LUT4:I3->O            3   0.704   0.706  cpu_component/alu/theALUout_cmp_eq000048 (cpu_component/alu/theALUout_cmp_eq000048)
     LUT4:I0->O            1   0.704   0.000  cpu_component/alu/theALUout_mux0005<15>11 (cpu_component/alu/theALUout_mux0005<15>1)
     MUXF5:I1->O           1   0.321   0.499  cpu_component/alu/theALUout_mux0005<15>1_f5 (cpu_component/alu/theALUout_mux0005<15>)
     LUT3:I1->O            1   0.704   0.000  cpu_component/alu/Mmux_theALUout_mux0004_7 (cpu_component/alu/Mmux_theALUout_mux0004_7)
     MUXF5:I1->O           1   0.321   0.000  cpu_component/alu/Mmux_theALUout_mux0004_6_f5 (cpu_component/alu/Mmux_theALUout_mux0004_6_f5)
     MUXF6:I1->O           1   0.521   0.000  cpu_component/alu/Mmux_theALUout_mux0004_5_f6 (cpu_component/alu/Mmux_theALUout_mux0004_5_f6)
     MUXF5:I0->O           1   0.321   0.000  cpu_component/alu/ALUcode<3>_f5 (cpu_component/alu/theALUout_mux0004<0>)
     LD:D                      0.308          cpu_component/alu/theALUout_mux0003_0
    ----------------------------------------
    Total                     21.526ns (13.195ns logic, 8.331ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.272ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ps2_component/keyboard_obj/data_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to ps2_component/keyboard_obj/data_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.420  ps2_component/keyboard_obj/data_7_and00001 (ps2_component/keyboard_obj/data_7_and0000)
     FDE:CE                    0.555          ps2_component/keyboard_obj/data_7
    ----------------------------------------
    Total                      4.272ns (2.477ns logic, 1.795ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_component/exe_mem/mem_WriteMemSel_o_0'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            cpu_component/memory/Ram1WE (LATCH)
  Destination:       Ram1WE (PAD)
  Source Clock:      cpu_component/exe_mem/mem_WriteMemSel_o_0 falling

  Data Path: cpu_component/memory/Ram1WE to Ram1WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.676   0.420  cpu_component/memory/Ram1WE (cpu_component/memory/Ram1WE)
     OBUF:I->O                 3.272          Ram1WE_OBUF (Ram1WE)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_component/CLK_21'
  Total number of paths / destination ports: 29 / 11
-------------------------------------------------------------------------
Offset:              5.982ns (Levels of Logic = 2)
  Source:            vga_component/bt_0 (FF)
  Destination:       oGreen<2> (PAD)
  Source Clock:      vga_component/CLK_21 rising

  Data Path: vga_component/bt_0 to oGreen<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.595  vga_component/bt_0 (vga_component/bt_0)
     LUT3:I0->O            9   0.704   0.820  vga_component/oGreen<0>11 (oBlue_0_OBUF)
     OBUF:I->O                 3.272          oGreen_2_OBUF (oGreen<2>)
    ----------------------------------------
    Total                      5.982ns (4.567ns logic, 1.415ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_21'
  Total number of paths / destination ports: 2977 / 52
-------------------------------------------------------------------------
Offset:              12.435ns (Levels of Logic = 6)
  Source:            cpu_component/exe_mem/mem_AluOut_o_13 (FF)
  Destination:       Ram2Addr<15> (PAD)
  Source Clock:      clk_21 rising

  Data Path: cpu_component/exe_mem/mem_AluOut_o_13 to Ram2Addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  cpu_component/exe_mem/mem_AluOut_o_13 (cpu_component/exe_mem/mem_AluOut_o_13)
     LUT4:I0->O            1   0.704   0.424  cpu_component/memory/ram_stall_and000044_SW0 (N427)
     LUT4:I3->O            5   0.704   0.668  cpu_component/memory/ram_stall_and000044 (cpu_component/memory/ram_stall_and0000)
     LUT4_D:I2->O         71   0.704   1.354  cpu_component/memory/Ram1EN_mux000611 (cpu_component/pc_stall2<1>)
     LUT2:I1->O           36   0.704   1.342  cpu_component/memory/Ram2Addr_or00001 (cpu_component/memory/Ram2Addr_or0000)
     LUT4:I1->O            1   0.704   0.420  cpu_component/memory/Ram2Addr<9>1 (Ram2Addr_9_OBUF)
     OBUF:I->O                 3.272          Ram2Addr_9_OBUF (Ram2Addr<9>)
    ----------------------------------------
    Total                     12.435ns (7.383ns logic, 5.052ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.735ns (Levels of Logic = 2)
  Source:            clk_2 (FF)
  Destination:       rdn (PAD)
  Source Clock:      clk rising

  Data Path: clk_2 to rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.748  clk_2 (clk_21)
     LUT4:I1->O            1   0.704   0.420  cpu_component/memory/wrn1 (wrn_OBUF)
     OBUF:I->O                 3.272          wrn_OBUF (wrn)
    ----------------------------------------
    Total                      5.735ns (4.567ns logic, 1.168ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_component/memory/Mtrien_Ram2Data_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            cpu_component/memory/Mtrien_Ram2Data_1 (LATCH)
  Destination:       Ram2Data<15> (PAD)
  Source Clock:      cpu_component/memory/Mtrien_Ram2Data_not0001 falling

  Data Path: cpu_component/memory/Mtrien_Ram2Data_1 to Ram2Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  cpu_component/memory/Mtrien_Ram2Data_1 (cpu_component/memory/Mtrien_Ram2Data_1)
     IOBUF:T->IO               3.272          Ram2Data_15_IOBUF (Ram2Data<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_component/memory/Ram1Addr_and0000'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            cpu_component/memory/Ram1Addr_15 (LATCH)
  Destination:       Ram1Addr<15> (PAD)
  Source Clock:      cpu_component/memory/Ram1Addr_and0000 rising

  Data Path: cpu_component/memory/Ram1Addr_15 to Ram1Addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  cpu_component/memory/Ram1Addr_15 (cpu_component/memory/Ram1Addr_15)
     OBUF:I->O                 3.272          Ram1Addr_15_OBUF (Ram1Addr<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 221 / 52
-------------------------------------------------------------------------
Delay:               12.350ns (Levels of Logic = 6)
  Source:            rst (PAD)
  Destination:       Ram1Data<15> (PAD)

  Data Path: rst to Ram1Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           139   1.218   1.375  rst_IBUF (rst_IBUF1)
     LUT3:I1->O            1   0.704   0.595  cpu_component/memory/ram_stall<0>_SW0 (N134)
     LUT4_D:I0->O         58   0.704   1.445  cpu_component/memory/ram_stall<0> (cpu_component/pc_stall2<0>)
     LUT4:I0->O           16   0.704   1.209  cpu_component/memory/Ram1Data_mux0004<15>11 (N2)
     LUT4:I0->O            1   0.704   0.420  cpu_component/memory/Ram1Data_mux0004<9>1 (Ram1Data_6_IOBUF)
     IOBUF:I->IO               3.272          Ram1Data_6_IOBUF (Ram1Data<6>)
    ----------------------------------------
    Total                     12.350ns (7.306ns logic, 5.044ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 36.39 secs
 
--> 

Total memory usage is 4665188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  102 (   0 filtered)
Number of infos    :   50 (   0 filtered)

