// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
// SPDX-License-Identifier: Apache-2.0

`timescale 1 ns / 1 ps

`define UNIT_DELAY #1
`define USE_POWER_PINS

`ifdef SIM

     //`include "defines.v"
    //`include "user_defines.v"
    //`include "pads.v"

    	
	`default_nettype wire
   // `ifdef GL


	`include "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model/tsl18fs120_scl.v"


        //`include "pc3d21.v"
        //`include "pc3d01.v"
        //`include "pt3b02.v"
	//`include "pc3b03ed.v"

	//`include "RAM128.v"

	`include "/home/pmkoushik/vsdRiscvScl180/rtl/scl180_wrapper/pc3d01_wrapper.v"
	`include "/home/pmkoushik/vsdRiscvScl180/rtl/scl180_wrapper/pt3b02_wrapper.v"
	`include "/home/pmkoushik/vsdRiscvScl180/rtl/scl180_wrapper/pc3b03ed_wrapper.v"
	`include "/home/pmkoushik/vsdRiscvScl180/rtl/constant_block.v"
	//`include "/home/rjreddy/RnD/vsdRiscvScl180/rtl/mprj_io.v"
	`include "/home/pmkoushik/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v"
	`include "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero/pc3d21.v"


	//`include "/home/pmkoushik/vsdRiscvScl180/gl/dummy_por.v"
	`include "/home/pmkoushik/vsdRiscvScl180/gl/RAM128.v"
	`include "/home/pmkoushik/vsdRiscvScl180/rtl/RAM256.v"

	//`include "/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core_wrapper.v"
	//`include "/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v"



	`include "/home/pmkoushik/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v"
	`include "/home/pmkoushik/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v"
	//`include "digital_pll.v"
	//`include "caravel_clocking.v"
	//`include "dummy_scl180_conb_1.v"
	//`include "user_id_programming.v"
	//`include "/home/rjreddy/RnD/vsdRiscvScl180/rtl/chip_io.v"
	//`include "housekeeping_spi.v"

	//`include "housekeeping.v"
	//`include "mprj_logic_high.v"
	//`include "mprj2_logic_high.v"
	//`include "mgmt_protect_hv.v"
	//`include "mgmt_protect.v"
	//`include "constant_block.v"
	//`include "gpio_control_block.v"
	//`include "gpio_defaults_block.v"
	//`include "gl/gpio_defaults_block_0403.v"
	//`include "gl/gpio_defaults_block_1803.v"
	//`include "gl/gpio_defaults_block_0801.v"
	//`include "gl/gpio_signal_buffering.v"
	//`include "gpio_logic_high.v"
	//`include "xres_buf.v"
	//`include "spare_logic_block.v"
	//`include "gl/mgmt_defines.v"
	//`include "mgmt_core.v"
	//`include "caravel_core.v"
	//`include "caravel.v"

/*
    `else
	`include "digital_pll.v"
	`include "digital_pll_controller.v"
	`include "ring_osc2x13.v"
	`include "caravel_clocking.v"
	`include "user_id_programming.v"
	`include "clock_div.v"
	`include "mprj_io.v"
	`include "chip_io.v"
	`include "housekeeping_spi.v"
	`include "housekeeping.v"
	`include "mprj_logic_high.v"
	`include "mprj2_logic_high.v"
	`include "mgmt_protect.v"
	`include "mgmt_protect_hv.v"
	`include "constant_block.v"
	`include "gpio_control_block.v"
	`include "gpio_defaults_block.v"
	`include "gpio_signal_buffering.v" // need to ask why this is there functionality wise - TIM
	`include "gpio_logic_high.v"
	`include "xres_buf.v"
	`include "spare_logic_block.v"
	`include "mgmt_core_wrapper.v"
	`include "vsdcaravel.v"
        //`include "pc3b03ed_wrapper.v"
        //`include "pc3d21.v"
        //`include "pc3d01.v"
        //`include "pt3b02.v"
        //`include ""
    `endif
*/
    //`include "simple_por.v"

`endif
