InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6105 0 6105
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8655 6115 14770
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 14040 14781 28821
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 809 28831 29640
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 10020 29645 39665
InceptionV4/InceptionV4/Mixed_3a/concat CPU 292 39674 39966
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2140 39971 42111
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3677 42120 45797
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1627 45805 47432
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2442 47444 49886
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2965 49890 52855
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2414 52861 55275
InceptionV4/InceptionV4/Mixed_4a/concat CPU 6927 55285 62212
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6711 62221 68932
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 257 68941 69198
InceptionV4/InceptionV4/Mixed_5a/concat CPU 150 69202 69352
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 783 69354 70137
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 514 70144 70658
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 598 70661 71259
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 507 71262 71769
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 905 71770 72675
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 889 72680 73569
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 517 73573 74090
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 807 74097 74904
InceptionV4/InceptionV4/Mixed_5b/concat CPU 182 74908 75090
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 754 75092 75846
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 495 75849 76344
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 596 76347 76943
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 76945 77454
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 605 77457 78062
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 878 78064 78942
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 500 78945 79445
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 726 79448 80174
InceptionV4/InceptionV4/Mixed_5c/concat CPU 177 80180 80357
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 760 80361 81121
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 499 81124 81623
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 733 81625 82358
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 596 82363 82959
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 630 82963 83593
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 892 83598 84490
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 568 84494 85062
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 813 85064 85877
InceptionV4/InceptionV4/Mixed_5d/concat CPU 179 85880 86059
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 768 86062 86830
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 499 86832 87331
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 616 87379 87995
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 517 87999 88516
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 606 88518 89124
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 880 89126 90006
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 497 90010 90507
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 733 90511 91244
InceptionV4/InceptionV4/Mixed_5e/concat CPU 180 91247 91427
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8357 91429 99786
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1465 99794 101259
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4011 101265 105276
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2490 105284 107774
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 138 107778 107916
InceptionV4/InceptionV4/Mixed_6a/concat CPU 92 107962 108054
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1988 108056 110044
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1154 110048 111202
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1582 111204 112786
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1976 112790 114766
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1165 114770 115935
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1231 115938 117169
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1380 117171 118551
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1666 118598 120264
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2259 120268 122527
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 364 122557 122921
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 875 122923 123798
InceptionV4/InceptionV4/Mixed_6b/concat CPU 100 123800 123900
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2056 123903 125959
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1260 125963 127223
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1389 127225 128614
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1893 128617 130510
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1097 130513 131610
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1408 131614 133022
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1500 133026 134526
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1645 134528 136173
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1844 136176 138020
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 314 138058 138372
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 868 138375 139243
InceptionV4/InceptionV4/Mixed_6c/concat CPU 98 139245 139343
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1950 139346 141296
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1299 141299 142598
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1432 142622 144054
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1897 144057 145954
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1154 146002 147156
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1236 147159 148395
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1374 148398 149772
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1653 149774 151427
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2020 151430 153450
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 323 153455 153778
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 887 153780 154667
InceptionV4/InceptionV4/Mixed_6d/concat CPU 102 154668 154770
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1915 154772 156687
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1127 156690 157817
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1380 157821 159201
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1887 159204 161091
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1224 161095 162319
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1325 162324 163649
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1378 163651 165029
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1641 165031 166672
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1835 166676 168511
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 309 168514 168823
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 868 168826 169694
InceptionV4/InceptionV4/Mixed_6e/concat CPU 99 169696 169795
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1892 169798 171690
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1364 171694 173058
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1520 173063 174583
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1962 174586 176548
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1164 176552 177716
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1233 177719 178952
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1376 178955 180331
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1776 180334 182110
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1917 182115 184032
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 309 184035 184344
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 883 184346 185229
InceptionV4/InceptionV4/Mixed_6f/concat CPU 99 185231 185330
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1904 185333 187237
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1168 187241 188409
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1381 188411 189792
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1885 189794 191679
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1331 191683 193014
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1262 193052 194314
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1374 194317 195691
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1643 195693 197336
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1831 197340 199171
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 310 199175 199485
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 863 199487 200350
InceptionV4/InceptionV4/Mixed_6g/concat CPU 101 200411 200512
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2098 200515 202613
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1206 202631 203837
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1381 203840 205221
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1882 205225 207107
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1144 207111 208255
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1234 208258 209492
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1377 209495 210872
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1834 210875 212709
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1843 212714 214557
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 325 214560 214885
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 879 214888 215767
InceptionV4/InceptionV4/Mixed_6h/concat CPU 99 215769 215868
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1180 215871 217051
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 462 217054 217516
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1379 217519 218898
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2128 218901 221029
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2979 221033 224012
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1311 224019 225330
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 123 225336 225459
InceptionV4/InceptionV4/Mixed_7a/concat CPU 32 225500 225532
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 512 225534 226046
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 687 226048 226735
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 391 226737 227128
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 389 227132 227521
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 11 227523 227534
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 703 227536 228239
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 661 228242 228903
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 866 228907 229773
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 514 229775 230289
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 515 230292 230807
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 11 230810 230821
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 105 230823 230928
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 635 230930 231565
InceptionV4/InceptionV4/Mixed_7b/concat CPU 33 231567 231600
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 758 231602 232360
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 815 232365 233180
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 456 233184 233640
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 455 233644 234099
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 17 234100 234117
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 792 234119 234911
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 714 234915 235629
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 945 235632 236577
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 555 236580 237135
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 553 237137 237690
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 11 237694 237705
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 110 237707 237817
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 503 237820 238323
InceptionV4/InceptionV4/Mixed_7c/concat CPU 31 238325 238356
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 496 238358 238854
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 690 238857 239547
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 391 239549 239940
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 392 239943 240335
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 9 240338 240347
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 687 240349 241036
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 657 241038 241695
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1165 241698 242863
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 531 242869 243400
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 512 243402 243914
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 11 243916 243927
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 108 243929 244037
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 479 244039 244518
InceptionV4/InceptionV4/Mixed_7d/concat CPU 31 244555 244586
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 33 244588 244621
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 244623 244623
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 244624 244624
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 244626 244626
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 244627 244628
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 244629 244630
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 244630 244631
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 244631 244631
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 244633 244636
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 244638 244640
InceptionV4/Logits/Logits/weights CPU 0 244641 244641
InceptionV4/Logits/Logits/MatMul CPU 13606 244642 258248
InceptionV4/Logits/Logits/biases CPU 1 258256 258257
InceptionV4/Logits/Logits/BiasAdd CPU 14 258258 258272
InceptionV4/Logits/Predictions CPU 11 258274 258285
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 587 1 588
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1821 593 2414
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3558 2421 5979
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 482 5988 6470
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 4767 6475 11242
InceptionV4/InceptionV4/Mixed_3a/concat CPU 301 11249 11550
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1017 11557 12574
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2411 12580 14991
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1188 15000 16188
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2504 16203 18707
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2774 18712 21486
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2357 21490 23847
InceptionV4/InceptionV4/Mixed_4a/concat CPU 492 23855 24347
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6362 24353 30715
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 265 30723 30988
InceptionV4/InceptionV4/Mixed_5a/concat CPU 147 30992 31139
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 764 31142 31906
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 498 31910 32408
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 694 32412 33106
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 596 33111 33707
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 614 33710 34324
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 916 34327 35243
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 576 35250 35826
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 794 35831 36625
InceptionV4/InceptionV4/Mixed_5b/concat CPU 171 36629 36800
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 743 36802 37545
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 499 37548 38047
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 596 38050 38646
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 508 38649 39157
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 604 39160 39764
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 867 39767 40634
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 489 40637 41126
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 723 41129 41852
InceptionV4/InceptionV4/Mixed_5c/concat CPU 167 41856 42023
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 761 42026 42787
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 598 42791 43389
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 639 43394 44033
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 542 44041 44583
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 616 44586 45202
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 866 45207 46073
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 506 46075 46581
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 725 46584 47309
InceptionV4/InceptionV4/Mixed_5d/concat CPU 170 47312 47482
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 746 47485 48231
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 501 48234 48735
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 607 48781 49388
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 511 49391 49902
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 603 49904 50507
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 871 50509 51380
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 503 51383 51886
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 716 51889 52605
InceptionV4/InceptionV4/Mixed_5e/concat CPU 170 52608 52778
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8000 52780 60780
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1382 60788 62170
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3993 62174 66167
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2496 66176 68672
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 139 68677 68816
InceptionV4/InceptionV4/Mixed_6a/concat CPU 91 68819 68910
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1916 68913 70829
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1197 70832 72029
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1548 72031 73579
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2018 73611 75629
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1291 75632 76923
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1234 76927 78161
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1379 78163 79542
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1652 79549 81201
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2427 81204 83631
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 352 83637 83989
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1175 83992 85167
InceptionV4/InceptionV4/Mixed_6b/concat CPU 122 85169 85291
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2095 85295 87390
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1157 87395 88552
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1383 88555 89938
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1899 89940 91839
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1297 91843 93140
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1328 93146 94474
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1461 94476 95937
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1642 95939 97581
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2277 97584 99861
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 361 99907 100268
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 945 100271 101216
InceptionV4/InceptionV4/Mixed_6c/concat CPU 103 101218 101321
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2320 101324 103644
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1235 103651 104886
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1504 104889 106393
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1910 106396 108306
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1159 108344 109503
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1241 109507 110748
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1376 110750 112126
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1961 112128 114089
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2158 114094 116252
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 392 116255 116647
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 950 116649 117599
InceptionV4/InceptionV4/Mixed_6d/concat CPU 101 117601 117702
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2120 117705 119825
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1222 119829 121051
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1497 121054 122551
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2469 122554 125023
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1142 125029 126171
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1231 126174 127405
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1379 127407 128786
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1642 128789 130431
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2276 130434 132710
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 557 132715 133272
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1002 133277 134279
InceptionV4/InceptionV4/Mixed_6e/concat CPU 104 134281 134385
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2250 134387 136637
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1150 136641 137791
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1382 137794 139176
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1888 139180 141068
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1172 141072 142244
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1517 142247 143764
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1396 143768 145164
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2107 145167 147274
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2175 147277 149452
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 360 149455 149815
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 932 149819 150751
InceptionV4/InceptionV4/Mixed_6f/concat CPU 100 150753 150853
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1905 150856 152761
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1450 152764 154214
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1507 154219 155726
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1883 155729 157612
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1367 157616 158983
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1392 159041 160433
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1558 160436 161994
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2069 161996 164065
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1967 164070 166037
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 310 166041 166351
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 862 166353 167215
InceptionV4/InceptionV4/Mixed_6g/concat CPU 101 167224 167325
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1942 167327 169269
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1131 169272 170403
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1383 170406 171789
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2445 171793 174238
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1259 174243 175502
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1392 175506 176898
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1510 176902 178412
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1775 178414 180189
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1869 180191 182060
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 312 182063 182375
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1055 182379 183434
InceptionV4/InceptionV4/Mixed_6h/concat CPU 141 183437 183578
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1312 183582 184894
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 504 184910 185414
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1535 185417 186952
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2316 186955 189271
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3099 189276 192375
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1656 192379 194035
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 121 194041 194162
InceptionV4/InceptionV4/Mixed_7a/concat CPU 32 194166 194198
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 543 194200 194743
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 718 194746 195464
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 421 195466 195887
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 419 195890 196309
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 11 196312 196323
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 700 196325 197025
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 661 197027 197688
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 877 197692 198569
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 510 198574 199084
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 513 199087 199600
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 11 199603 199614
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 108 199616 199724
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 479 199726 200205
InceptionV4/InceptionV4/Mixed_7b/concat CPU 31 200207 200238
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 491 200240 200731
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 690 200733 201423
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 392 201426 201818
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 394 201821 202215
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 202217 202226
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 688 202228 202916
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 962 202919 203881
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 886 203886 204772
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 700 204775 205475
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 638 205477 206115
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 11 206118 206129
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 124 206131 206255
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 560 206257 206817
InceptionV4/InceptionV4/Mixed_7c/concat CPU 32 206818 206850
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 530 206852 207382
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 738 207385 208123
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 437 208125 208562
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 442 208566 209008
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 9 209011 209020
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 740 209021 209761
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 725 209764 210489
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 945 210492 211437
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 554 211441 211995
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 556 211997 212553
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 212556 212568
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 110 212571 212681
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 732 212683 213415
InceptionV4/InceptionV4/Mixed_7d/concat CPU 47 213420 213467
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 49 213468 213517
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 213519 213519
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 213521 213522
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 213523 213523
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 213526 213526
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 213527 213528
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 213530 213530
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 213531 213531
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 213534 213539
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 213542 213544
InceptionV4/Logits/Logits/weights CPU 0 213546 213546
InceptionV4/Logits/Logits/MatMul CPU 3869 213547 217416
InceptionV4/Logits/Logits/biases CPU 1 217423 217424
InceptionV4/Logits/Logits/BiasAdd CPU 10 217425 217435
InceptionV4/Logits/Predictions CPU 7 217438 217445
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 590 1 591
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1840 596 2436
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3358 2444 5802
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 495 5810 6305
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 4778 6310 11088
InceptionV4/InceptionV4/Mixed_3a/concat CPU 299 11096 11395
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1025 11401 12426
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2153 12433 14586
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1220 14592 15812
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2465 15822 18287
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2797 18293 21090
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2180 21094 23274
InceptionV4/InceptionV4/Mixed_4a/concat CPU 448 23282 23730
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6469 23734 30203
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 260 30212 30472
InceptionV4/InceptionV4/Mixed_5a/concat CPU 148 30475 30623
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 764 30625 31389
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 501 31396 31897
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 604 31900 32504
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 508 32507 33015
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 612 33017 33629
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 876 33632 34508
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 801 34512 35313
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 848 35331 36179
InceptionV4/InceptionV4/Mixed_5b/concat CPU 184 36182 36366
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 929 36369 37298
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 648 37302 37950
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 671 37953 38624
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 549 38626 39175
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 645 39177 39822
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 925 39824 40749
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 519 40751 41270
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 783 41273 42056
InceptionV4/InceptionV4/Mixed_5c/concat CPU 168 42061 42229
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 743 42233 42976
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 500 42981 43481
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 602 43483 44085
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 44087 44596
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 818 44598 45416
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1031 45427 46458
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 500 46461 46961
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 730 46964 47694
InceptionV4/InceptionV4/Mixed_5d/concat CPU 170 47697 47867
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 754 47870 48624
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 495 48628 49123
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 608 49167 49775
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 49778 50287
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 603 50289 50892
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 871 50894 51765
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 499 51768 52267
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 730 52270 53000
InceptionV4/InceptionV4/Mixed_5e/concat CPU 171 53003 53174
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8027 53176 61203
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1606 61211 62817
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4578 62822 67400
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2665 67408 70073
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 145 70078 70223
InceptionV4/InceptionV4/Mixed_6a/concat CPU 93 70227 70320
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1996 70323 72319
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1186 72322 73508
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1600 73510 75110
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1984 75115 77099
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1581 77106 78687
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1396 78690 80086
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1556 80089 81645
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1790 81652 83442
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2570 83445 86015
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 321 86020 86341
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 890 86344 87234
InceptionV4/InceptionV4/Mixed_6b/concat CPU 99 87238 87337
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2042 87340 89382
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1140 89386 90526
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1384 90529 91913
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2308 91915 94223
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1526 94227 95753
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1417 95759 97176
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1522 97179 98701
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1778 98704 100482
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1887 100486 102373
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 314 102413 102727
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 890 102730 103620
InceptionV4/InceptionV4/Mixed_6c/concat CPU 98 103623 103721
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2168 103724 105892
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1128 105899 107027
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1543 107030 108573
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2341 108576 110917
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1286 110962 112248
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1461 112252 113713
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1782 113715 115497
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2005 115522 117527
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1846 117530 119376
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 307 119379 119686
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 884 119688 120572
InceptionV4/InceptionV4/Mixed_6d/concat CPU 99 120575 120674
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1936 120676 122612
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1176 122616 123792
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1673 123795 125468
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2418 125474 127892
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1312 127896 129208
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1457 129212 130669
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1585 130671 132256
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1846 132258 134104
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2143 134107 136250
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 325 136256 136581
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 885 136584 137469
InceptionV4/InceptionV4/Mixed_6e/concat CPU 101 137473 137574
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1951 137577 139528
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1127 139532 140659
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1520 140662 142182
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2267 142185 144452
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1498 144455 145953
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1395 145959 147354
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1487 147357 148844
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1770 148847 150617
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1972 150620 152592
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 334 152596 152930
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 931 152933 153864
InceptionV4/InceptionV4/Mixed_6f/concat CPU 100 153866 153966
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2143 153969 156112
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1191 156118 157309
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1455 157312 158767
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1885 158770 160655
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1415 160658 162073
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1464 162116 163580
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1842 163583 165425
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1935 165432 167367
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2130 167370 169500
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 338 169505 169843
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1021 169845 170866
InceptionV4/InceptionV4/Mixed_6g/concat CPU 169 170877 171046
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2140 171049 173189
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1240 173192 174432
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1572 174435 176007
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1880 176013 177893
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1216 177897 179113
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1529 179116 180645
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1703 180648 182351
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1952 182353 184305
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2533 184308 186841
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 336 186846 187182
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 938 187186 188124
InceptionV4/InceptionV4/Mixed_6h/concat CPU 103 188126 188229
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1205 188232 189437
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 453 189441 189894
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1384 189896 191280
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2129 191282 193411
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3515 193414 196929
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1497 196936 198433
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 122 198438 198560
InceptionV4/InceptionV4/Mixed_7a/concat CPU 33 198564 198597
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 562 198599 199161
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 769 199163 199932
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 455 199935 200390
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 444 200392 200836
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 200838 200848
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 735 200850 201585
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 736 201587 202323
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 981 202326 203307
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 573 203310 203883
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 554 203885 204439
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 11 204442 204453
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 110 204455 204565
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 682 204568 205250
InceptionV4/InceptionV4/Mixed_7b/concat CPU 46 205262 205308
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 729 205309 206038
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 750 206040 206790
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 414 206793 207207
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 389 207210 207599
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 207600 207609
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 766 207610 208376
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 718 208379 209097
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 876 209099 209975
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 508 209979 210487
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 511 210489 211000
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 11 211003 211014
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 158 211016 211174
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 562 211177 211739
InceptionV4/InceptionV4/Mixed_7c/concat CPU 32 211742 211774
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 575 211777 212352
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 742 212355 213097
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 432 213099 213531
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 433 213533 213966
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 8 213968 213976
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 745 213978 214723
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 997 214725 215722
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 963 215728 216691
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 547 216695 217242
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 552 217244 217796
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 11 217798 217809
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 114 217811 217925
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 505 217928 218433
InceptionV4/InceptionV4/Mixed_7d/concat CPU 31 218435 218466
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 29 218468 218497
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 218498 218499
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 218500 218500
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 218502 218502
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 218504 218504
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 218506 218506
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 218507 218507
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 218508 218508
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 218510 218513
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 218514 218516
InceptionV4/Logits/Logits/weights CPU 1 218517 218518
InceptionV4/Logits/Logits/MatMul CPU 3756 218519 222275
InceptionV4/Logits/Logits/biases CPU 1 222281 222282
InceptionV4/Logits/Logits/BiasAdd CPU 11 222283 222294
InceptionV4/Logits/Predictions CPU 7 222296 222303
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 584 1 585
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 2216 590 2806
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3255 2848 6103
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 492 6110 6602
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 4785 6606 11391
InceptionV4/InceptionV4/Mixed_3a/concat CPU 302 11399 11701
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1190 11708 12898
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2220 12906 15126
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1046 15132 16178
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2440 16184 18624
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2779 18629 21408
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2377 21412 23789
InceptionV4/InceptionV4/Mixed_4a/concat CPU 446 23799 24245
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6768 24249 31017
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 275 31024 31299
InceptionV4/InceptionV4/Mixed_5a/concat CPU 155 31303 31458
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1091 31460 32551
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 556 32559 33115
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 683 33118 33801
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 548 33803 34351
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 642 34353 34995
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 920 34996 35916
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 527 35919 36446
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 761 36448 37209
InceptionV4/InceptionV4/Mixed_5b/concat CPU 169 37211 37380
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 744 37382 38126
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 497 38129 38626
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 590 38629 39219
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 39223 39732
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 598 39734 40332
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 864 40334 41198
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 490 41200 41690
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1000 41693 42693
InceptionV4/InceptionV4/Mixed_5c/concat CPU 171 42702 42873
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 761 42877 43638
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 592 43642 44234
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 674 44237 44911
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 511 44914 45425
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 605 45428 46033
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 874 46038 46912
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 493 46915 47408
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 727 47411 48138
InceptionV4/InceptionV4/Mixed_5d/concat CPU 168 48141 48309
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 748 48312 49060
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 493 49063 49556
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 600 49599 50199
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 504 50203 50707
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 596 50709 51305
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1323 51307 52630
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 608 52635 53243
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 817 53248 54065
InceptionV4/InceptionV4/Mixed_5e/concat CPU 171 54069 54240
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7978 54242 62220
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1572 62227 63799
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4126 63806 67932
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2847 67939 70786
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 145 70790 70935
InceptionV4/InceptionV4/Mixed_6a/concat CPU 94 70939 71033
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2377 71036 73413
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1217 73420 74637
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1446 74640 76086
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1961 76089 78050
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1302 78053 79355
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1459 79358 80817
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1919 80818 82737
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2079 82748 84827
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2008 84831 86839
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 315 86842 87157
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 866 87193 88059
InceptionV4/InceptionV4/Mixed_6b/concat CPU 101 88061 88162
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1969 88165 90134
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1274 90138 91412
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1716 91416 93132
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2516 93136 95652
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1268 95657 96925
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1386 96929 98315
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1557 98317 99874
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1852 99877 101729
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2360 101732 104092
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 345 104132 104477
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 912 104481 105393
InceptionV4/InceptionV4/Mixed_6c/concat CPU 100 105395 105495
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1952 105497 107449
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1174 107452 108626
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1394 108628 110022
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2639 110026 112665
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1261 112727 113988
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1475 113991 115466
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1504 115469 116973
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1776 116976 118752
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1985 118755 120740
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 332 120743 121075
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1079 121077 122156
InceptionV4/InceptionV4/Mixed_6d/concat CPU 102 122160 122262
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2126 122266 124392
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1254 124398 125652
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1525 125655 127180
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2339 127183 129522
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1301 129527 130828
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1657 130832 132489
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1659 132497 134156
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1916 134159 136075
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1979 136080 138059
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 331 138062 138393
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 915 138397 139312
InceptionV4/InceptionV4/Mixed_6e/concat CPU 104 139314 139418
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1932 139420 141352
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1378 141356 142734
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1640 142738 144378
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2343 144382 146725
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1276 146729 148005
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1462 148008 149470
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1588 149473 151061
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2094 151064 153158
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2007 153163 155170
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 331 155173 155504
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 905 155507 156412
InceptionV4/InceptionV4/Mixed_6f/concat CPU 100 156414 156514
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1903 156517 158420
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1181 158424 159605
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1558 159607 161165
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2660 161167 163827
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1405 163834 165239
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1401 165275 166676
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1556 166679 168235
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1848 168237 170085
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2295 170089 172384
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 403 172393 172796
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 906 172799 173705
InceptionV4/InceptionV4/Mixed_6g/concat CPU 102 173715 173817
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2167 173819 175986
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1132 175990 177122
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1382 177124 178506
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2251 178509 180760
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1434 180763 182197
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1551 182203 183754
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1618 183757 185375
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1929 185378 187307
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2060 187311 189371
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 352 189374 189726
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 910 189729 190639
InceptionV4/InceptionV4/Mixed_6h/concat CPU 104 190641 190745
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1380 190748 192128
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 789 192134 192923
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1441 192925 194366
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2222 194368 196590
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3202 196594 199796
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1466 199801 201267
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 127 201273 201400
InceptionV4/InceptionV4/Mixed_7a/concat CPU 32 201405 201437
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 751 201438 202189
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 862 202193 203055
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 437 203058 203495
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 447 203498 203945
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 203948 203958
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 740 203960 204700
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 741 204703 205444
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 981 205447 206428
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 577 206432 207009
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 580 207012 207592
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 12 207595 207607
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 111 207609 207720
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 515 207722 208237
InceptionV4/InceptionV4/Mixed_7b/concat CPU 33 208238 208271
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 526 208274 208800
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 696 208802 209498
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 390 209500 209890
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 389 209893 210282
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 210283 210293
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 684 210294 210978
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 656 210981 211637
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1566 211640 213206
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 602 213212 213814
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 814 213818 214632
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 214637 214649
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 112 214651 214763
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 525 214765 215290
InceptionV4/InceptionV4/Mixed_7c/concat CPU 32 215292 215324
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 534 215326 215860
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 736 215862 216598
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 420 216601 217021
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 420 217025 217445
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 217448 217459
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 724 217461 218185
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 706 218188 218894
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 932 218897 219829
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 512 219833 220345
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 512 220348 220860
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 220863 220875
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 107 220877 220984
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 481 220986 221467
InceptionV4/InceptionV4/Mixed_7d/concat CPU 31 221469 221500
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 35 221501 221536
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 221538 221538
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 221539 221540
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 221541 221541
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 221542 221543
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 221544 221544
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 221546 221546
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 221546 221547
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 221548 221552
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 221554 221555
InceptionV4/Logits/Logits/weights CPU 0 221557 221557
InceptionV4/Logits/Logits/MatMul CPU 4228 221558 225786
InceptionV4/Logits/Logits/biases CPU 1 225796 225797
InceptionV4/Logits/Logits/BiasAdd CPU 13 225798 225811
InceptionV4/Logits/Predictions CPU 7 225812 225819
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 585 1 586
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1805 592 2397
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3293 2403 5696
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 718 5705 6423
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 4830 6441 11271
InceptionV4/InceptionV4/Mixed_3a/concat CPU 298 11279 11577
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1024 11583 12607
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2163 12613 14776
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1179 14782 15961
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2874 15975 18849
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3207 18853 22060
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2311 22064 24375
InceptionV4/InceptionV4/Mixed_4a/concat CPU 447 24382 24829
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6755 24833 31588
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 299 31597 31896
InceptionV4/InceptionV4/Mixed_5a/concat CPU 159 31901 32060
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 857 32063 32920
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 551 32925 33476
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 659 33479 34138
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 560 34142 34702
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 663 34704 35367
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1211 35369 36580
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 547 36587 37134
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 811 37138 37949
InceptionV4/InceptionV4/Mixed_5b/concat CPU 171 37952 38123
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 825 38126 38951
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 492 38955 39447
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 594 39450 40044
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 503 40047 40550
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 595 40552 41147
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 865 41150 42015
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 493 42018 42511
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 720 42514 43234
InceptionV4/InceptionV4/Mixed_5c/concat CPU 166 43239 43405
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 743 43409 44152
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 499 44155 44654
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 598 44656 45254
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 753 45257 46010
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 646 46018 46664
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1027 46669 47696
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 602 47700 48302
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 880 48305 49185
InceptionV4/InceptionV4/Mixed_5d/concat CPU 178 49189 49367
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 817 49370 50187
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 548 50190 50738
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 663 50782 51445
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 556 51448 52004
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 667 52006 52673
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 965 52675 53640
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 540 53643 54183
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 804 54186 54990
InceptionV4/InceptionV4/Mixed_5e/concat CPU 170 54993 55163
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8143 55166 63309
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1685 63317 65002
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4523 65007 69530
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2785 69540 72325
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 150 72329 72479
InceptionV4/InceptionV4/Mixed_6a/concat CPU 96 72482 72578
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2056 72580 74636
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1345 74640 75985
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1476 75993 77469
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2091 77473 79564
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1324 79569 80893
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1464 80896 82360
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1632 82363 83995
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2074 84003 86077
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2263 86095 88358
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 338 88361 88699
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 975 88701 89676
InceptionV4/InceptionV4/Mixed_6b/concat CPU 121 89679 89800
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2131 89804 91935
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1186 91939 93125
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1389 93128 94517
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2280 94519 96799
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1352 96806 98158
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1530 98162 99692
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1672 99694 101366
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1954 101368 103322
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2406 103325 105731
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 444 105771 106215
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 988 106217 107205
InceptionV4/InceptionV4/Mixed_6c/concat CPU 111 107207 107318
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2110 107321 109431
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1186 109435 110621
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1389 110624 112013
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2288 112016 114304
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1440 114341 115781
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1497 115786 117283
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1557 117286 118843
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1855 118846 120701
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2031 120705 122736
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 330 122739 123069
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 903 123071 123974
InceptionV4/InceptionV4/Mixed_6d/concat CPU 103 123975 124078
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2243 124081 126324
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1182 126330 127512
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1432 127515 128947
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2395 128951 131346
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1307 131350 132657
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1458 132661 134119
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1835 134122 135957
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2049 135962 138011
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2083 138015 140098
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 341 140102 140443
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 947 140446 141393
InceptionV4/InceptionV4/Mixed_6e/concat CPU 101 141395 141496
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1927 141499 143426
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1175 143430 144605
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1852 144607 146459
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2328 146466 148794
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1253 148799 150052
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1463 150055 151518
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1643 151520 153163
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1925 153166 155091
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2347 155094 157441
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 342 157446 157788
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 970 157791 158761
InceptionV4/InceptionV4/Mixed_6f/concat CPU 104 158763 158867
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2071 158870 160941
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1216 160945 162161
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1491 162163 163654
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2173 163657 165830
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1282 165836 167118
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1294 167157 168451
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1789 168454 170243
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2155 170245 172400
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2287 172404 174691
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 382 174695 175077
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1394 175079 176473
InceptionV4/InceptionV4/Mixed_6g/concat CPU 123 176516 176639
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2236 176642 178878
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1177 178882 180059
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1494 180061 181555
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1908 181557 183465
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1137 183467 184604
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1605 184607 186212
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1725 186216 187941
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1954 187944 189898
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2173 189902 192075
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 362 192079 192441
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 990 192444 193434
InceptionV4/InceptionV4/Mixed_6h/concat CPU 103 193436 193539
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1276 193543 194819
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 513 194822 195335
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1737 195337 197074
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2221 197079 199300
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3305 199304 202609
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1462 202614 204076
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 129 204081 204210
InceptionV4/InceptionV4/Mixed_7a/concat CPU 33 204214 204247
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 553 204249 204802
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 934 204804 205738
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 526 205743 206269
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 434 206272 206706
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 206709 206719
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 750 206721 207471
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 819 207473 208292
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1009 208296 209305
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 511 209309 209820
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 512 209823 210335
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 12 210337 210349
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 109 210350 210459
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 481 210463 210944
InceptionV4/InceptionV4/Mixed_7b/concat CPU 33 210946 210979
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 493 210980 211473
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 697 211474 212171
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 390 212173 212563
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 392 212567 212959
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 212961 212971
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 814 212972 213786
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 817 213789 214606
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1283 214610 215893
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 655 215898 216553
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 585 216556 217141
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 217145 217157
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 115 217159 217274
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 521 217276 217797
InceptionV4/InceptionV4/Mixed_7c/concat CPU 34 217798 217832
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 532 217834 218366
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 738 218370 219108
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 438 219110 219548
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 441 219552 219993
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 219996 220006
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 744 220008 220752
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 732 220755 221487
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 984 221490 222474
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 558 222477 223035
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 548 223038 223586
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 223588 223600
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 119 223603 223722
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 532 223724 224256
InceptionV4/InceptionV4/Mixed_7d/concat CPU 31 224257 224288
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 32 224290 224322
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 224324 224324
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 224325 224326
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 224327 224327
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 224329 224329
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 224330 224330
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 224331 224331
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 224332 224332
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 224334 224338
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 224339 224341
InceptionV4/Logits/Logits/weights CPU 1 224342 224343
InceptionV4/Logits/Logits/MatMul CPU 4103 224344 228447
InceptionV4/Logits/Logits/biases CPU 1 228454 228455
InceptionV4/Logits/Logits/BiasAdd CPU 13 228456 228469
InceptionV4/Logits/Predictions CPU 6 228471 228477
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 587 0 587
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1812 592 2404
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3135 2411 5546
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 497 5553 6050
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 5394 6055 11449
InceptionV4/InceptionV4/Mixed_3a/concat CPU 316 11458 11774
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1116 11780 12896
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2276 12901 15177
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1106 15183 16289
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2865 16296 19161
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2794 19167 21961
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2164 21965 24129
InceptionV4/InceptionV4/Mixed_4a/concat CPU 447 24137 24584
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7131 24587 31718
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 283 31726 32009
InceptionV4/InceptionV4/Mixed_5a/concat CPU 152 32012 32164
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 838 32167 33005
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 549 33010 33559
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 659 33562 34221
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 561 34224 34785
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 663 34787 35450
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1138 35452 36590
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 608 36596 37204
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 768 37207 37975
InceptionV4/InceptionV4/Mixed_5b/concat CPU 175 37978 38153
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 834 38155 38989
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 602 38993 39595
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 605 39598 40203
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 512 40206 40718
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 605 40720 41325
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 943 41328 42271
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 595 42274 42869
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 878 42871 43749
InceptionV4/InceptionV4/Mixed_5c/concat CPU 177 43755 43932
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 833 43935 44768
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 546 44772 45318
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 660 45321 45981
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 730 45983 46713
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 741 46719 47460
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 943 47465 48408
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 521 48412 48933
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 771 48936 49707
InceptionV4/InceptionV4/Mixed_5d/concat CPU 171 49710 49881
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 788 49884 50672
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 493 50675 51168
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 607 51210 51817
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 504 51820 52324
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 605 52327 52932
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 873 52934 53807
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 600 53811 54411
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 874 54415 55289
InceptionV4/InceptionV4/Mixed_5e/concat CPU 175 55292 55467
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8188 55469 63657
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1456 63665 65121
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4714 65126 69840
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2783 69850 72633
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 147 72638 72785
InceptionV4/InceptionV4/Mixed_6a/concat CPU 96 72788 72884
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2089 72886 74975
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1231 74978 76209
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1662 76212 77874
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2086 77879 79965
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1335 79969 81304
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1530 81308 82838
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1610 82840 84450
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1864 84457 86321
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2579 86325 88904
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 354 88909 89263
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 935 89266 90201
InceptionV4/InceptionV4/Mixed_6b/concat CPU 101 90203 90304
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2072 90307 92379
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1203 92384 93587
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1389 93589 94978
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2519 94980 97499
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1328 97506 98834
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1462 98839 100301
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1642 100304 101946
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1958 101948 103906
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2072 103911 105983
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 350 106023 106373
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1140 106376 107516
InceptionV4/InceptionV4/Mixed_6c/concat CPU 108 107519 107627
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2148 107630 109778
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1171 109782 110953
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1395 110956 112351
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2333 112354 114687
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1287 114729 116016
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1796 116020 117816
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1843 117821 119664
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1968 119667 121635
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2067 121639 123706
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 362 123709 124071
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 921 124073 124994
InceptionV4/InceptionV4/Mixed_6d/concat CPU 103 124996 125099
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2288 125102 127390
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1196 127400 128596
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1383 128599 129982
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2314 129984 132298
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1320 132303 133623
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1462 133627 135089
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1840 135092 136932
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2037 136938 138975
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2080 138978 141058
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 343 141061 141404
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 942 141406 142348
InceptionV4/InceptionV4/Mixed_6e/concat CPU 101 142351 142452
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2102 142454 144556
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1245 144561 145806
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1775 145808 147583
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2040 147588 149628
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1174 149631 150805
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1277 150808 152085
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1431 152087 153518
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2111 153521 155632
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2557 155636 158193
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 373 158199 158572
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 968 158574 159542
InceptionV4/InceptionV4/Mixed_6f/concat CPU 103 159544 159647
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2182 159650 161832
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1271 161836 163107
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1558 163110 164668
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2301 164670 166971
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1284 166979 168263
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1339 168301 169640
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1489 169643 171132
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1777 171134 172911
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2342 172915 175257
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 400 175260 175660
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1133 175663 176796
InceptionV4/InceptionV4/Mixed_6g/concat CPU 134 176809 176943
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2352 176949 179301
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1225 179306 180531
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1560 180533 182093
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2120 182096 184216
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1241 184220 185461
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1763 185464 187227
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1618 187235 188853
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1774 188856 190630
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2205 190633 192838
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 335 192841 193176
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 906 193179 194085
InceptionV4/InceptionV4/Mixed_6h/concat CPU 103 194087 194190
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1186 194193 195379
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 477 195382 195859
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1598 195861 197459
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2306 197464 199770
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3530 199776 203306
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1593 203310 204903
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 129 204909 205038
InceptionV4/InceptionV4/Mixed_7a/concat CPU 34 205041 205075
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 573 205077 205650
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 988 205652 206640
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 569 206644 207213
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 495 207216 207711
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 11 207715 207726
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 820 207728 208548
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 824 208551 209375
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 991 209378 210369
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 580 210373 210953
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 580 210955 211535
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 11 211538 211549
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 113 211551 211664
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 517 211666 212183
InceptionV4/InceptionV4/Mixed_7b/concat CPU 33 212185 212218
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 531 212220 212751
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 742 212752 213494
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 439 213497 213936
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 435 213940 214375
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 214377 214387
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 722 214389 215111
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 715 215113 215828
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1286 215831 217117
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 551 217122 217673
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 576 217675 218251
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 218255 218267
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 110 218268 218378
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 504 218380 218884
InceptionV4/InceptionV4/Mixed_7c/concat CPU 33 218885 218918
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 519 218919 219438
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 722 219441 220163
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 418 220165 220583
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 420 220586 221006
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 221009 221020
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 725 221022 221747
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 703 221749 222452
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 941 222455 223396
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 552 223399 223951
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 553 223954 224507
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 11 224509 224520
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 110 224523 224633
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 501 224635 225136
InceptionV4/InceptionV4/Mixed_7d/concat CPU 31 225138 225169
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 33 225170 225203
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 225205 225205
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 225207 225207
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 225208 225208
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 225209 225210
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 225210 225211
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 225212 225212
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 225212 225212
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 225213 225217
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 225218 225220
InceptionV4/Logits/Logits/weights CPU 1 225221 225222
InceptionV4/Logits/Logits/MatMul CPU 4137 225223 229360
InceptionV4/Logits/Logits/biases CPU 1 229367 229368
InceptionV4/Logits/Logits/BiasAdd CPU 14 229369 229383
InceptionV4/Logits/Predictions CPU 7 229386 229393
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 588 1 589
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1815 594 2409
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3133 2415 5548
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 490 5556 6046
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 5667 6052 11719
InceptionV4/InceptionV4/Mixed_3a/concat CPU 305 11730 12035
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1175 12042 13217
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2340 13221 15561
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1351 15568 16919
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2638 16931 19569
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2884 19575 22459
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2173 22462 24635
InceptionV4/InceptionV4/Mixed_4a/concat CPU 446 24644 25090
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7264 25094 32358
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 290 32367 32657
InceptionV4/InceptionV4/Mixed_5a/concat CPU 157 32660 32817
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 869 32819 33688
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 577 33692 34269
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 662 34272 34934
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 560 34938 35498
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 664 35500 36164
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1193 36166 37359
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 544 37365 37909
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 872 37912 38784
InceptionV4/InceptionV4/Mixed_5b/concat CPU 309 38787 39096
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 807 39098 39905
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 529 39910 40439
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 634 40441 41075
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 41077 41586
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 607 41588 42195
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 868 42198 43066
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 556 43069 43625
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 875 43628 44503
InceptionV4/InceptionV4/Mixed_5c/concat CPU 177 44509 44686
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 875 44690 45565
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 546 45568 46114
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 849 46116 46965
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 598 46978 47576
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 691 47580 48271
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 962 48275 49237
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 546 49240 49786
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 799 49788 50587
InceptionV4/InceptionV4/Mixed_5d/concat CPU 169 50592 50761
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 825 50763 51588
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 535 51591 52126
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 601 52170 52771
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 513 52774 53287
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 599 53288 53887
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 865 53889 54754
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 603 54758 55361
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 876 55364 56240
InceptionV4/InceptionV4/Mixed_5e/concat CPU 383 56243 56626
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7970 56632 64602
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1381 64609 65990
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4668 65995 70663
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2944 70671 73615
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 154 73621 73775
InceptionV4/InceptionV4/Mixed_6a/concat CPU 96 73778 73874
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2150 73877 76027
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1451 76029 77480
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1675 77485 79160
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1995 79165 81160
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1337 81165 82502
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1471 82505 83976
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1645 83978 85623
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2208 85632 87840
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2382 87849 90231
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 385 90233 90618
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1003 90622 91625
InceptionV4/InceptionV4/Mixed_6b/concat CPU 122 91628 91750
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2083 91755 93838
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1119 93842 94961
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1735 94964 96699
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2362 96704 99066
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1268 99072 100340
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1389 100343 101732
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1557 101735 103292
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1854 103294 105148
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2324 105190 107514
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 350 107520 107870
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 947 107872 108819
InceptionV4/InceptionV4/Mixed_6c/concat CPU 102 108821 108923
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2100 108926 111026
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1196 111029 112225
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1499 112228 113727
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2204 113730 115934
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1570 115978 117548
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1554 117553 119107
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1661 119110 120771
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1856 120774 122630
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2069 122634 124703
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 350 124706 125056
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 956 125057 126013
InceptionV4/InceptionV4/Mixed_6d/concat CPU 101 126016 126117
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2303 126120 128423
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1203 128429 129632
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1458 129635 131093
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 1950 131096 133046
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1385 133050 134435
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1620 134439 136059
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 2080 136062 138142
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1955 138146 140101
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2118 140104 142222
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 340 142225 142565
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 936 142568 143504
InceptionV4/InceptionV4/Mixed_6e/concat CPU 101 143506 143607
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2081 143610 145691
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1439 145694 147133
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1552 147137 148689
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2034 148693 150727
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1177 150731 151908
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1329 151911 153240
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1488 153242 154730
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2351 154733 157084
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2615 157108 159723
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 402 159726 160128
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 984 160130 161114
InceptionV4/InceptionV4/Mixed_6f/concat CPU 103 161117 161220
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2188 161223 163411
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1265 163414 164679
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1562 164682 166244
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2395 166247 168642
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1320 168651 169971
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1363 170008 171371
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1490 171373 172863
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1869 172866 174735
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2677 174739 177416
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 388 177421 177809
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 997 177811 178808
InceptionV4/InceptionV4/Mixed_6g/concat CPU 106 178818 178924
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2204 178927 181131
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1223 181134 182357
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1567 182360 183927
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2115 183931 186046
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1487 186050 187537
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1359 187542 188901
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1493 188904 190397
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1776 190400 192176
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2422 192179 194601
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 417 194604 195021
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1002 195024 196026
InceptionV4/InceptionV4/Mixed_6h/concat CPU 105 196028 196133
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1518 196136 197654
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 659 197660 198319
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1636 198326 199962
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2394 199965 202359
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3010 202363 205373
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1611 205377 206988
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 167 207021 207188
InceptionV4/InceptionV4/Mixed_7a/concat CPU 31 207192 207223
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 537 207225 207762
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 760 207764 208524
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 421 208526 208947
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 418 208950 209368
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 11 209371 209382
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 717 209383 210100
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 706 210102 210808
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 940 210811 211751
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 554 211755 212309
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 619 212311 212930
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 12 212933 212945
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 132 212947 213079
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 588 213081 213669
InceptionV4/InceptionV4/Mixed_7b/concat CPU 35 213671 213706
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 593 213708 214301
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 800 214303 215103
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 486 215106 215592
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 484 215595 216079
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 216081 216090
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1046 216092 217138
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 822 217145 217967
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 985 217971 218956
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 575 218958 219533
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 582 219536 220118
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 220122 220134
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 113 220136 220249
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 520 220251 220771
InceptionV4/InceptionV4/Mixed_7c/concat CPU 33 220773 220806
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 532 220808 221340
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 739 221343 222082
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 436 222084 222520
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 439 222523 222962
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 222964 222975
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 745 222977 223722
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 735 223725 224460
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 941 224463 225404
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 554 225408 225962
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 743 225964 226707
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 226711 226723
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 110 226726 226836
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 567 226839 227406
InceptionV4/InceptionV4/Mixed_7d/concat CPU 32 227408 227440
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 35 227441 227476
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 227478 227478
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 227479 227480
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 227481 227481
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 227483 227483
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 227484 227484
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 227485 227486
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 227486 227486
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 227488 227492
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 227493 227495
InceptionV4/Logits/Logits/weights CPU 0 227496 227496
InceptionV4/Logits/Logits/MatMul CPU 3797 227498 231295
InceptionV4/Logits/Logits/biases CPU 1 231302 231303
InceptionV4/Logits/Logits/BiasAdd CPU 12 231304 231316
InceptionV4/Logits/Predictions CPU 6 231318 231324
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 596 0 596
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1813 602 2415
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3386 2421 5807
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 492 5815 6307
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 5446 6312 11758
InceptionV4/InceptionV4/Mixed_3a/concat CPU 304 11766 12070
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1126 12077 13203
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2494 13208 15702
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1140 15710 16850
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2461 16858 19319
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3162 19325 22487
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2502 22490 24992
InceptionV4/InceptionV4/Mixed_4a/concat CPU 537 25006 25543
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6704 25547 32251
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 298 32260 32558
InceptionV4/InceptionV4/Mixed_5a/concat CPU 158 32562 32720
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 878 32723 33601
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 576 33605 34181
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 949 34184 35133
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 593 35145 35738
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 700 35741 36441
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1149 36444 37593
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 558 37598 38156
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 805 38158 38963
InceptionV4/InceptionV4/Mixed_5b/concat CPU 170 38966 39136
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 777 39138 39915
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 496 39919 40415
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 596 40417 41013
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 501 41016 41517
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 603 41520 42123
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1033 42126 43159
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 595 43162 43757
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1333 43760 45093
InceptionV4/InceptionV4/Mixed_5c/concat CPU 263 45106 45369
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 846 45373 46219
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 543 46222 46765
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 664 46768 47432
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 560 47435 47995
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 648 47998 48646
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 922 48651 49573
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 526 49576 50102
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 772 50105 50877
InceptionV4/InceptionV4/Mixed_5d/concat CPU 168 50881 51049
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 772 51051 51823
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 493 51827 52320
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 601 52362 52963
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 508 52967 53475
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 601 53477 54078
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1243 54079 55322
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 592 55328 55920
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 902 55924 56826
InceptionV4/InceptionV4/Mixed_5e/concat CPU 174 56829 57003
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8229 57006 65235
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1567 65243 66810
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3862 66816 70678
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 3100 70686 73786
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 157 73791 73948
InceptionV4/InceptionV4/Mixed_6a/concat CPU 98 73952 74050
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2453 74052 76505
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1279 76510 77789
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1566 77792 79358
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2126 79363 81489
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1252 81493 82745
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1372 82747 84119
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1762 84121 85883
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1947 85893 87840
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1965 87844 89809
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 429 89812 90241
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 917 90244 91161
InceptionV4/InceptionV4/Mixed_6b/concat CPU 123 91163 91286
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2060 91291 93351
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1397 93356 94753
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1791 94760 96551
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2323 96555 98878
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1280 98884 100164
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1465 100168 101633
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1643 101635 103278
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2236 103280 105516
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2205 105556 107761
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 352 107765 108117
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 928 108120 109048
InceptionV4/InceptionV4/Mixed_6c/concat CPU 102 109050 109152
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2130 109155 111285
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1235 111288 112523
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1564 112526 114090
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2395 114094 116489
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1224 116532 117756
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1394 117759 119153
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1555 119156 120711
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1857 120714 122571
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2378 122575 124953
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 510 124962 125472
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1117 125474 126591
InceptionV4/InceptionV4/Mixed_6d/concat CPU 109 126593 126702
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2413 126705 129118
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1284 129122 130406
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1647 130409 132056
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2134 132060 134194
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1457 134198 135655
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1500 135660 137160
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1641 137162 138803
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1850 138805 140655
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2061 140660 142721
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 344 142725 143069
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 931 143072 144003
InceptionV4/InceptionV4/Mixed_6e/concat CPU 100 144004 144104
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2361 144107 146468
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1221 146473 147694
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1496 147697 149193
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2257 149197 151454
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1396 151459 152855
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1860 152857 154717
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1926 154722 156648
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2028 156652 158680
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2140 158685 160825
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 343 160828 161171
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 918 161174 162092
InceptionV4/InceptionV4/Mixed_6f/concat CPU 104 162094 162198
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2078 162202 164280
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1453 164284 165737
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1630 165743 167373
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2125 167376 169501
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1229 169506 170735
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1338 170775 172113
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1489 172116 173605
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2365 173607 175972
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2446 175978 178424
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 396 178428 178824
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1026 178827 179853
InceptionV4/InceptionV4/Mixed_6g/concat CPU 109 179863 179972
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2218 179975 182193
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1273 182196 183469
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1845 183473 185318
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2122 185324 187446
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1212 187450 188662
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1330 188665 189995
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1540 189998 191538
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2176 191541 193717
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2687 193721 196408
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 415 196412 196827
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1016 196830 197846
InceptionV4/InceptionV4/Mixed_6h/concat CPU 104 197848 197952
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1316 197955 199271
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 543 199274 199817
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1546 199819 201365
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2388 201367 203755
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3274 203760 207034
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1458 207039 208497
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 140 208503 208643
InceptionV4/InceptionV4/Mixed_7a/concat CPU 42 208649 208691
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 598 208693 209291
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 715 209293 210008
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 421 210010 210431
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 421 210434 210855
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 9 210858 210867
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 719 210868 211587
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 708 211589 212297
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 939 212301 213240
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 608 213245 213853
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 856 213855 214711
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 13 214716 214729
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 137 214731 214868
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 607 214871 215478
InceptionV4/InceptionV4/Mixed_7b/concat CPU 34 215480 215514
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 572 215517 216089
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 802 216091 216893
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 481 216897 217378
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 486 217381 217867
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 217869 217878
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 800 217881 218681
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 745 218684 219429
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 979 219432 220411
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 576 220413 220989
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 578 220991 221569
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 221573 221585
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 112 221586 221698
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 516 221700 222216
InceptionV4/InceptionV4/Mixed_7c/concat CPU 32 222218 222250
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 531 222252 222783
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 744 222786 223530
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 435 223533 223968
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 436 223971 224407
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 224410 224420
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 971 224423 225394
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 767 225399 226166
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 980 226170 227150
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 573 227154 227727
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 580 227730 228310
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 228312 228324
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 113 228326 228439
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 516 228441 228957
InceptionV4/InceptionV4/Mixed_7d/concat CPU 31 228959 228990
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 35 228991 229026
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 229030 229030
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 229031 229032
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 229033 229033
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 229035 229035
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 229037 229037
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 229038 229038
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 229039 229039
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 229040 229044
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 229046 229048
InceptionV4/Logits/Logits/weights CPU 0 229049 229049
InceptionV4/Logits/Logits/MatMul CPU 3748 229050 232798
InceptionV4/Logits/Logits/biases CPU 1 232803 232804
InceptionV4/Logits/Logits/BiasAdd CPU 11 232805 232816
InceptionV4/Logits/Predictions CPU 7 232819 232826
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 587 1 588
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 2047 593 2640
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3218 2649 5867
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 478 5874 6352
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 5772 6358 12130
InceptionV4/InceptionV4/Mixed_3a/concat CPU 338 12142 12480
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1247 12485 13732
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2395 13738 16133
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1145 16139 17284
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2440 17291 19731
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3054 19735 22789
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2399 22796 25195
InceptionV4/InceptionV4/Mixed_4a/concat CPU 439 25203 25642
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7132 25647 32779
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 281 32786 33067
InceptionV4/InceptionV4/Mixed_5a/concat CPU 153 33072 33225
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 817 33227 34044
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 499 34050 34549
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 596 34551 35147
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 35151 35660
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 612 35662 36274
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 945 36277 37222
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 551 37224 37775
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 880 37779 38659
InceptionV4/InceptionV4/Mixed_5b/concat CPU 176 38663 38839
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 981 38842 39823
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 766 39826 40592
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 968 40601 41569
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 600 41574 42174
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 791 42178 42969
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1055 42971 44026
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 570 44029 44599
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 814 44602 45416
InceptionV4/InceptionV4/Mixed_5c/concat CPU 174 45423 45597
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 841 45599 46440
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 534 46445 46979
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 605 46981 47586
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 516 47590 48106
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 614 48108 48722
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 871 48726 49597
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 602 49599 50201
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1039 50204 51243
InceptionV4/InceptionV4/Mixed_5d/concat CPU 179 51247 51426
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 951 51436 52387
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 607 52391 52998
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 674 53035 53709
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 564 53711 54275
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 667 54278 54945
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 965 54948 55913
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 548 55916 56464
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 814 56467 57281
InceptionV4/InceptionV4/Mixed_5e/concat CPU 174 57284 57458
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8511 57460 65971
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1761 65980 67741
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4713 67744 72457
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2770 72467 75237
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 146 75243 75389
InceptionV4/InceptionV4/Mixed_6a/concat CPU 93 75393 75486
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2092 75488 77580
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1206 77584 78790
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1499 78792 80291
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2412 80295 82707
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1260 82711 83971
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1381 83975 85356
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1766 85358 87124
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2163 87133 89296
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2865 89299 92164
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 455 92169 92624
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 966 92627 93593
InceptionV4/InceptionV4/Mixed_6b/concat CPU 191 93597 93788
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2213 93791 96004
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1256 96009 97265
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1561 97268 98829
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2131 98832 100963
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1406 100966 102372
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1421 102378 103799
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1497 103802 105299
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1969 105302 107271
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2435 107274 109709
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 399 109753 110152
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1202 110155 111357
InceptionV4/InceptionV4/Mixed_6c/concat CPU 111 111361 111472
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2362 111474 113836
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1277 113840 115117
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1602 115120 116722
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2132 116764 118896
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1200 118899 120099
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1671 120103 121774
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1515 121779 123294
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1780 123298 125078
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2211 125081 127292
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 398 127295 127693
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1043 127695 128738
InceptionV4/InceptionV4/Mixed_6d/concat CPU 109 128741 128850
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2663 128852 131515
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1380 131521 132901
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1836 132904 134740
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2131 134744 136875
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1251 136878 138129
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1338 138134 139472
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1488 139475 140963
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2058 140966 143024
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2058 143028 145086
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 374 145090 145464
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1022 145467 146489
InceptionV4/InceptionV4/Mixed_6e/concat CPU 109 146492 146601
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2374 146602 148976
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1375 148981 150356
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1917 150359 152276
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2318 152282 154600
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1278 154604 155882
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1444 155886 157330
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1555 157333 158888
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1846 158891 160737
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2310 160740 163050
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 408 163056 163464
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1055 163472 164527
InceptionV4/InceptionV4/Mixed_6f/concat CPU 103 164533 164636
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2024 164638 166662
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1194 166667 167861
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1568 167864 169432
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2732 169435 172167
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1407 172172 173579
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1568 173627 175195
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1554 175198 176752
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1852 176754 178606
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2064 178610 180674
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 527 180678 181205
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1022 181209 182231
InceptionV4/InceptionV4/Mixed_6g/concat CPU 103 182242 182345
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2194 182347 184541
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1242 184546 185788
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1561 185791 187352
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2117 187356 189473
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1232 189475 190707
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1628 190711 192339
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1660 192344 194004
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1961 194008 195969
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2428 195972 198400
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 394 198403 198797
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1030 198800 199830
InceptionV4/InceptionV4/Mixed_6h/concat CPU 109 199833 199942
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1496 199944 201440
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 619 201447 202066
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1667 202069 203736
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2452 203739 206191
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3010 206195 209205
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1397 209209 210606
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 127 210611 210738
InceptionV4/InceptionV4/Mixed_7a/concat CPU 31 210743 210774
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 714 210775 211489
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 878 211497 212375
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 448 212378 212826
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 433 212830 213263
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 213265 213275
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 798 213278 214076
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 737 214078 214815
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 939 214819 215758
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 554 215760 216314
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 557 216317 216874
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 12 216876 216888
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 111 216890 217001
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 505 217003 217508
InceptionV4/InceptionV4/Mixed_7b/concat CPU 31 217511 217542
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 517 217544 218061
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 735 218063 218798
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 420 218800 219220
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 420 219223 219643
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 219645 219654
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 815 219656 220471
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 1159 220473 221632
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1134 221666 222800
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 641 222804 223445
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 640 223448 224088
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 224090 224102
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 126 224104 224230
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 561 224232 224793
InceptionV4/InceptionV4/Mixed_7c/concat CPU 32 224795 224827
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 543 224829 225372
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 746 225375 226121
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 437 226124 226561
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 436 226564 227000
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 9 227002 227011
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 749 227013 227762
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 739 227764 228503
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 983 228507 229490
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 576 229493 230069
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 580 230071 230651
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 230653 230665
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 116 230668 230784
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 695 230785 231480
InceptionV4/InceptionV4/Mixed_7d/concat CPU 46 231486 231532
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 40 231535 231575
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 231576 231577
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 231579 231579
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 231580 231581
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 231584 231584
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 231587 231588
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 231589 231589
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 231590 231590
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 231593 231597
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 231600 231602
InceptionV4/Logits/Logits/weights CPU 0 231604 231604
InceptionV4/Logits/Logits/MatMul CPU 3860 231605 235465
InceptionV4/Logits/Logits/biases CPU 1 235471 235472
InceptionV4/Logits/Logits/BiasAdd CPU 23 235473 235496
InceptionV4/Logits/Predictions CPU 8 235499 235507
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 586 1 587
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 1799 592 2391
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 3771 2398 6169
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 589 6179 6768
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D CPU 5550 6773 12323
InceptionV4/InceptionV4/Mixed_3a/concat CPU 308 12335 12643
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1161 12647 13808
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 2566 13813 16379
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1322 16387 17709
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2522 17717 20239
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3071 20242 23313
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 2585 23318 25903
InceptionV4/InceptionV4/Mixed_4a/concat CPU 458 25913 26371
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6864 26377 33241
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 305 33247 33552
InceptionV4/InceptionV4/Mixed_5a/concat CPU 159 33558 33717
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 882 33720 34602
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 772 34609 35381
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 775 35389 36164
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 600 36169 36769
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 701 36772 37473
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1003 37477 38480
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 574 38482 39056
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 846 39060 39906
InceptionV4/InceptionV4/Mixed_5b/concat CPU 172 39910 40082
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 853 40085 40938
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 555 40940 41495
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 661 41498 42159
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 558 42161 42719
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 664 42722 43386
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 934 43388 44322
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 524 44324 44848
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1018 44851 45869
InceptionV4/InceptionV4/Mixed_5c/concat CPU 169 45878 46047
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 829 46049 46878
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 527 46882 47409
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 600 47412 48012
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 509 48015 48524
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 609 48526 49135
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 874 49139 50013
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 590 50016 50606
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 879 50610 51489
InceptionV4/InceptionV4/Mixed_5d/concat CPU 178 51492 51670
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 879 51672 52551
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 577 52554 53131
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 693 53175 53868
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 588 53871 54459
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 920 54461 55381
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 1179 55388 56567
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 545 56571 57116
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 810 57119 57929
InceptionV4/InceptionV4/Mixed_5e/concat CPU 171 57932 58103
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8673 58106 66779
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1698 66787 68485
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 4323 68488 72811
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 3058 72819 75877
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 155 75883 76038
InceptionV4/InceptionV4/Mixed_6a/concat CPU 101 76041 76142
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2089 76144 78233
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1215 78236 79451
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1498 79454 80952
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2187 80956 83143
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1388 83146 84534
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1872 84537 86409
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1833 86415 88248
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2047 88257 90304
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2151 90307 92458
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 343 92462 92805
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 911 92809 93720
InceptionV4/InceptionV4/Mixed_6b/concat CPU 122 93723 93845
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2553 93848 96401
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1283 96410 97693
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1592 97698 99290
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2047 99294 101341
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1215 101344 102559
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1399 102563 103962
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D CPU 2081 103964 106045
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2097 106051 108148
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2261 108150 110411
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 358 110452 110810
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 959 110812 111771
InceptionV4/InceptionV4/Mixed_6c/concat CPU 104 111774 111878
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2153 111881 114034
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1414 114037 115451
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1703 115460 117163
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2123 117214 119337
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1196 119340 120536
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1505 120540 122045
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1829 122048 123877
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2415 123880 126295
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2408 126307 128715
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 356 128720 129076
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 961 129078 130039
InceptionV4/InceptionV4/Mixed_6d/concat CPU 105 130042 130147
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2155 130149 132304
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1224 132309 133533
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1723 133536 135259
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2210 135265 137475
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1217 137478 138695
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1327 138700 140027
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1488 140030 141518
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D CPU 2136 141520 143656
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2711 143659 146370
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 404 146377 146781
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1228 146784 148012
InceptionV4/InceptionV4/Mixed_6e/concat CPU 112 148021 148133
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2196 148135 150331
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1280 150336 151616
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1561 151618 153179
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2395 153183 155578
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1265 155591 156856
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1389 156860 158249
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1555 158252 159807
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1852 159810 161662
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2366 161665 164031
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 450 164034 164484
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1236 164487 165723
InceptionV4/InceptionV4/Mixed_6f/concat CPU 109 165728 165837
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2397 165839 168236
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1303 168241 169544
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1644 169546 171190
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2120 171193 173313
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1245 173316 174561
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1668 174602 176270
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1559 176277 177836
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1851 177840 179691
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D CPU 2141 179693 181834
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 450 181839 182289
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1049 182292 183341
InceptionV4/InceptionV4/Mixed_6g/concat CPU 109 183351 183460
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2690 183462 186152
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1292 186159 187451
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 1648 187455 189103
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 2133 189107 191240
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1248 191243 192491
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D CPU 1341 192495 193836
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D CPU 1779 193838 195617
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D CPU 1954 195622 197576
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D CPU 1999 197589 199588
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 402 199592 199994
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1053 199997 201050
InceptionV4/InceptionV4/Mixed_6h/concat CPU 109 201054 201163
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1385 201165 202550
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 598 202554 203152
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1683 203154 204837
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2858 204839 207697
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3188 207702 210890
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 1415 210895 212310
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 122 212315 212437
InceptionV4/InceptionV4/Mixed_7a/concat CPU 32 212441 212473
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 537 212474 213011
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 734 213013 213747
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 439 213749 214188
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 438 214193 214631
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 214633 214643
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1017 214645 215662
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D CPU 754 215667 216421
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1059 216425 217484
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D CPU 575 217486 218061
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D CPU 579 218064 218643
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat CPU 11 218647 218658
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 113 218661 218774
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 515 218776 219291
InceptionV4/InceptionV4/Mixed_7b/concat CPU 32 219294 219326
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 532 219327 219859
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 744 219861 220605
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 438 220608 221046
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 444 221050 221494
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 221496 221506
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 739 221508 222247
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D CPU 746 222249 222995
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D CPU 979 223000 223979
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D CPU 577 223982 224559
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D CPU 752 224562 225314
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat CPU 12 225319 225331
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 326 225334 225660
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 502 225662 226164
InceptionV4/InceptionV4/Mixed_7c/concat CPU 33 226166 226199
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 534 226200 226734
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 724 226736 227460
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 423 227461 227884
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 423 227888 228311
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 228312 228322
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 724 228324 229048
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D CPU 706 229051 229757
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D CPU 1060 229761 230821
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D CPU 676 230824 231500
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D CPU 677 231503 232180
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat CPU 12 232182 232194
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 131 232198 232329
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 587 232331 232918
InceptionV4/InceptionV4/Mixed_7d/concat CPU 33 232920 232953
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 36 232955 232991
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 232994 232994
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 232995 232995
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 232997 232997
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 232999 232999
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 233001 233001
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 233002 233003
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 233003 233004
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 233005 233009
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 233011 233013
InceptionV4/Logits/Logits/weights CPU 0 233014 233014
InceptionV4/Logits/Logits/MatMul CPU 4145 233015 237160
InceptionV4/Logits/Logits/biases CPU 1 237169 237170
InceptionV4/Logits/Logits/BiasAdd CPU 13 237172 237185
InceptionV4/Logits/Predictions CPU 7 237187 237194
