Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Nov 17 22:28:59 2025
| Host         : leo-virtual-machine running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Dec_Add_Sub_CNTR_timing_summary_routed.rpt -pb Dec_Add_Sub_CNTR_timing_summary_routed.pb -rpx Dec_Add_Sub_CNTR_timing_summary_routed.rpx -warn_on_violation
| Design       : Dec_Add_Sub_CNTR
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 4.324ns (59.212%)  route 2.979ns (40.788%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Count_reg[2]/Q
                         net (fo=7, routed)           0.898     1.354    Count_OBUF[2]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.152     1.506 r  GC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.081     3.587    GC_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.716     7.303 r  GC_OBUF_inst/O
                         net (fo=0)                   0.000     7.303    GC
    U15                                                               r  GC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 4.089ns (61.414%)  route 2.569ns (38.586%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Count_reg[2]/Q
                         net (fo=7, routed)           0.898     1.354    Count_OBUF[2]
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.124     1.478 r  GS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     3.149    GS_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     6.657 r  GS_OBUF_inst/O
                         net (fo=0)                   0.000     6.657    GS
    W18                                                               r  GS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.539ns  (logic 3.986ns (60.957%)  route 2.553ns (39.043%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  Count_reg[1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Count_reg[1]/Q
                         net (fo=7, routed)           2.553     3.009    Count_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.539 r  Count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.539    Count[1]
    E19                                                               r  Count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 3.961ns (65.158%)  route 2.118ns (34.842%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Count_reg[0]/Q
                         net (fo=7, routed)           2.118     2.574    Count_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.079 r  Count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.079    Count[0]
    U16                                                               r  Count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.957ns (67.683%)  route 1.889ns (32.317%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Count_reg[2]/Q
                         net (fo=7, routed)           1.889     2.345    Count_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.846 r  Count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.846    Count[2]
    U19                                                               r  Count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 3.965ns (68.354%)  route 1.836ns (31.646%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  Count_reg[3]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Count_reg[3]/Q
                         net (fo=7, routed)           1.836     2.292    Count_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.801 r  Count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.801    Count[3]
    V19                                                               r  Count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up_Down
                            (input port)
  Destination:            Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 1.810ns (31.674%)  route 3.904ns (68.326%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  Up_Down (IN)
                         net (fo=0)                   0.000     0.000    Up_Down
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  Up_Down_IBUF_inst/O
                         net (fo=6, routed)           3.904     5.372    Up_Down_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.496 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.000     5.496    Count[0]_i_3_n_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I1_O)      0.217     5.713 r  Count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.713    next_count[0]
    SLICE_X0Y16          FDCE                                         r  Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up_Down
                            (input port)
  Destination:            Count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.555ns  (logic 1.831ns (32.954%)  route 3.725ns (67.046%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  Up_Down (IN)
                         net (fo=0)                   0.000     0.000    Up_Down
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  Up_Down_IBUF_inst/O
                         net (fo=6, routed)           3.725     5.193    Up_Down_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  Count[2]_i_2/O
                         net (fo=1, routed)           0.000     5.317    Count[2]_i_2_n_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I0_O)      0.238     5.555 r  Count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.555    next_count[2]
    SLICE_X0Y16          FDCE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up_Down
                            (input port)
  Destination:            Count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.504ns  (logic 1.838ns (33.390%)  route 3.666ns (66.610%))
  Logic Levels:           3  (IBUF=1 LUT4=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  Up_Down (IN)
                         net (fo=0)                   0.000     0.000    Up_Down
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  Up_Down_IBUF_inst/O
                         net (fo=6, routed)           3.666     5.135    Up_Down_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.124     5.259 r  Count[3]_i_3/O
                         net (fo=1, routed)           0.000     5.259    Count[3]_i_3_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     5.504 r  Count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.504    next_count[3]
    SLICE_X0Y17          FDCE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up_Down
                            (input port)
  Destination:            Count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 1.805ns (33.016%)  route 3.661ns (66.984%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  Up_Down (IN)
                         net (fo=0)                   0.000     0.000    Up_Down
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  Up_Down_IBUF_inst/O
                         net (fo=6, routed)           3.661     5.130    Up_Down_IBUF
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     5.254 r  Count[1]_i_2/O
                         net (fo=1, routed)           0.000     5.254    Count[1]_i_2_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.212     5.466 r  Count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.466    next_count[1]
    SLICE_X0Y17          FDCE                                         r  Count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.248ns (62.201%)  route 0.151ns (37.799%))
  Logic Levels:           3  (FDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Count_reg[2]/Q
                         net (fo=7, routed)           0.151     0.292    Count_OBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.337 r  Count[1]_i_2/O
                         net (fo=1, routed)           0.000     0.337    Count[1]_i_2_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     0.399 r  Count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    next_count[1]
    SLICE_X0Y17          FDCE                                         r  Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.257ns (59.896%)  route 0.172ns (40.104%))
  Logic Levels:           3  (FDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Count_reg[2]/Q
                         net (fo=7, routed)           0.172     0.313    Count_OBUF[2]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  Count[2]_i_2/O
                         net (fo=1, routed)           0.000     0.358    Count[2]_i_2_n_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I0_O)      0.071     0.429 r  Count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.429    next_count[2]
    SLICE_X0Y16          FDCE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.248ns (55.752%)  route 0.197ns (44.248%))
  Logic Levels:           3  (FDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  Count_reg[1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Count_reg[1]/Q
                         net (fo=7, routed)           0.197     0.338    Count_OBUF[1]
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.383 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.383    Count[0]_i_2_n_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I0_O)      0.062     0.445 r  Count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    next_count[0]
    SLICE_X0Y16          FDCE                                         r  Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.257ns (52.737%)  route 0.230ns (47.263%))
  Logic Levels:           3  (FDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Count_reg[2]/Q
                         net (fo=7, routed)           0.230     0.371    Count_OBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.416 r  Count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.416    Count[3]_i_2_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.071     0.487 r  Count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.487    next_count[3]
    SLICE_X0Y17          FDCE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            Count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.472ns  (logic 0.221ns (15.010%)  route 1.251ns (84.990%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  R_IBUF_inst/O
                         net (fo=4, routed)           1.251     1.472    R_IBUF
    SLICE_X0Y16          FDCE                                         f  Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            Count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.472ns  (logic 0.221ns (15.010%)  route 1.251ns (84.990%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  R_IBUF_inst/O
                         net (fo=4, routed)           1.251     1.472    R_IBUF
    SLICE_X0Y16          FDCE                                         f  Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            Count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.473ns  (logic 0.221ns (15.000%)  route 1.252ns (85.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  R_IBUF_inst/O
                         net (fo=4, routed)           1.252     1.473    R_IBUF
    SLICE_X0Y17          FDCE                                         f  Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            Count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.473ns  (logic 0.221ns (15.000%)  route 1.252ns (85.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  R_IBUF_inst/O
                         net (fo=4, routed)           1.252     1.473    R_IBUF
    SLICE_X0Y17          FDCE                                         f  Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.351ns (76.428%)  route 0.417ns (23.572%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  Count_reg[3]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Count_reg[3]/Q
                         net (fo=7, routed)           0.417     0.558    Count_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.768 r  Count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.768    Count[3]
    V19                                                               r  Count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.343ns (75.564%)  route 0.434ns (24.436%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  Count_reg[2]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Count_reg[2]/Q
                         net (fo=7, routed)           0.434     0.575    Count_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.777 r  Count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.777    Count[2]
    U19                                                               r  Count[2] (OUT)
  -------------------------------------------------------------------    -------------------





