 ADDV←{ ⍝ 256-bit ADD
     s1←⍺≠⍵
     c1←⍺∧⍵
     OVF256V[0]←⊃c1
     c1←SHL c1
     s1←s0+c0
     c1←s1≥2
     OVF256V[0]←⊃c1
     c1←SHL c1
     s1←(s1<2)×s1
     s2←s1+c1
     c2←s2≥2
     OVF256V[1]←⊃c2
     c2←SHL c2
     s2←(s2<2)×s2
     s3←s2+c2
     c3←s3≥2
     OVF256V[2]←⊃c3
     c3←SHL c3
     s3←(s3<2)×s3
     s4←s3+c3
     c4←s4≥2
     OVF256V[3]←⊃c4
     c4←SHL c4
     s4←(s4<2)×s4
     s5←s4+c4
     c5←s5≥2
     OVF256V[4]←⊃c5
     c5←SHL c5
     s5←(s5<2)×s5
     s6←s5+c5
     c6←s6≥2
     OVF256V[5]←⊃c6
     c6←SHL c6
     s6←(s6<2)×s6
     s7←s6+c6
     c7←s7≥2
     OVF256V[6]←⊃c7
     c7←SHL c7
     s7←(s7<2)×s7
     s8←s7+c7
     c8←s8≥2
     OVF256V[7]←⊃c8
     c8←SHL c8
     s8←(s8<2)×s8
     s9←s8+c8
     c9←s9≥2
     OVF256V[8]←⊃c9
     c9←SHL c9
     s9←(s9<2)×s9
     s10←s9+c9
     c10←s10≥2
     OVF256V[9]←⊃c10
     c10←SHL c10
     s10←(s10<2)×s10
     s11←s10+c10
     c11←s11≥2
     OVF256V[10]←⊃c11
     c11←SHL c11
     s11←(s11<2)×s11
     s12←s11+c11
     c12←s12≥2
     OVF256V[11]←⊃c12
     c12←SHL c12
     s12←(s12<2)×s12
     s13←s12+c12
     c13←s13≥2
     OVF256V[12]←⊃c13
     c13←SHL c13
     s13←(s13<2)×s13
     s14←s13+c13
     c14←s14≥2
     OVF256V[13]←⊃c14
     c14←SHL c14
     s14←(s14<2)×s14
     s15←s14+c14
     c15←s15≥2
     OVF256V[14]←⊃c15
     c15←SHL c15
     s15←(s15<2)×s15
     s16←s15+c15
     c16←s16≥2
     OVF256V[15]←⊃c16
     c16←SHL c16
     s16←(s16<2)×s16
     s17←s16+c16
     c17←s17≥2
     OVF256V[16]←⊃c17
     c17←SHL c17
     s17←(s17<2)×s17
     s18←s17+c17
     c18←s18≥2
     OVF256V[17]←⊃c18
     c18←SHL c18
     s18←(s18<2)×s18
     s19←s18+c18
     c19←s19≥2
     OVF256V[18]←⊃c19
     c19←SHL c19
     s19←(s19<2)×s19
     s20←s19+c19
     c20←s20≥2
     OVF256V[19]←⊃c20
     c20←SHL c20
     s20←(s20<2)×s20
     s21←s20+c20
     c21←s21≥2
     OVF256V[20]←⊃c21
     c21←SHL c21
     s21←(s21<2)×s21
     s22←s21+c21
     c22←s22≥2
     OVF256V[21]←⊃c22
     c22←SHL c22
     s22←(s22<2)×s22
     s23←s22+c22
     c23←s23≥2
     OVF256V[22]←⊃c23
     c23←SHL c23
     s23←(s23<2)×s23
     s24←s23+c23
     c24←s24≥2
     OVF256V[23]←⊃c24
     c24←SHL c24
     s24←(s24<2)×s24
     s25←s24+c24
     c25←s25≥2
     OVF256V[24]←⊃c25
     c25←SHL c25
     s25←(s25<2)×s25
     s26←s25+c25
     c26←s26≥2
     OVF256V[25]←⊃c26
     c26←SHL c26
     s26←(s26<2)×s26
     s27←s26+c26
     c27←s27≥2
     OVF256V[26]←⊃c27
     c27←SHL c27
     s27←(s27<2)×s27
     s28←s27+c27
     c28←s28≥2
     OVF256V[27]←⊃c28
     c28←SHL c28
     s28←(s28<2)×s28
     s29←s28+c28
     c29←s29≥2
     OVF256V[28]←⊃c29
     c29←SHL c29
     s29←(s29<2)×s29
     s30←s29+c29
     c30←s30≥2
     OVF256V[29]←⊃c30
     c30←SHL c30
     s30←(s30<2)×s30
     s31←s30+c30
     c31←s31≥2
     OVF256V[30]←⊃c31
     c31←SHL c31
     s31←(s31<2)×s31
     s32←s31+c31
     c32←s32≥2
     OVF256V[31]←⊃c32
     c32←SHL c32
     s32←(s32<2)×s32
     s33←s32+c32
     c33←s33≥2
     OVF256V[32]←⊃c33
     c33←SHL c33
     s33←(s33<2)×s33
     s34←s33+c33
     c34←s34≥2
     OVF256V[33]←⊃c34
     c34←SHL c34
     s34←(s34<2)×s34
     s35←s34+c34
     c35←s35≥2
     OVF256V[34]←⊃c35
     c35←SHL c35
     s35←(s35<2)×s35
     s36←s35+c35
     c36←s36≥2
     OVF256V[35]←⊃c36
     c36←SHL c36
     s36←(s36<2)×s36
     s37←s36+c36
     c37←s37≥2
     OVF256V[36]←⊃c37
     c37←SHL c37
     s37←(s37<2)×s37
     s38←s37+c37
     c38←s38≥2
     OVF256V[37]←⊃c38
     c38←SHL c38
     s38←(s38<2)×s38
     s39←s38+c38
     c39←s39≥2
     OVF256V[38]←⊃c39
     c39←SHL c39
     s39←(s39<2)×s39
     s40←s39+c39
     c40←s40≥2
     OVF256V[39]←⊃c40
     c40←SHL c40
     s40←(s40<2)×s40
     s41←s40+c40
     c41←s41≥2
     OVF256V[40]←⊃c41
     c41←SHL c41
     s41←(s41<2)×s41
     s42←s41+c41
     c42←s42≥2
     OVF256V[41]←⊃c42
     c42←SHL c42
     s42←(s42<2)×s42
     s43←s42+c42
     c43←s43≥2
     OVF256V[42]←⊃c43
     c43←SHL c43
     s43←(s43<2)×s43
     s44←s43+c43
     c44←s44≥2
     OVF256V[43]←⊃c44
     c44←SHL c44
     s44←(s44<2)×s44
     s45←s44+c44
     c45←s45≥2
     OVF256V[44]←⊃c45
     c45←SHL c45
     s45←(s45<2)×s45
     s46←s45+c45
     c46←s46≥2
     OVF256V[45]←⊃c46
     c46←SHL c46
     s46←(s46<2)×s46
     s47←s46+c46
     c47←s47≥2
     OVF256V[46]←⊃c47
     c47←SHL c47
     s47←(s47<2)×s47
     s48←s47+c47
     c48←s48≥2
     OVF256V[47]←⊃c48
     c48←SHL c48
     s48←(s48<2)×s48
     s49←s48+c48
     c49←s49≥2
     OVF256V[48]←⊃c49
     c49←SHL c49
     s49←(s49<2)×s49
     s50←s49+c49
     c50←s50≥2
     OVF256V[49]←⊃c50
     c50←SHL c50
     s50←(s50<2)×s50
     s51←s50+c50
     c51←s51≥2
     OVF256V[50]←⊃c51
     c51←SHL c51
     s51←(s51<2)×s51
     s52←s51+c51
     c52←s52≥2
     OVF256V[51]←⊃c52
     c52←SHL c52
     s52←(s52<2)×s52
     s53←s52+c52
     c53←s53≥2
     OVF256V[52]←⊃c53
     c53←SHL c53
     s53←(s53<2)×s53
     s54←s53+c53
     c54←s54≥2
     OVF256V[53]←⊃c54
     c54←SHL c54
     s54←(s54<2)×s54
     s55←s54+c54
     c55←s55≥2
     OVF256V[54]←⊃c55
     c55←SHL c55
     s55←(s55<2)×s55
     s56←s55+c55
     c56←s56≥2
     OVF256V[55]←⊃c56
     c56←SHL c56
     s56←(s56<2)×s56
     s57←s56+c56
     c57←s57≥2
     OVF256V[56]←⊃c57
     c57←SHL c57
     s57←(s57<2)×s57
     s58←s57+c57
     c58←s58≥2
     OVF256V[57]←⊃c58
     c58←SHL c58
     s58←(s58<2)×s58
     s59←s58+c58
     c59←s59≥2
     OVF256V[58]←⊃c59
     c59←SHL c59
     s59←(s59<2)×s59
     s60←s59+c59
     c60←s60≥2
     OVF256V[59]←⊃c60
     c60←SHL c60
     s60←(s60<2)×s60
     s61←s60+c60
     c61←s61≥2
     OVF256V[60]←⊃c61
     c61←SHL c61
     s61←(s61<2)×s61
     s62←s61+c61
     c62←s62≥2
     OVF256V[61]←⊃c62
     c62←SHL c62
     s62←(s62<2)×s62
     s63←s62+c62
     c63←s63≥2
     OVF256V[62]←⊃c63
     c63←SHL c63
     s63←(s63<2)×s63
     s64←s63+c63
     c64←s64≥2
     OVF256V[63]←⊃c64
     c64←SHL c64
     s64←(s64<2)×s64
     s65←s64+c64
     c65←s65≥2
     OVF256V[64]←⊃c65
     c65←SHL c65
     s65←(s65<2)×s65
     s66←s65+c65
     c66←s66≥2
     OVF256V[65]←⊃c66
     c66←SHL c66
     s66←(s66<2)×s66
     s67←s66+c66
     c67←s67≥2
     OVF256V[66]←⊃c67
     c67←SHL c67
     s67←(s67<2)×s67
     s68←s67+c67
     c68←s68≥2
     OVF256V[67]←⊃c68
     c68←SHL c68
     s68←(s68<2)×s68
     s69←s68+c68
     c69←s69≥2
     OVF256V[68]←⊃c69
     c69←SHL c69
     s69←(s69<2)×s69
     s70←s69+c69
     c70←s70≥2
     OVF256V[69]←⊃c70
     c70←SHL c70
     s70←(s70<2)×s70
     s71←s70+c70
     c71←s71≥2
     OVF256V[70]←⊃c71
     c71←SHL c71
     s71←(s71<2)×s71
     s72←s71+c71
     c72←s72≥2
     OVF256V[71]←⊃c72
     c72←SHL c72
     s72←(s72<2)×s72
     s73←s72+c72
     c73←s73≥2
     OVF256V[72]←⊃c73
     c73←SHL c73
     s73←(s73<2)×s73
     s74←s73+c73
     c74←s74≥2
     OVF256V[73]←⊃c74
     c74←SHL c74
     s74←(s74<2)×s74
     s75←s74+c74
     c75←s75≥2
     OVF256V[74]←⊃c75
     c75←SHL c75
     s75←(s75<2)×s75
     s76←s75+c75
     c76←s76≥2
     OVF256V[75]←⊃c76
     c76←SHL c76
     s76←(s76<2)×s76
     s77←s76+c76
     c77←s77≥2
     OVF256V[76]←⊃c77
     c77←SHL c77
     s77←(s77<2)×s77
     s78←s77+c77
     c78←s78≥2
     OVF256V[77]←⊃c78
     c78←SHL c78
     s78←(s78<2)×s78
     s79←s78+c78
     c79←s79≥2
     OVF256V[78]←⊃c79
     c79←SHL c79
     s79←(s79<2)×s79
     s80←s79+c79
     c80←s80≥2
     OVF256V[79]←⊃c80
     c80←SHL c80
     s80←(s80<2)×s80
     s81←s80+c80
     c81←s81≥2
     OVF256V[80]←⊃c81
     c81←SHL c81
     s81←(s81<2)×s81
     s82←s81+c81
     c82←s82≥2
     OVF256V[81]←⊃c82
     c82←SHL c82
     s82←(s82<2)×s82
     s83←s82+c82
     c83←s83≥2
     OVF256V[82]←⊃c83
     c83←SHL c83
     s83←(s83<2)×s83
     s84←s83+c83
     c84←s84≥2
     OVF256V[83]←⊃c84
     c84←SHL c84
     s84←(s84<2)×s84
     s85←s84+c84
     c85←s85≥2
     OVF256V[84]←⊃c85
     c85←SHL c85
     s85←(s85<2)×s85
     s86←s85+c85
     c86←s86≥2
     OVF256V[85]←⊃c86
     c86←SHL c86
     s86←(s86<2)×s86
     s87←s86+c86
     c87←s87≥2
     OVF256V[86]←⊃c87
     c87←SHL c87
     s87←(s87<2)×s87
     s88←s87+c87
     c88←s88≥2
     OVF256V[87]←⊃c88
     c88←SHL c88
     s88←(s88<2)×s88
     s89←s88+c88
     c89←s89≥2
     OVF256V[88]←⊃c89
     c89←SHL c89
     s89←(s89<2)×s89
     s90←s89+c89
     c90←s90≥2
     OVF256V[89]←⊃c90
     c90←SHL c90
     s90←(s90<2)×s90
     s91←s90+c90
     c91←s91≥2
     OVF256V[90]←⊃c91
     c91←SHL c91
     s91←(s91<2)×s91
     s92←s91+c91
     c92←s92≥2
     OVF256V[91]←⊃c92
     c92←SHL c92
     s92←(s92<2)×s92
     s93←s92+c92
     c93←s93≥2
     OVF256V[92]←⊃c93
     c93←SHL c93
     s93←(s93<2)×s93
     s94←s93+c93
     c94←s94≥2
     OVF256V[93]←⊃c94
     c94←SHL c94
     s94←(s94<2)×s94
     s95←s94+c94
     c95←s95≥2
     OVF256V[94]←⊃c95
     c95←SHL c95
     s95←(s95<2)×s95
     s96←s95+c95
     c96←s96≥2
     OVF256V[95]←⊃c96
     c96←SHL c96
     s96←(s96<2)×s96
     s97←s96+c96
     c97←s97≥2
     OVF256V[96]←⊃c97
     c97←SHL c97
     s97←(s97<2)×s97
     s98←s97+c97
     c98←s98≥2
     OVF256V[97]←⊃c98
     c98←SHL c98
     s98←(s98<2)×s98
     s99←s98+c98
     c99←s99≥2
     OVF256V[98]←⊃c99
     c99←SHL c99
     s99←(s99<2)×s99
     s100←s99+c99
     c100←s100≥2
     OVF256V[99]←⊃c100
     c100←SHL c100
     s100←(s100<2)×s100
     s101←s100+c100
     c101←s101≥2
     OVF256V[100]←⊃c101
     c101←SHL c101
     s101←(s101<2)×s101
     s102←s101+c101
     c102←s102≥2
     OVF256V[101]←⊃c102
     c102←SHL c102
     s102←(s102<2)×s102
     s103←s102+c102
     c103←s103≥2
     OVF256V[102]←⊃c103
     c103←SHL c103
     s103←(s103<2)×s103
     s104←s103+c103
     c104←s104≥2
     OVF256V[103]←⊃c104
     c104←SHL c104
     s104←(s104<2)×s104
     s105←s104+c104
     c105←s105≥2
     OVF256V[104]←⊃c105
     c105←SHL c105
     s105←(s105<2)×s105
     s106←s105+c105
     c106←s106≥2
     OVF256V[105]←⊃c106
     c106←SHL c106
     s106←(s106<2)×s106
     s107←s106+c106
     c107←s107≥2
     OVF256V[106]←⊃c107
     c107←SHL c107
     s107←(s107<2)×s107
     s108←s107+c107
     c108←s108≥2
     OVF256V[107]←⊃c108
     c108←SHL c108
     s108←(s108<2)×s108
     s109←s108+c108
     c109←s109≥2
     OVF256V[108]←⊃c109
     c109←SHL c109
     s109←(s109<2)×s109
     s110←s109+c109
     c110←s110≥2
     OVF256V[109]←⊃c110
     c110←SHL c110
     s110←(s110<2)×s110
     s111←s110+c110
     c111←s111≥2
     OVF256V[110]←⊃c111
     c111←SHL c111
     s111←(s111<2)×s111
     s112←s111+c111
     c112←s112≥2
     OVF256V[111]←⊃c112
     c112←SHL c112
     s112←(s112<2)×s112
     s113←s112+c112
     c113←s113≥2
     OVF256V[112]←⊃c113
     c113←SHL c113
     s113←(s113<2)×s113
     s114←s113+c113
     c114←s114≥2
     OVF256V[113]←⊃c114
     c114←SHL c114
     s114←(s114<2)×s114
     s115←s114+c114
     c115←s115≥2
     OVF256V[114]←⊃c115
     c115←SHL c115
     s115←(s115<2)×s115
     s116←s115+c115
     c116←s116≥2
     OVF256V[115]←⊃c116
     c116←SHL c116
     s116←(s116<2)×s116
     s117←s116+c116
     c117←s117≥2
     OVF256V[116]←⊃c117
     c117←SHL c117
     s117←(s117<2)×s117
     s118←s117+c117
     c118←s118≥2
     OVF256V[117]←⊃c118
     c118←SHL c118
     s118←(s118<2)×s118
     s119←s118+c118
     c119←s119≥2
     OVF256V[118]←⊃c119
     c119←SHL c119
     s119←(s119<2)×s119
     s120←s119+c119
     c120←s120≥2
     OVF256V[119]←⊃c120
     c120←SHL c120
     s120←(s120<2)×s120
     s121←s120+c120
     c121←s121≥2
     OVF256V[120]←⊃c121
     c121←SHL c121
     s121←(s121<2)×s121
     s122←s121+c121
     c122←s122≥2
     OVF256V[121]←⊃c122
     c122←SHL c122
     s122←(s122<2)×s122
     s123←s122+c122
     c123←s123≥2
     OVF256V[122]←⊃c123
     c123←SHL c123
     s123←(s123<2)×s123
     s124←s123+c123
     c124←s124≥2
     OVF256V[123]←⊃c124
     c124←SHL c124
     s124←(s124<2)×s124
     s125←s124+c124
     c125←s125≥2
     OVF256V[124]←⊃c125
     c125←SHL c125
     s125←(s125<2)×s125
     s126←s125+c125
     c126←s126≥2
     OVF256V[125]←⊃c126
     c126←SHL c126
     s126←(s126<2)×s126
     s127←s126+c126
     c127←s127≥2
     OVF256V[126]←⊃c127
     c127←SHL c127
     s127←(s127<2)×s127
     s128←s127+c127
     c128←s128≥2
     OVF256V[127]←⊃c128
     c128←SHL c128
     s128←(s128<2)×s128
     s129←s128+c128
     c129←s129≥2
     OVF256V[128]←⊃c129
     c129←SHL c129
     s129←(s129<2)×s129
     s130←s129+c129
     c130←s130≥2
     OVF256V[129]←⊃c130
     c130←SHL c130
     s130←(s130<2)×s130
     s131←s130+c130
     c131←s131≥2
     OVF256V[130]←⊃c131
     c131←SHL c131
     s131←(s131<2)×s131
     s132←s131+c131
     c132←s132≥2
     OVF256V[131]←⊃c132
     c132←SHL c132
     s132←(s132<2)×s132
     s133←s132+c132
     c133←s133≥2
     OVF256V[132]←⊃c133
     c133←SHL c133
     s133←(s133<2)×s133
     s134←s133+c133
     c134←s134≥2
     OVF256V[133]←⊃c134
     c134←SHL c134
     s134←(s134<2)×s134
     s135←s134+c134
     c135←s135≥2
     OVF256V[134]←⊃c135
     c135←SHL c135
     s135←(s135<2)×s135
     s136←s135+c135
     c136←s136≥2
     OVF256V[135]←⊃c136
     c136←SHL c136
     s136←(s136<2)×s136
     s137←s136+c136
     c137←s137≥2
     OVF256V[136]←⊃c137
     c137←SHL c137
     s137←(s137<2)×s137
     s138←s137+c137
     c138←s138≥2
     OVF256V[137]←⊃c138
     c138←SHL c138
     s138←(s138<2)×s138
     s139←s138+c138
     c139←s139≥2
     OVF256V[138]←⊃c139
     c139←SHL c139
     s139←(s139<2)×s139
     s140←s139+c139
     c140←s140≥2
     OVF256V[139]←⊃c140
     c140←SHL c140
     s140←(s140<2)×s140
     s141←s140+c140
     c141←s141≥2
     OVF256V[140]←⊃c141
     c141←SHL c141
     s141←(s141<2)×s141
     s142←s141+c141
     c142←s142≥2
     OVF256V[141]←⊃c142
     c142←SHL c142
     s142←(s142<2)×s142
     s143←s142+c142
     c143←s143≥2
     OVF256V[142]←⊃c143
     c143←SHL c143
     s143←(s143<2)×s143
     s144←s143+c143
     c144←s144≥2
     OVF256V[143]←⊃c144
     c144←SHL c144
     s144←(s144<2)×s144
     s145←s144+c144
     c145←s145≥2
     OVF256V[144]←⊃c145
     c145←SHL c145
     s145←(s145<2)×s145
     s146←s145+c145
     c146←s146≥2
     OVF256V[145]←⊃c146
     c146←SHL c146
     s146←(s146<2)×s146
     s147←s146+c146
     c147←s147≥2
     OVF256V[146]←⊃c147
     c147←SHL c147
     s147←(s147<2)×s147
     s148←s147+c147
     c148←s148≥2
     OVF256V[147]←⊃c148
     c148←SHL c148
     s148←(s148<2)×s148
     s149←s148+c148
     c149←s149≥2
     OVF256V[148]←⊃c149
     c149←SHL c149
     s149←(s149<2)×s149
     s150←s149+c149
     c150←s150≥2
     OVF256V[149]←⊃c150
     c150←SHL c150
     s150←(s150<2)×s150
     s151←s150+c150
     c151←s151≥2
     OVF256V[150]←⊃c151
     c151←SHL c151
     s151←(s151<2)×s151
     s152←s151+c151
     c152←s152≥2
     OVF256V[151]←⊃c152
     c152←SHL c152
     s152←(s152<2)×s152
     s153←s152+c152
     c153←s153≥2
     OVF256V[152]←⊃c153
     c153←SHL c153
     s153←(s153<2)×s153
     s154←s153+c153
     c154←s154≥2
     OVF256V[153]←⊃c154
     c154←SHL c154
     s154←(s154<2)×s154
     s155←s154+c154
     c155←s155≥2
     OVF256V[154]←⊃c155
     c155←SHL c155
     s155←(s155<2)×s155
     s156←s155+c155
     c156←s156≥2
     OVF256V[155]←⊃c156
     c156←SHL c156
     s156←(s156<2)×s156
     s157←s156+c156
     c157←s157≥2
     OVF256V[156]←⊃c157
     c157←SHL c157
     s157←(s157<2)×s157
     s158←s157+c157
     c158←s158≥2
     OVF256V[157]←⊃c158
     c158←SHL c158
     s158←(s158<2)×s158
     s159←s158+c158
     c159←s159≥2
     OVF256V[158]←⊃c159
     c159←SHL c159
     s159←(s159<2)×s159
     s160←s159+c159
     c160←s160≥2
     OVF256V[159]←⊃c160
     c160←SHL c160
     s160←(s160<2)×s160
     s161←s160+c160
     c161←s161≥2
     OVF256V[160]←⊃c161
     c161←SHL c161
     s161←(s161<2)×s161
     s162←s161+c161
     c162←s162≥2
     OVF256V[161]←⊃c162
     c162←SHL c162
     s162←(s162<2)×s162
     s163←s162+c162
     c163←s163≥2
     OVF256V[162]←⊃c163
     c163←SHL c163
     s163←(s163<2)×s163
     s164←s163+c163
     c164←s164≥2
     OVF256V[163]←⊃c164
     c164←SHL c164
     s164←(s164<2)×s164
     s165←s164+c164
     c165←s165≥2
     OVF256V[164]←⊃c165
     c165←SHL c165
     s165←(s165<2)×s165
     s166←s165+c165
     c166←s166≥2
     OVF256V[165]←⊃c166
     c166←SHL c166
     s166←(s166<2)×s166
     s167←s166+c166
     c167←s167≥2
     OVF256V[166]←⊃c167
     c167←SHL c167
     s167←(s167<2)×s167
     s168←s167+c167
     c168←s168≥2
     OVF256V[167]←⊃c168
     c168←SHL c168
     s168←(s168<2)×s168
     s169←s168+c168
     c169←s169≥2
     OVF256V[168]←⊃c169
     c169←SHL c169
     s169←(s169<2)×s169
     s170←s169+c169
     c170←s170≥2
     OVF256V[169]←⊃c170
     c170←SHL c170
     s170←(s170<2)×s170
     s171←s170+c170
     c171←s171≥2
     OVF256V[170]←⊃c171
     c171←SHL c171
     s171←(s171<2)×s171
     s172←s171+c171
     c172←s172≥2
     OVF256V[171]←⊃c172
     c172←SHL c172
     s172←(s172<2)×s172
     s173←s172+c172
     c173←s173≥2
     OVF256V[172]←⊃c173
     c173←SHL c173
     s173←(s173<2)×s173
     s174←s173+c173
     c174←s174≥2
     OVF256V[173]←⊃c174
     c174←SHL c174
     s174←(s174<2)×s174
     s175←s174+c174
     c175←s175≥2
     OVF256V[174]←⊃c175
     c175←SHL c175
     s175←(s175<2)×s175
     s176←s175+c175
     c176←s176≥2
     OVF256V[175]←⊃c176
     c176←SHL c176
     s176←(s176<2)×s176
     s177←s176+c176
     c177←s177≥2
     OVF256V[176]←⊃c177
     c177←SHL c177
     s177←(s177<2)×s177
     s178←s177+c177
     c178←s178≥2
     OVF256V[177]←⊃c178
     c178←SHL c178
     s178←(s178<2)×s178
     s179←s178+c178
     c179←s179≥2
     OVF256V[178]←⊃c179
     c179←SHL c179
     s179←(s179<2)×s179
     s180←s179+c179
     c180←s180≥2
     OVF256V[179]←⊃c180
     c180←SHL c180
     s180←(s180<2)×s180
     s181←s180+c180
     c181←s181≥2
     OVF256V[180]←⊃c181
     c181←SHL c181
     s181←(s181<2)×s181
     s182←s181+c181
     c182←s182≥2
     OVF256V[181]←⊃c182
     c182←SHL c182
     s182←(s182<2)×s182
     s183←s182+c182
     c183←s183≥2
     OVF256V[182]←⊃c183
     c183←SHL c183
     s183←(s183<2)×s183
     s184←s183+c183
     c184←s184≥2
     OVF256V[183]←⊃c184
     c184←SHL c184
     s184←(s184<2)×s184
     s185←s184+c184
     c185←s185≥2
     OVF256V[184]←⊃c185
     c185←SHL c185
     s185←(s185<2)×s185
     s186←s185+c185
     c186←s186≥2
     OVF256V[185]←⊃c186
     c186←SHL c186
     s186←(s186<2)×s186
     s187←s186+c186
     c187←s187≥2
     OVF256V[186]←⊃c187
     c187←SHL c187
     s187←(s187<2)×s187
     s188←s187+c187
     c188←s188≥2
     OVF256V[187]←⊃c188
     c188←SHL c188
     s188←(s188<2)×s188
     s189←s188+c188
     c189←s189≥2
     OVF256V[188]←⊃c189
     c189←SHL c189
     s189←(s189<2)×s189
     s190←s189+c189
     c190←s190≥2
     OVF256V[189]←⊃c190
     c190←SHL c190
     s190←(s190<2)×s190
     s191←s190+c190
     c191←s191≥2
     OVF256V[190]←⊃c191
     c191←SHL c191
     s191←(s191<2)×s191
     s192←s191+c191
     c192←s192≥2
     OVF256V[191]←⊃c192
     c192←SHL c192
     s192←(s192<2)×s192
     s193←s192+c192
     c193←s193≥2
     OVF256V[192]←⊃c193
     c193←SHL c193
     s193←(s193<2)×s193
     s194←s193+c193
     c194←s194≥2
     OVF256V[193]←⊃c194
     c194←SHL c194
     s194←(s194<2)×s194
     s195←s194+c194
     c195←s195≥2
     OVF256V[194]←⊃c195
     c195←SHL c195
     s195←(s195<2)×s195
     s196←s195+c195
     c196←s196≥2
     OVF256V[195]←⊃c196
     c196←SHL c196
     s196←(s196<2)×s196
     s197←s196+c196
     c197←s197≥2
     OVF256V[196]←⊃c197
     c197←SHL c197
     s197←(s197<2)×s197
     s198←s197+c197
     c198←s198≥2
     OVF256V[197]←⊃c198
     c198←SHL c198
     s198←(s198<2)×s198
     s199←s198+c198
     c199←s199≥2
     OVF256V[198]←⊃c199
     c199←SHL c199
     s199←(s199<2)×s199
     s200←s199+c199
     c200←s200≥2
     OVF256V[199]←⊃c200
     c200←SHL c200
     s200←(s200<2)×s200
     s201←s200+c200
     c201←s201≥2
     OVF256V[200]←⊃c201
     c201←SHL c201
     s201←(s201<2)×s201
     s202←s201+c201
     c202←s202≥2
     OVF256V[201]←⊃c202
     c202←SHL c202
     s202←(s202<2)×s202
     s203←s202+c202
     c203←s203≥2
     OVF256V[202]←⊃c203
     c203←SHL c203
     s203←(s203<2)×s203
     s204←s203+c203
     c204←s204≥2
     OVF256V[203]←⊃c204
     c204←SHL c204
     s204←(s204<2)×s204
     s205←s204+c204
     c205←s205≥2
     OVF256V[204]←⊃c205
     c205←SHL c205
     s205←(s205<2)×s205
     s206←s205+c205
     c206←s206≥2
     OVF256V[205]←⊃c206
     c206←SHL c206
     s206←(s206<2)×s206
     s207←s206+c206
     c207←s207≥2
     OVF256V[206]←⊃c207
     c207←SHL c207
     s207←(s207<2)×s207
     s208←s207+c207
     c208←s208≥2
     OVF256V[207]←⊃c208
     c208←SHL c208
     s208←(s208<2)×s208
     s209←s208+c208
     c209←s209≥2
     OVF256V[208]←⊃c209
     c209←SHL c209
     s209←(s209<2)×s209
     s210←s209+c209
     c210←s210≥2
     OVF256V[209]←⊃c210
     c210←SHL c210
     s210←(s210<2)×s210
     s211←s210+c210
     c211←s211≥2
     OVF256V[210]←⊃c211
     c211←SHL c211
     s211←(s211<2)×s211
     s212←s211+c211
     c212←s212≥2
     OVF256V[211]←⊃c212
     c212←SHL c212
     s212←(s212<2)×s212
     s213←s212+c212
     c213←s213≥2
     OVF256V[212]←⊃c213
     c213←SHL c213
     s213←(s213<2)×s213
     s214←s213+c213
     c214←s214≥2
     OVF256V[213]←⊃c214
     c214←SHL c214
     s214←(s214<2)×s214
     s215←s214+c214
     c215←s215≥2
     OVF256V[214]←⊃c215
     c215←SHL c215
     s215←(s215<2)×s215
     s216←s215+c215
     c216←s216≥2
     OVF256V[215]←⊃c216
     c216←SHL c216
     s216←(s216<2)×s216
     s217←s216+c216
     c217←s217≥2
     OVF256V[216]←⊃c217
     c217←SHL c217
     s217←(s217<2)×s217
     s218←s217+c217
     c218←s218≥2
     OVF256V[217]←⊃c218
     c218←SHL c218
     s218←(s218<2)×s218
     s219←s218+c218
     c219←s219≥2
     OVF256V[218]←⊃c219
     c219←SHL c219
     s219←(s219<2)×s219
     s220←s219+c219
     c220←s220≥2
     OVF256V[219]←⊃c220
     c220←SHL c220
     s220←(s220<2)×s220
     s221←s220+c220
     c221←s221≥2
     OVF256V[220]←⊃c221
     c221←SHL c221
     s221←(s221<2)×s221
     s222←s221+c221
     c222←s222≥2
     OVF256V[221]←⊃c222
     c222←SHL c222
     s222←(s222<2)×s222
     s223←s222+c222
     c223←s223≥2
     OVF256V[222]←⊃c223
     c223←SHL c223
     s223←(s223<2)×s223
     s224←s223+c223
     c224←s224≥2
     OVF256V[223]←⊃c224
     c224←SHL c224
     s224←(s224<2)×s224
     s225←s224+c224
     c225←s225≥2
     OVF256V[224]←⊃c225
     c225←SHL c225
     s225←(s225<2)×s225
     s226←s225+c225
     c226←s226≥2
     OVF256V[225]←⊃c226
     c226←SHL c226
     s226←(s226<2)×s226
     s227←s226+c226
     c227←s227≥2
     OVF256V[226]←⊃c227
     c227←SHL c227
     s227←(s227<2)×s227
     s228←s227+c227
     c228←s228≥2
     OVF256V[227]←⊃c228
     c228←SHL c228
     s228←(s228<2)×s228
     s229←s228+c228
     c229←s229≥2
     OVF256V[228]←⊃c229
     c229←SHL c229
     s229←(s229<2)×s229
     s230←s229+c229
     c230←s230≥2
     OVF256V[229]←⊃c230
     c230←SHL c230
     s230←(s230<2)×s230
     s231←s230+c230
     c231←s231≥2
     OVF256V[230]←⊃c231
     c231←SHL c231
     s231←(s231<2)×s231
     s232←s231+c231
     c232←s232≥2
     OVF256V[231]←⊃c232
     c232←SHL c232
     s232←(s232<2)×s232
     s233←s232+c232
     c233←s233≥2
     OVF256V[232]←⊃c233
     c233←SHL c233
     s233←(s233<2)×s233
     s234←s233+c233
     c234←s234≥2
     OVF256V[233]←⊃c234
     c234←SHL c234
     s234←(s234<2)×s234
     s235←s234+c234
     c235←s235≥2
     OVF256V[234]←⊃c235
     c235←SHL c235
     s235←(s235<2)×s235
     s236←s235+c235
     c236←s236≥2
     OVF256V[235]←⊃c236
     c236←SHL c236
     s236←(s236<2)×s236
     s237←s236+c236
     c237←s237≥2
     OVF256V[236]←⊃c237
     c237←SHL c237
     s237←(s237<2)×s237
     s238←s237+c237
     c238←s238≥2
     OVF256V[237]←⊃c238
     c238←SHL c238
     s238←(s238<2)×s238
     s239←s238+c238
     c239←s239≥2
     OVF256V[238]←⊃c239
     c239←SHL c239
     s239←(s239<2)×s239
     s240←s239+c239
     c240←s240≥2
     OVF256V[239]←⊃c240
     c240←SHL c240
     s240←(s240<2)×s240
     s241←s240+c240
     c241←s241≥2
     OVF256V[240]←⊃c241
     c241←SHL c241
     s241←(s241<2)×s241
     s242←s241+c241
     c242←s242≥2
     OVF256V[241]←⊃c242
     c242←SHL c242
     s242←(s242<2)×s242
     s243←s242+c242
     c243←s243≥2
     OVF256V[242]←⊃c243
     c243←SHL c243
     s243←(s243<2)×s243
     s244←s243+c243
     c244←s244≥2
     OVF256V[243]←⊃c244
     c244←SHL c244
     s244←(s244<2)×s244
     s245←s244+c244
     c245←s245≥2
     OVF256V[244]←⊃c245
     c245←SHL c245
     s245←(s245<2)×s245
     s246←s245+c245
     c246←s246≥2
     OVF256V[245]←⊃c246
     c246←SHL c246
     s246←(s246<2)×s246
     s247←s246+c246
     c247←s247≥2
     OVF256V[246]←⊃c247
     c247←SHL c247
     s247←(s247<2)×s247
     s248←s247+c247
     c248←s248≥2
     OVF256V[247]←⊃c248
     c248←SHL c248
     s248←(s248<2)×s248
     s249←s248+c248
     c249←s249≥2
     OVF256V[248]←⊃c249
     c249←SHL c249
     s249←(s249<2)×s249
     s250←s249+c249
     c250←s250≥2
     OVF256V[249]←⊃c250
     c250←SHL c250
     s250←(s250<2)×s250
     s251←s250+c250
     c251←s251≥2
     OVF256V[250]←⊃c251
     c251←SHL c251
     s251←(s251<2)×s251
     s252←s251+c251
     c252←s252≥2
     OVF256V[251]←⊃c252
     c252←SHL c252
     s252←(s252<2)×s252
     s253←s252+c252
     c253←s253≥2
     OVF256V[252]←⊃c253
     c253←SHL c253
     s253←(s253<2)×s253
     s254←s253+c253
     c254←s254≥2
     OVF256V[253]←⊃c254
     c254←SHL c254
     s254←(s254<2)×s254
     s255←s254+c254
     c255←s255≥2
     OVF256V[254]←⊃c255
     c255←SHL c255
     s255←(s255<2)×s255
     s256←s255+c255
     c256←s256≥2
     OVF256V[255]←⊃c256
     c256←SHL c256
     s256←(s256<2)×s256
     s256}
