sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 16
Window Size: 64
Number of Virtual Registers: 32
Number of Physical Registers: 64
Datapath Width: 64
Total Power Consumption: 228.388
Branch Predictor Power Consumption: 3.11615  (1.38%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.354432
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 3.27072  (1.44%)
 Instruction Decode Power (W): 0.0639661
 RAT decode_power (W): 0.454058
 RAT wordline_power (W): 0.227603
 RAT bitline_power (W): 2.30694
 DCL Comparators (W): 0.218151
Instruction Window Power Consumption: 43.216  (19.1%)
 tagdrive (W): 2.9395
 tagmatch (W): 0.989695
 Selection Logic (W): 0.225484
 decode_power (W): 0.976583
 wordline_power (W): 1.0557
 bitline_power (W): 37.0291
Load/Store Queue Power Consumption: 6.22193  (2.75%)
 tagdrive (W): 2.49901
 tagmatch (W): 0.859464
 decode_power (W): 0.0756763
 wordline_power (W): 0.0433172
 bitline_power (W): 2.74446
Arch. Register File Power Consumption: 25.1387  (11.1%)
 decode_power (W): 0.454058
 wordline_power (W): 1.0557
 bitline_power (W): 23.629
Result Bus Power Consumption: 31.3281  (13.8%)
Total Clock Power: 61.8603  (27.3%)
Int ALU Power: 4.66013  (2.06%)
FP ALU Power: 28.5621  (12.6%)
Instruction Cache Power Consumption: 2.76773  (1.22%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (0.117%)
Data Cache Power Consumption: 11.0709  (4.89%)
 decode_power (W): 0.60541
 wordline_power (W): 0.721917
 bitline_power (W): 5.69006
 senseamp_power (W): 3.072
 tagarray_power (W): 0.981529
Dtlb_power (W): 1.80688 (0.798%)
Level 2 Cache Power Consumption: 3.10298 (1.37%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/168.wupwise.spec_ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/168.wupwise.spec_ref.eio.gz 

sim: simulation started @ Tue Nov 24 13:58:03 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/30_23_lsq/168.wupwise.spec_ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize             16 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 8192 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width              16 # instruction decode B/W (insts/cycle)
-issue:width               16 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width              16 # instruction commit B/W (insts/cycle)
-ruu:size                  64 # register update unit (RUU) size
-lsq:size                  32 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  2 # total number of integer multiplier/dividers available
-res:memport                4 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 2 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               28876483 # total number of loads and stores committed
sim_num_loads              22580047 # total number of loads committed
sim_num_stores         6296436.0000 # total number of stores committed
sim_num_branches            9891655 # total number of branches committed
sim_elapsed_time                112 # total simulation time in seconds
sim_inst_rate           892857.1518 # simulation speed (in insts/sec)
sim_total_insn            100000001 # total number of instructions executed
sim_total_refs             28876483 # total number of loads and stores executed
sim_total_loads            22580047 # total number of loads executed
sim_total_stores       6296436.0000 # total number of stores executed
sim_total_branches          9891655 # total number of branches executed
sim_cycle                  43252694 # total simulation time in cycles
sim_IPC                      2.3120 # instructions per cycle
sim_CPI                      0.4325 # cycles per instruction
sim_exec_BW                  2.3120 # total instructions (mis-spec + committed) per cycle
sim_IPB                     10.1095 # instruction per branch
IFQ_count                 691836992 # cumulative IFQ occupancy
IFQ_fcount                 43239604 # cumulative IFQ full count
ifq_occupancy               15.9952 # avg IFQ occupancy (insn's)
ifq_rate                     2.3120 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  6.9184 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9997 # fraction of time (cycle's) IFQ was full
RUU_count                2730570435 # cumulative RUU occupancy
RUU_fcount                 38857420 # cumulative RUU full count
ruu_occupancy               63.1306 # avg RUU occupancy (insn's)
ruu_rate                     2.3120 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 27.3057 # avg RUU occupant latency (cycle's)
ruu_full                     0.8984 # fraction of time (cycle's) RUU was full
LSQ_count                 843924124 # cumulative LSQ occupancy
LSQ_fcount                   171022 # cumulative LSQ full count
lsq_occupancy               19.5115 # avg LSQ occupancy (insn's)
lsq_rate                     2.3120 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  8.4392 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0040 # fraction of time (cycle's) LSQ was full
sim_slip                 3703370329 # total number of slip cycles
avg_sim_slip                37.0337 # the average slip between issue and retirement
il1.accesses              140046817 # total number of accesses
il1.hits                  140046698 # total number of hits
il1.misses                      119 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               28709921 # total number of accesses
dl1.hits                   28215958 # total number of hits
dl1.misses                   493963 # total number of misses
dl1.replacements             493707 # total number of replacements
dl1.writebacks                67138 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0172 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0172 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0023 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 561220 # total number of accesses
dl2.hits                     171781 # total number of hits
dl2.misses                   389439 # total number of misses
dl2.replacements             387391 # total number of replacements
dl2.writebacks                38948 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6939 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6903 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0694 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             140046817 # total number of accesses
itlb.hits                 140046810 # total number of hits
itlb.misses                       7 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              28876461 # total number of accesses
dtlb.hits                  28864132 # total number of hits
dtlb.misses                   12329 # total number of misses
dtlb.replacements             12201 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0004 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0004 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           141467387.2298 # total power usage of rename unit
bpred_power            134781896.8417 # total power usage of bpred unit
window_power           1869209705.4945 # total power usage of instruction window
lsq_power              269115211.3004 # total power usage of load/store queue
regfile_power          1087318344.9079 # total power usage of arch. regfile
icache_power           131170896.3771 # total power usage of icache
dcache_power           556999374.7862 # total power usage of dcache
dcache2_power          134212104.7256 # total power usage of dcache2
alu_power              1436950530.9140 # total power usage of alu
falu_power             1235387335.0331 # total power usage of falu
resultbus_power        1355025421.6594 # total power usage of resultbus
clock_power            2675624086.4646 # total power usage of clock
avg_rename_power             3.2707 # avg power usage of rename unit
avg_bpred_power              3.1162 # avg power usage of bpred unit
avg_window_power            43.2160 # avg power usage of instruction window
avg_lsq_power                6.2219 # avg power usage of lsq
avg_regfile_power           25.1387 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power            12.8778 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               33.2222 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power         31.3281 # avg power usage of resultbus
avg_clock_power             61.8603 # avg power usage of clock
fetch_stage_power      265952793.2188 # total power usage of fetch stage
dispatch_stage_power   141467387.2298 # total power usage of dispatch stage
issue_stage_power      5621512348.8800 # total power usage of issue stage
avg_fetch_power              6.1488 # average power of fetch unit per cycle
avg_dispatch_power           3.2707 # average power of dispatch unit per cycle
avg_issue_power            129.9691 # average power of issue unit per cycle
total_power            9791874960.7011 # total power per cycle
avg_total_power_cycle      226.3876 # average total power per cycle
avg_total_power_cycle_nofp_nod2     194.7226 # average total power per cycle
avg_total_power_insn        97.9187 # average total power per insn
avg_total_power_insn_nofp_nod2      84.2228 # average total power per insn
rename_power_cc1       54782258.8206 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       899177905.0609 # total power usage of instruction window_cc1
lsq_power_cc1          47179963.3610 # total power usage of lsq_cc1
regfile_power_cc1      379424388.8365 # total power usage of arch. regfile_cc1
icache_power_cc1       50795163.0864 # total power usage of icache_cc1
dcache_power_cc1       164149838.3479 # total power usage of dcache_cc1
dcache2_power_cc1      1305547.9986 # total power usage of dcache2_cc1
alu_power_cc1          474828445.9689 # total power usage of alu_cc1
resultbus_power_cc1    652772696.8725 # total power usage of resultbus_cc1
clock_power_cc1        1041005562.8379 # total power usage of clock_cc1
avg_rename_power_cc1         1.2666 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1        20.7889 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            1.0908 # avg power usage of lsq_cc1
avg_regfile_power_cc1        8.7723 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.1744 # avg power usage of icache_cc1
avg_dcache_power_cc1         3.7951 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0302 # avg power usage of dcache2_cc1
avg_alu_power_cc1           10.9780 # avg power usage of alu_cc1
avg_resultbus_power_cc1      15.0921 # avg power usage of resultbus_cc1
avg_clock_power_cc1         24.0680 # avg power usage of clock_cc1
fetch_stage_power_cc1  50795163.0864 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 54782258.8206 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  2239414397.6098 # total power usage of issue stage_cc1
avg_fetch_power_cc1          1.1744 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       1.2666 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         51.7751 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  3765421771.1912 # total power per cycle_cc1
avg_total_power_cycle_cc1      87.0564 # average total power per cycle_cc1
avg_total_power_insn_cc1      37.6542 # average total power per insn_cc1
rename_power_cc2       20441990.9586 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       377792084.8600 # total power usage of instruction window_cc2
lsq_power_cc2          23043374.5780 # total power usage of lsq_cc2
regfile_power_cc2      63811964.2308 # total power usage of arch. regfile_cc2
icache_power_cc2       50795163.0864 # total power usage of icache_cc2
dcache_power_cc2       92430127.2692 # total power usage of dcache_cc2
dcache2_power_cc2       435363.1560 # total power usage of dcache2_cc2
alu_power_cc2          189197335.7936 # total power usage of alu_cc2
resultbus_power_cc2    206854275.1727 # total power usage of resultbus_cc2
clock_power_cc2        391555076.4468 # total power usage of clock_cc2
avg_rename_power_cc2         0.4726 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         8.7345 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.5328 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        1.4753 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.1744 # avg power usage of icache_cc2
avg_dcache_power_cc2         2.1370 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0101 # avg power usage of dcache2_cc2
avg_alu_power_cc2            4.3742 # avg power usage of alu_cc2
avg_resultbus_power_cc2       4.7825 # avg power usage of resultbus_cc2
avg_clock_power_cc2          9.0527 # avg power usage of clock_cc2
fetch_stage_power_cc2  50795163.0864 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 20441990.9586 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  889752560.8296 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.1744 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.4726 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         20.5710 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1416356755.5522 # total power per cycle_cc2
avg_total_power_cycle_cc2      32.7461 # average total power per cycle_cc2
avg_total_power_insn_cc2      14.1636 # average total power per insn_cc2
rename_power_cc3       29110503.8288 # total power usage of rename unit_cc3
bpred_power_cc3        13478189.6726 # total power usage of bpred unit_cc3
window_power_cc3       465727580.6265 # total power usage of instruction window_cc3
lsq_power_cc3          45117753.5734 # total power usage of lsq_cc3
regfile_power_cc3      130933819.9345 # total power usage of arch. regfile_cc3
icache_power_cc3       58832736.4465 # total power usage of icache_cc3
dcache_power_cc3       131923458.8401 # total power usage of dcache_cc3
dcache2_power_cc3      13726022.7194 # total power usage of dcache2_cc3
alu_power_cc3          285409544.1265 # total power usage of alu_cc3
resultbus_power_cc3    272727729.4103 # total power usage of resultbus_cc3
clock_power_cc3        548520760.5296 # total power usage of clock_cc3
avg_rename_power_cc3         0.6730 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3116 # avg power usage of bpred unit_cc3
avg_window_power_cc3        10.7676 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            1.0431 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        3.0272 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         1.3602 # avg power usage of icache_cc3
avg_dcache_power_cc3         3.0501 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3173 # avg power usage of dcache2_cc3
avg_alu_power_cc3            6.5987 # avg power usage of alu_cc3
avg_resultbus_power_cc3       6.3055 # avg power usage of resultbus_cc3
avg_clock_power_cc3         12.6818 # avg power usage of clock_cc3
fetch_stage_power_cc3  72310926.1191 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 29110503.8288 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  1214632089.2962 # total power usage of issue stage_cc3
avg_fetch_power_cc3          1.6718 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.6730 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         28.0822 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  1995508099.7081 # total power per cycle_cc3
avg_total_power_cycle_cc3      46.1360 # average total power per cycle_cc3
avg_total_power_insn_cc3      19.9551 # average total power per insn_cc3
total_rename_access       100000001 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       351102009 # total number accesses of instruction window
total_lsq_access           29043003 # total number accesses of load/store queue
total_regfile_access      133782359 # total number accesses of arch. regfile
total_icache_access       140046817 # total number accesses of icache
total_dcache_access        28709921 # total number accesses of dcache
total_dcache2_access         561220 # total number accesses of dcache2
total_alu_access           99715085 # total number accesses of alu
total_resultbus_access    112688326 # total number accesses of resultbus
avg_rename_access            2.3120 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            8.1175 # avg number accesses of instruction window
avg_lsq_access               0.6715 # avg number accesses of lsq
avg_regfile_access           3.0930 # avg number accesses of arch. regfile
avg_icache_access            3.2379 # avg number accesses of icache
avg_dcache_access            0.6638 # avg number accesses of dcache
avg_dcache2_access           0.0130 # avg number accesses of dcache2
avg_alu_access               2.3054 # avg number accesses of alu
avg_resultbus_access         2.6053 # avg number accesses of resultbus
max_rename_access                16 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                49 # max number accesses of instruction window
max_lsq_access                   13 # max number accesses of load/store queue
max_regfile_access               40 # max number accesses of arch. regfile
max_icache_access                16 # max number accesses of icache
max_dcache_access                 8 # max number accesses of dcache
max_dcache2_access                5 # max number accesses of dcache2
max_alu_access                   12 # max number accesses of alu
max_resultbus_access             16 # max number accesses of resultbus
max_cycle_power_cc1        184.3525 # maximum cycle power usage of cc1
max_cycle_power_cc2        121.3425 # maximum cycle power usage of cc2
max_cycle_power_cc3        125.5632 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012001ca90 # program entry point (initial PC)
ld_environ_base        0x011ff96b90 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                22628 # total number of pages allocated
mem.page_mem                181024k # total size of memory pages allocated
mem.ptab_misses              117588 # total first level page table misses
mem.ptab_accesses        1074296490 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate

