Verilator Tree Dump (format 0x3900) from <e1202> to <e1219>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a2d30 <e249> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561ab8a0 <e476> {c1ai}
    1:2:2: SCOPE 0x5555561ab7a0 <e528> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a2d30]
    1:2: VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x5555561a4b80 <e989> {c1ai}  traceInitTop [SLOW]
    1:2:3: CCALL 0x5555561a4ea0 <e551> {c1ai} traceInitSub0 => CFUNC 0x5555561a4d10 <e991> {c1ai}  traceInitSub0 [SLOW]
    1:2: CFUNC 0x5555561a4d10 <e991> {c1ai}  traceInitSub0 [SLOW]
    1:2:3: TRACEDECL 0x5555561a51f0 <e555> {c2al} @dt=0x5555561a0270@(G/w1)  clk
    1:2:3: TRACEDECL 0x5555561a5540 <e562> {c3al} @dt=0x5555561a0270@(G/w1)  en
    1:2:3: TRACEDECL 0x5555561a5890 <e569> {c4ba} @dt=0x555556197b50@(G/w1)  out_q
    1:2:3: TRACEDECL 0x5555561a5c70 <e576> {c2al} @dt=0x5555561a0270@(G/w1)  SubCounter1bit clk
    1:2:3: TRACEDECL 0x5555561a6020 <e583> {c3al} @dt=0x5555561a0270@(G/w1)  SubCounter1bit en
    1:2:3: TRACEDECL 0x5555561a63a0 <e590> {c4ba} @dt=0x555556197b50@(G/w1)  SubCounter1bit out_q
    1:2: CFUNC 0x5555561b9f50 <e993> {c6af}  _sequent__TOP__1
    1:2:3: ASSIGNDLY 0x5555561acdb0 <e1085> {c7ax} @dt=0x5555561b7790@(G/wu32/1)
    1:2:3:1: AND 0x5555561b4b90 <e1091> {c7bg} @dt=0x5555561b7790@(G/wu32/1)
    1:2:3:1:1: CCAST 0x5555561c9f40 <e1117> {c7an} @dt=0x5555561b7790@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x5555561b4c50 <e1112> {c7an} @dt=0x5555561b7790@(G/wu32/1)  en [RV] <- VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: SUB 0x5555561b4d70 <e1045> {c7bg} @dt=0x5555561b7790@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x5555561ca000 <e1126> {c7ba} @dt=0x5555561b7790@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x5555561b4e30 <e1121> {c7ba} @dt=0x5555561b7790@(G/wu32/1)  out_q [RV] <- VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: CCAST 0x5555561ca1a0 <e1135> {c7bg} @dt=0x5555561b7790@(G/wu32/1) sz32
    1:2:3:1:2:2:1: CONST 0x5555561c9670 <e1130> {c7bg} @dt=0x5555561b7790@(G/wu32/1)  1'h1
    1:2:3:2: VARREF 0x5555561bba80 <e1047> {c7ar} @dt=0x5555561b7790@(G/wu32/1)  out_q [LV] => VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561b8710 <e995> {c1ai}  _eval
    1:2:3: IF 0x5555561bafb0 <e779> {c6am}
    1:2:3:1: AND 0x5555561baef0 <e1052> {c6ao} @dt=0x5555561b7790@(G/wu32/1)
    1:2:3:1:1: CCAST 0x5555561ca340 <e1144> {c6ao} @dt=0x5555561b7790@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x5555561babf0 <e1139> {c6ao} @dt=0x5555561b7790@(G/wu32/1)  clk [RV] <- VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: NOT 0x5555561bae30 <e1051> {c6ao} @dt=0x5555561b7790@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x5555561ca4e0 <e1153> {c6ao} @dt=0x5555561b7790@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x5555561bad10 <e1148> {c6ao} @dt=0x5555561b7790@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:2: CCALL 0x5555561ba0e0 <e741> {c6af} _sequent__TOP__1 => CFUNC 0x5555561b9f50 <e993> {c6af}  _sequent__TOP__1
    1:2:4: ASSIGN 0x5555561bab30 <e1055> {c2al} @dt=0x5555561b7790@(G/wu32/1)
    1:2:4:1: VARREF 0x5555561baa10 <e1053> {c2al} @dt=0x5555561b7790@(G/wu32/1)  clk [RV] <- VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0x5555561ba8f0 <e1054> {c2al} @dt=0x5555561b7790@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x5555561b88a0 <e997> {c1ai}  _eval_initial [SLOW]
    1:2:3: ASSIGN 0x5555561ba830 <e1058> {c2al} @dt=0x5555561b7790@(G/wu32/1)
    1:2:3:1: VARREF 0x5555561b85c0 <e1056> {c2al} @dt=0x5555561b7790@(G/wu32/1)  clk [RV] <- VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555561ba710 <e1057> {c2al} @dt=0x5555561b7790@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x5555561b8a30 <e999> {c1ai}  _eval_settle [SLOW]
    1:2: CFUNC 0x5555561b8bc0 <e1001> {c1ai}  _final [SLOW]
    1:2: CFUNC 0x5555561ae5b0 <e1003> {c1ai}  _change_request
    1:2:3: CRETURN 0x5555561b6480 <e827> {c1ai}
    1:2:3:1: CCALL 0x5555561ae8d0 <e828> {c1ai} _change_request_1 => CFUNC 0x5555561ae740 <e1005> {c1ai}  _change_request_1
    1:2: CFUNC 0x5555561ae740 <e1005> {c1ai}  _change_request_1
    1:2:3: CHANGEDET 0x5555561ae9e0 <e829> {c1ai}
    1:2: CFUNC 0x5555561afa70 <e1007> {c1ai}  traceRegister [SLOW]
    1:2:3: TEXT 0x5555561b0000 <e866> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0x5555561b00f0 <e872> {c1ai} @dt=0x5555561b01c0@(G/w64)
    1:2:3: TEXT 0x5555561b02a0 <e874> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0x5555561b10f0 <e894> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0x5555561b11e0 <e897> {c1ai} @dt=0x5555561b01c0@(G/w64)
    1:2:3: TEXT 0x5555561b12b0 <e899> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0x5555561b2620 <e948> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0x5555561b2710 <e951> {c1ai} @dt=0x5555561b01c0@(G/w64)
    1:2:3: TEXT 0x5555561b27e0 <e953> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0x5555561afc00 <e1009> {c1ai}  traceFullTop0 [SLOW] [STATIC]
    1:2:2: CSTMT 0x5555561afd90 <e860> {c1ai}
    1:2:2:1: TEXT 0x5555561ba520 <e861> {c1ai} "VSubCounter1bit___024root* const __restrict vlSelf = static_cast<VSubCounter1bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561afe50 <e864> {c1ai}
    1:2:2:1: TEXT 0x5555561aff10 <e863> {c1ai} "VSubCounter1bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CCALL 0x5555561b0520 <e877> {c1ai} traceFullSub0 => CFUNC 0x5555561b0390 <e1011> {c1ai}  traceFullSub0 [SLOW]
    1:2: CFUNC 0x5555561b0390 <e1011> {c1ai}  traceFullSub0 [SLOW]
    1:2:3: TRACEINC 0x5555561b0630 <e879> {c2al} @dt=0x5555561a0270@(G/w1) -> TRACEDECL 0x5555561a51f0 <e555> {c2al} @dt=0x5555561a0270@(G/w1)  clk
    1:2:3:2: VARREF 0x5555561b0700 <e1059> {c2al} @dt=0x5555561b7790@(G/wu32/1)  clk [RV] <- VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b0820 <e882> {c3al} @dt=0x5555561a0270@(G/w1) -> TRACEDECL 0x5555561a5540 <e562> {c3al} @dt=0x5555561a0270@(G/w1)  en
    1:2:3:2: VARREF 0x5555561b08f0 <e1060> {c3al} @dt=0x5555561b7790@(G/wu32/1)  en [RV] <- VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b0a10 <e885> {c4ba} @dt=0x555556197b50@(G/w1) -> TRACEDECL 0x5555561a5890 <e569> {c4ba} @dt=0x555556197b50@(G/w1)  out_q
    1:2:3:2: VARREF 0x5555561b0ae0 <e1061> {c4ba} @dt=0x5555561b7790@(G/wu32/1)  out_q [RV] <- VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561b0c00 <e1013> {c1ai}  traceChgTop0 [STATIC]
    1:2:2: CSTMT 0x5555561b0d90 <e887> {c1ai}
    1:2:2:1: TEXT 0x5555561b0e50 <e888> {c1ai} "VSubCounter1bit___024root* const __restrict vlSelf = static_cast<VSubCounter1bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561b0f40 <e891> {c1ai}
    1:2:2:1: TEXT 0x5555561b1000 <e890> {c1ai} "VSubCounter1bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0x5555561b13a0 <e902> {c1ai}
    1:2:2:1: TEXT 0x5555561b1460 <e901> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: CCALL 0x5555561b16e0 <e905> {c1ai} traceChgSub0 => CFUNC 0x5555561b1550 <e1015> {c1ai}  traceChgSub0
    1:2: CFUNC 0x5555561b1550 <e1015> {c1ai}  traceChgSub0
    1:2:3: TRACEINC 0x5555561b1ae0 <e1028> {c2al} @dt=0x5555561a0270@(G/w1) -> TRACEDECL 0x5555561a51f0 <e555> {c2al} @dt=0x5555561a0270@(G/w1)  clk
    1:2:3:2: VARREF 0x5555561b1bb0 <e1062> {c2al} @dt=0x5555561b7790@(G/wu32/1)  clk [RV] <- VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b1cd0 <e918> {c3al} @dt=0x5555561a0270@(G/w1) -> TRACEDECL 0x5555561a5540 <e562> {c3al} @dt=0x5555561a0270@(G/w1)  en
    1:2:3:2: VARREF 0x5555561b1da0 <e1063> {c3al} @dt=0x5555561b7790@(G/wu32/1)  en [RV] <- VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b1ec0 <e921> {c4ba} @dt=0x555556197b50@(G/w1) -> TRACEDECL 0x5555561a5890 <e569> {c4ba} @dt=0x555556197b50@(G/w1)  out_q
    1:2:3:2: VARREF 0x5555561b1f90 <e1064> {c4ba} @dt=0x5555561b7790@(G/wu32/1)  out_q [RV] <- VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561b20b0 <e1017> {c1ai}  traceCleanup [STATIC]
    1:2:2: CSTMT 0x5555561b2240 <e942> {c1ai}
    1:2:2:1: TEXT 0x5555561b2300 <e943> {c1ai} "VSubCounter1bit___024root* const __restrict vlSelf = static_cast<VSubCounter1bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561b2470 <e946> {c1ai}
    1:2:2:1: TEXT 0x5555561b2530 <e945> {c1ai} "VSubCounter1bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: VAR 0x5555561b3240 <e981> {c1ai} @dt=0x5555561af730@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3: CSTMT 0x5555561b28d0 <e954> {c1ai}
    1:2:3:1: TEXT 0x5555561b2990 <e955> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0x5555561b30a0 <e1074> {c1ai} @dt=0x5555561b3490@(G/nwu32/1)
    1:2:3:1: CONST 0x5555561b2e80 <e1068> {c1ai} @dt=0x5555561b3490@(G/nwu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0x5555561b2ba0 <e1073> {c1ai} @dt=0x5555561b3490@(G/nwu32/1)
    1:2:3:2:1: VARREF 0x5555561b2a80 <e965> {c1ai} @dt=0x5555561af730@(nw1)u[0:0]  __Vm_traceActivity [LV] => VAR 0x5555561b3240 <e981> {c1ai} @dt=0x5555561af730@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3:2:2: CONST 0x5555561b2c60 <e966> {c1ai} @dt=0x5555561af430@(G/w32)  32'h0
    1:2: CFUNC 0x5555561ca950 <e1155> {c1ai}  _eval_debug_assertions
    1:2:3: IF 0x5555561caec0 <e1169> {c2al}
    1:2:3:1: AND 0x5555561cad40 <e1170> {c2al} @dt=0x5555561a0270@(G/w1)
    1:2:3:1:1: VARREF 0x5555561caae0 <e1164> {c2al} @dt=0x5555561a0270@(G/w1)  clk [RV] <- VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555561cac00 <e1165> {c2al} @dt=0x5555561ca7f0@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555561cae00 <e1167> {c2al}
    1:2:3:2:1: TEXT 0x55555619ea00 <e1168> {c2al} "Verilated::overWidthError("clk");"
    1:2:3: IF 0x5555561cb570 <e1187> {c3al}
    1:2:3:1: AND 0x5555561cb2d0 <e1186> {c3al} @dt=0x5555561a0270@(G/w1)
    1:2:3:1:1: VARREF 0x5555561caf90 <e1180> {c3al} @dt=0x5555561a0270@(G/w1)  en [RV] <- VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555561cb0b0 <e1181> {c3al} @dt=0x5555561ca7f0@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555561cb3c0 <e1183> {c3al}
    1:2:3:2:1: TEXT 0x5555561cb480 <e1184> {c3al} "Verilated::overWidthError("en");"
    1:2: CFUNC 0x5555561cb670 <e1189> {c1ai}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0x5555561cbaf0 <e1192> {c2al}
    1:2:3:1: VARREF 0x5555561cb9d0 <e1191> {c2al} @dt=0x5555561a0270@(G/w1)  clk [LV] => VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555561cbcd0 <e1196> {c3al}
    1:2:3:1: VARREF 0x5555561cbbb0 <e1194> {c3al} @dt=0x5555561a0270@(G/w1)  en [LV] => VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555561cbeb0 <e1200> {c4ba}
    1:2:3:1: VARREF 0x5555561cbd90 <e1198> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [LV] => VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CUSE 0x5555561cbf70 <e1202#> {c1ai}  VerilatedVcd [INT_FWD]
    2: CFILE 0x5555561cc1c0 <e1203#> {a0aa}  obj_dir/VSubCounter1bit__Syms.cpp [SRC] [SLOW]
    2: CFILE 0x5555561cd4f0 <e1205#> {a0aa}  obj_dir/VSubCounter1bit__Syms.h [SLOW]
    2: CFILE 0x5555561cd7d0 <e1207#> {a0aa}  obj_dir/VSubCounter1bit.h
    2: CFILE 0x5555561cdac0 <e1209#> {a0aa}  obj_dir/VSubCounter1bit.cpp [SRC]
    2: CFILE 0x5555561cddc0 <e1211#> {a0aa}  obj_dir/VSubCounter1bit__Trace__Slow.cpp [SRC] [SLOW]
    2: CFILE 0x5555561cc460 <e1213#> {a0aa}  obj_dir/VSubCounter1bit__Trace.cpp [SRC]
    2: CFILE 0x5555561cc630 <e1215#> {a0aa}  obj_dir/VSubCounter1bit___024root.h
    2: CFILE 0x5555561cc8c0 <e1217#> {a0aa}  obj_dir/VSubCounter1bit___024root__Slow.cpp [SRC] [SLOW]
    2: CFILE 0x5555561ccbb0 <e1219#> {a0aa}  obj_dir/VSubCounter1bit___024root.cpp [SRC]
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a0270 <e143> {c2al} u1=0x1 @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556197b50 <e171> {c4am} u1=0x2 @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
		detailed  ->  BASICDTYPE 0x5555561af150 <e832> {c1ai} u1=0x9 @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561ca7f0 <e1161> {c2al} u1=0x8 @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x5555561b7790 <e1037> {c7an} u1=0x3 @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b3490 <e1067> {c1ai} u1=0x6 @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561af430 <e837> {c1ai} u1=0x7 @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b01c0 <e870> {c1ai} u1=0x4 @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x5555561a0270 <e143> {c2al} u1=0x1 @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556197b50 <e171> {c4am} u1=0x2 @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x5555561af150 <e832> {c1ai} u1=0x9 @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561af430 <e837> {c1ai} u1=0x7 @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x5555561af730 <e850> {c1ai} u1=0x5 @dt=this@(nw1)u[0:0] refdt=0x5555561af150(G/nw1) [0:0]
    3:1:2: RANGE 0x5555561af230 <e848> {c1ai}
    3:1:2:2: CONST 0x5555561af2f0 <e839> {c1ai} @dt=0x5555561af430@(G/w32)  32'h0
    3:1:2:3: CONST 0x5555561af510 <e846> {c1ai} @dt=0x5555561af430@(G/w32)  32'h0
    3:1: BASICDTYPE 0x5555561b01c0 <e870> {c1ai} u1=0x4 @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x5555561b7790 <e1037> {c7an} u1=0x3 @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b3490 <e1067> {c1ai} u1=0x6 @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561ca7f0 <e1161> {c2al} u1=0x8 @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e529> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
