
scpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa8c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b8  0800ac30  0800ac30  0000bc30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0e8  0800b0e8  0000d278  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0e8  0800b0e8  0000c0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0f0  0800b0f0  0000d278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0f0  0800b0f0  0000c0f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0f4  0800b0f4  0000c0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  0800b0f8  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  20000278  0800b370  0000d278  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  0800b370  0000d5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f30  00000000  00000000  0000d2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a03  00000000  00000000  0001f1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  00021be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cea  00000000  00000000  00022c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001842e  00000000  00000000  0002393a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000156b9  00000000  00000000  0003bd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092395  00000000  00000000  00051421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e37b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b48  00000000  00000000  000e37fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e9344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000278 	.word	0x20000278
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ac14 	.word	0x0800ac14

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000027c 	.word	0x2000027c
 80001dc:	0800ac14 	.word	0x0800ac14

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	@ 0x28
 8000ff8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
 8001008:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	4b27      	ldr	r3, [pc, #156]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a26      	ldr	r2, [pc, #152]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <MX_GPIO_Init+0xb8>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0304 	and.w	r3, r3, #4
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b20      	ldr	r3, [pc, #128]	@ (80010ac <MX_GPIO_Init+0xb8>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a1f      	ldr	r2, [pc, #124]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b1d      	ldr	r3, [pc, #116]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a18      	ldr	r2, [pc, #96]	@ (80010ac <MX_GPIO_Init+0xb8>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a11      	ldr	r2, [pc, #68]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001080:	480b      	ldr	r0, [pc, #44]	@ (80010b0 <MX_GPIO_Init+0xbc>)
 8001082:	f001 fcd9 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001086:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800108a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108c:	2301      	movs	r3, #1
 800108e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	4804      	ldr	r0, [pc, #16]	@ (80010b0 <MX_GPIO_Init+0xbc>)
 80010a0:	f001 fb46 	bl	8002730 <HAL_GPIO_Init>

}
 80010a4:	bf00      	nop
 80010a6:	3728      	adds	r7, #40	@ 0x28
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40020800 	.word	0x40020800

080010b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010b8:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010ba:	4a13      	ldr	r2, [pc, #76]	@ (8001108 <MX_I2C1_Init+0x54>)
 80010bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80010be:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010c0:	4a12      	ldr	r2, [pc, #72]	@ (800110c <MX_I2C1_Init+0x58>)
 80010c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010da:	2200      	movs	r2, #0
 80010dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010de:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e4:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f0:	4804      	ldr	r0, [pc, #16]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010f2:	f001 fcbb 	bl	8002a6c <HAL_I2C_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010fc:	f000 f9b0 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000294 	.word	0x20000294
 8001108:	40005400 	.word	0x40005400
 800110c:	00061a80 	.word	0x00061a80

08001110 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <HAL_I2C_MspInit+0x94>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d134      	bne.n	800119c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	4b1c      	ldr	r3, [pc, #112]	@ (80011a8 <HAL_I2C_MspInit+0x98>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	4a1b      	ldr	r2, [pc, #108]	@ (80011a8 <HAL_I2C_MspInit+0x98>)
 800113c:	f043 0302 	orr.w	r3, r3, #2
 8001140:	6313      	str	r3, [r2, #48]	@ 0x30
 8001142:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <HAL_I2C_MspInit+0x98>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800114e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001154:	2312      	movs	r3, #18
 8001156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115c:	2303      	movs	r3, #3
 800115e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001160:	2304      	movs	r3, #4
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4619      	mov	r1, r3
 800116a:	4810      	ldr	r0, [pc, #64]	@ (80011ac <HAL_I2C_MspInit+0x9c>)
 800116c:	f001 fae0 	bl	8002730 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <HAL_I2C_MspInit+0x98>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001178:	4a0b      	ldr	r2, [pc, #44]	@ (80011a8 <HAL_I2C_MspInit+0x98>)
 800117a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800117e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001180:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <HAL_I2C_MspInit+0x98>)
 8001182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	2100      	movs	r1, #0
 8001190:	201f      	movs	r0, #31
 8001192:	f001 fa04 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001196:	201f      	movs	r0, #31
 8001198:	f001 fa1d 	bl	80025d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800119c:	bf00      	nop
 800119e:	3728      	adds	r7, #40	@ 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40005400 	.word	0x40005400
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40020400 	.word	0x40020400

080011b0 <enable_multiplexers>:
    HAL_GPIO_WritePin(MUX_A_GPIO, MUX_A_PIN, (channel & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // A
    HAL_GPIO_WritePin(MUX_B_GPIO, MUX_B_PIN, (channel & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // B
    HAL_GPIO_WritePin(MUX_C_GPIO, MUX_C_PIN, (channel & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // C
}

void enable_multiplexers(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MUX_RC_EN_GPIO, MUX_RC_EN_PIN, GPIO_PIN_SET); // Enable CD74HC237E (assuming active high)
 80011b4:	2201      	movs	r2, #1
 80011b6:	2101      	movs	r1, #1
 80011b8:	4804      	ldr	r0, [pc, #16]	@ (80011cc <enable_multiplexers+0x1c>)
 80011ba:	f001 fc3d 	bl	8002a38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_EN_GPIO, MUX_EN_PIN, GPIO_PIN_SET); // Enable SN74HC138N (assuming active high)
 80011be:	2201      	movs	r2, #1
 80011c0:	2102      	movs	r1, #2
 80011c2:	4802      	ldr	r0, [pc, #8]	@ (80011cc <enable_multiplexers+0x1c>)
 80011c4:	f001 fc38 	bl	8002a38 <HAL_GPIO_WritePin>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40020400 	.word	0x40020400

080011d0 <disable_multiplexers>:

void disable_multiplexers(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MUX_RC_EN_GPIO, MUX_RC_EN_PIN, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2101      	movs	r1, #1
 80011d8:	4804      	ldr	r0, [pc, #16]	@ (80011ec <disable_multiplexers+0x1c>)
 80011da:	f001 fc2d 	bl	8002a38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_EN_GPIO, MUX_EN_PIN, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2102      	movs	r1, #2
 80011e2:	4802      	ldr	r0, [pc, #8]	@ (80011ec <disable_multiplexers+0x1c>)
 80011e4:	f001 fc28 	bl	8002a38 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40020400 	.word	0x40020400

080011f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011f6:	f001 f861 	bl	80022bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fa:	f000 f897 	bl	800132c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011fe:	f7ff fef9 	bl	8000ff4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001202:	f000 fe09 	bl	8001e18 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001206:	f000 fea7 	bl	8001f58 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800120a:	f000 ffb3 	bl	8002174 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800120e:	f7ff ff51 	bl	80010b4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001218:	4839      	ldr	r0, [pc, #228]	@ (8001300 <main+0x110>)
 800121a:	f001 fc0d 	bl	8002a38 <HAL_GPIO_WritePin>
  HAL_Delay(5000);
 800121e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001222:	f001 f8bd 	bl	80023a0 <HAL_Delay>

  while (MPU6050_Init(&hi2c1) == 1); // Initialise the MPU6050
 8001226:	bf00      	nop
 8001228:	4836      	ldr	r0, [pc, #216]	@ (8001304 <main+0x114>)
 800122a:	f000 f91f 	bl	800146c <MPU6050_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b01      	cmp	r3, #1
 8001232:	d0f9      	beq.n	8001228 <main+0x38>
  // calibrate MPU6050
  for(int interations = 0; interations < CALIB; interations++)
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	e016      	b.n	8001268 <main+0x78>
  {
	  MPU6050_Read_All(&hi2c1, &MPU6050);
 800123a:	4933      	ldr	r1, [pc, #204]	@ (8001308 <main+0x118>)
 800123c:	4831      	ldr	r0, [pc, #196]	@ (8001304 <main+0x114>)
 800123e:	f000 f96f 	bl	8001520 <MPU6050_Read_All>
	  Gz_mean += MPU6050.Gz;
 8001242:	4b31      	ldr	r3, [pc, #196]	@ (8001308 <main+0x118>)
 8001244:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001248:	4b30      	ldr	r3, [pc, #192]	@ (800130c <main+0x11c>)
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	f7ff f825 	bl	800029c <__adddf3>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	492d      	ldr	r1, [pc, #180]	@ (800130c <main+0x11c>)
 8001258:	e9c1 2300 	strd	r2, r3, [r1]
	  HAL_Delay(50);
 800125c:	2032      	movs	r0, #50	@ 0x32
 800125e:	f001 f89f 	bl	80023a0 <HAL_Delay>
  for(int interations = 0; interations < CALIB; interations++)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3301      	adds	r3, #1
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b31      	cmp	r3, #49	@ 0x31
 800126c:	dde5      	ble.n	800123a <main+0x4a>
  }
  Gz_mean /= CALIB;
 800126e:	4b27      	ldr	r3, [pc, #156]	@ (800130c <main+0x11c>)
 8001270:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001274:	f04f 0200 	mov.w	r2, #0
 8001278:	4b25      	ldr	r3, [pc, #148]	@ (8001310 <main+0x120>)
 800127a:	f7ff faef 	bl	800085c <__aeabi_ddiv>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4922      	ldr	r1, [pc, #136]	@ (800130c <main+0x11c>)
 8001284:	e9c1 2300 	strd	r2, r3, [r1]

  HAL_TIM_PWM_Init(&htim1);
 8001288:	4822      	ldr	r0, [pc, #136]	@ (8001314 <main+0x124>)
 800128a:	f003 f856 	bl	800433a <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Init(&htim2);
 800128e:	4822      	ldr	r0, [pc, #136]	@ (8001318 <main+0x128>)
 8001290:	f003 f853 	bl	800433a <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001294:	2100      	movs	r1, #0
 8001296:	481f      	ldr	r0, [pc, #124]	@ (8001314 <main+0x124>)
 8001298:	f003 f8a8 	bl	80043ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800129c:	2108      	movs	r1, #8
 800129e:	481e      	ldr	r0, [pc, #120]	@ (8001318 <main+0x128>)
 80012a0:	f003 f8a4 	bl	80043ec <HAL_TIM_PWM_Start>
  TIM1->CR1 = 0x01;
 80012a4:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <main+0x12c>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	601a      	str	r2, [r3, #0]
  TIM2->CR1 = 0x01;
 80012aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012ae:	2201      	movs	r2, #1
 80012b0:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, sizeof(UART1_rxBuffer));
 80012b2:	2201      	movs	r2, #1
 80012b4:	491a      	ldr	r1, [pc, #104]	@ (8001320 <main+0x130>)
 80012b6:	481b      	ldr	r0, [pc, #108]	@ (8001324 <main+0x134>)
 80012b8:	f003 feab 	bl	8005012 <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c2:	480f      	ldr	r0, [pc, #60]	@ (8001300 <main+0x110>)
 80012c4:	f001 fbb8 	bl	8002a38 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  disable_multiplexers();
 80012c8:	f7ff ff82 	bl	80011d0 <disable_multiplexers>
  HAL_Delay(5000);
 80012cc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80012d0:	f001 f866 	bl	80023a0 <HAL_Delay>

  while (1)
  {
	  HAL_GPIO_WritePin(MUX_A_GPIO, MUX_A_PIN, GPIO_PIN_RESET);  // A
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4813      	ldr	r0, [pc, #76]	@ (8001328 <main+0x138>)
 80012da:	f001 fbad 	bl	8002a38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MUX_B_GPIO, MUX_B_PIN, GPIO_PIN_RESET);  // B
 80012de:	2200      	movs	r2, #0
 80012e0:	2110      	movs	r1, #16
 80012e2:	4811      	ldr	r0, [pc, #68]	@ (8001328 <main+0x138>)
 80012e4:	f001 fba8 	bl	8002a38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MUX_C_GPIO, MUX_C_PIN, GPIO_PIN_RESET);  // C
 80012e8:	2200      	movs	r2, #0
 80012ea:	2120      	movs	r1, #32
 80012ec:	480e      	ldr	r0, [pc, #56]	@ (8001328 <main+0x138>)
 80012ee:	f001 fba3 	bl	8002a38 <HAL_GPIO_WritePin>
	  enable_multiplexers();
 80012f2:	f7ff ff5d 	bl	80011b0 <enable_multiplexers>
	  HAL_Delay(100);
 80012f6:	2064      	movs	r0, #100	@ 0x64
 80012f8:	f001 f852 	bl	80023a0 <HAL_Delay>
	  HAL_GPIO_WritePin(MUX_A_GPIO, MUX_A_PIN, GPIO_PIN_RESET);  // A
 80012fc:	bf00      	nop
 80012fe:	e7e9      	b.n	80012d4 <main+0xe4>
 8001300:	40020800 	.word	0x40020800
 8001304:	20000294 	.word	0x20000294
 8001308:	200002e8 	.word	0x200002e8
 800130c:	20000348 	.word	0x20000348
 8001310:	40490000 	.word	0x40490000
 8001314:	2000037c 	.word	0x2000037c
 8001318:	200003c4 	.word	0x200003c4
 800131c:	40010000 	.word	0x40010000
 8001320:	20000370 	.word	0x20000370
 8001324:	2000040c 	.word	0x2000040c
 8001328:	40020400 	.word	0x40020400

0800132c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b094      	sub	sp, #80	@ 0x50
 8001330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001332:	f107 0320 	add.w	r3, r7, #32
 8001336:	2230      	movs	r2, #48	@ 0x30
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f005 fd25 	bl	8006d8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001340:	f107 030c 	add.w	r3, r7, #12
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001350:	2300      	movs	r3, #0
 8001352:	60bb      	str	r3, [r7, #8]
 8001354:	4b28      	ldr	r3, [pc, #160]	@ (80013f8 <SystemClock_Config+0xcc>)
 8001356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001358:	4a27      	ldr	r2, [pc, #156]	@ (80013f8 <SystemClock_Config+0xcc>)
 800135a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800135e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001360:	4b25      	ldr	r3, [pc, #148]	@ (80013f8 <SystemClock_Config+0xcc>)
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800136c:	2300      	movs	r3, #0
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <SystemClock_Config+0xd0>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001378:	4a20      	ldr	r2, [pc, #128]	@ (80013fc <SystemClock_Config+0xd0>)
 800137a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <SystemClock_Config+0xd0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800138c:	2301      	movs	r3, #1
 800138e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001390:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001394:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001396:	2302      	movs	r3, #2
 8001398:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800139a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800139e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 20;
 80013a0:	2314      	movs	r3, #20
 80013a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013a8:	2302      	movs	r3, #2
 80013aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013ac:	2304      	movs	r3, #4
 80013ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b0:	f107 0320 	add.w	r3, r7, #32
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 fb19 	bl	80039ec <HAL_RCC_OscConfig>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013c0:	f000 f84e 	bl	8001460 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013c4:	230f      	movs	r3, #15
 80013c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c8:	2302      	movs	r3, #2
 80013ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	2102      	movs	r1, #2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f002 fd7b 	bl	8003edc <HAL_RCC_ClockConfig>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80013ec:	f000 f838 	bl	8001460 <Error_Handler>
  }
}
 80013f0:	bf00      	nop
 80013f2:	3750      	adds	r7, #80	@ 0x50
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40007000 	.word	0x40007000

08001400 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);


  rx_buffer[rx_buffer_index++] = UART1_rxBuffer[0];
 8001408:	4b10      	ldr	r3, [pc, #64]	@ (800144c <HAL_UART_RxCpltCallback+0x4c>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	1c5a      	adds	r2, r3, #1
 800140e:	b2d1      	uxtb	r1, r2
 8001410:	4a0e      	ldr	r2, [pc, #56]	@ (800144c <HAL_UART_RxCpltCallback+0x4c>)
 8001412:	7011      	strb	r1, [r2, #0]
 8001414:	461a      	mov	r2, r3
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <HAL_UART_RxCpltCallback+0x50>)
 8001418:	7819      	ldrb	r1, [r3, #0]
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <HAL_UART_RxCpltCallback+0x54>)
 800141c:	5499      	strb	r1, [r3, r2]

  if ((UART1_rxBuffer[0] == '\r') || rx_buffer_index > 30) // end of data
 800141e:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <HAL_UART_RxCpltCallback+0x50>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b0d      	cmp	r3, #13
 8001424:	d003      	beq.n	800142e <HAL_UART_RxCpltCallback+0x2e>
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <HAL_UART_RxCpltCallback+0x4c>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b1e      	cmp	r3, #30
 800142c:	d905      	bls.n	800143a <HAL_UART_RxCpltCallback+0x3a>
  {
	  rx_buffer_index = 0;
 800142e:	4b07      	ldr	r3, [pc, #28]	@ (800144c <HAL_UART_RxCpltCallback+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
	  USART_recive = 1;
 8001434:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <HAL_UART_RxCpltCallback+0x58>)
 8001436:	2201      	movs	r2, #1
 8001438:	701a      	strb	r2, [r3, #0]
  }
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, sizeof(UART1_rxBuffer));
 800143a:	2201      	movs	r2, #1
 800143c:	4904      	ldr	r1, [pc, #16]	@ (8001450 <HAL_UART_RxCpltCallback+0x50>)
 800143e:	4807      	ldr	r0, [pc, #28]	@ (800145c <HAL_UART_RxCpltCallback+0x5c>)
 8001440:	f003 fde7 	bl	8005012 <HAL_UART_Receive_IT>
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000036e 	.word	0x2000036e
 8001450:	20000370 	.word	0x20000370
 8001454:	20000350 	.word	0x20000350
 8001458:	2000036f 	.word	0x2000036f
 800145c:	2000040c 	.word	0x2000040c

08001460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <Error_Handler+0x8>

0800146c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af04      	add	r7, sp, #16
 8001472:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001474:	2364      	movs	r3, #100	@ 0x64
 8001476:	9302      	str	r3, [sp, #8]
 8001478:	2301      	movs	r3, #1
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	f107 030f 	add.w	r3, r7, #15
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2301      	movs	r3, #1
 8001484:	2275      	movs	r2, #117	@ 0x75
 8001486:	21d0      	movs	r1, #208	@ 0xd0
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f001 fd2d 	bl	8002ee8 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2b68      	cmp	r3, #104	@ 0x68
 8001492:	d13d      	bne.n	8001510 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001498:	2364      	movs	r3, #100	@ 0x64
 800149a:	9302      	str	r3, [sp, #8]
 800149c:	2301      	movs	r3, #1
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	f107 030e 	add.w	r3, r7, #14
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2301      	movs	r3, #1
 80014a8:	226b      	movs	r2, #107	@ 0x6b
 80014aa:	21d0      	movs	r1, #208	@ 0xd0
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f001 fc21 	bl	8002cf4 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80014b2:	2307      	movs	r3, #7
 80014b4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80014b6:	2364      	movs	r3, #100	@ 0x64
 80014b8:	9302      	str	r3, [sp, #8]
 80014ba:	2301      	movs	r3, #1
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	f107 030e 	add.w	r3, r7, #14
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2301      	movs	r3, #1
 80014c6:	2219      	movs	r2, #25
 80014c8:	21d0      	movs	r1, #208	@ 0xd0
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f001 fc12 	bl	8002cf4 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80014d0:	2300      	movs	r3, #0
 80014d2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80014d4:	2364      	movs	r3, #100	@ 0x64
 80014d6:	9302      	str	r3, [sp, #8]
 80014d8:	2301      	movs	r3, #1
 80014da:	9301      	str	r3, [sp, #4]
 80014dc:	f107 030e 	add.w	r3, r7, #14
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2301      	movs	r3, #1
 80014e4:	221c      	movs	r2, #28
 80014e6:	21d0      	movs	r1, #208	@ 0xd0
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f001 fc03 	bl	8002cf4 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 80014ee:	2300      	movs	r3, #0
 80014f0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80014f2:	2364      	movs	r3, #100	@ 0x64
 80014f4:	9302      	str	r3, [sp, #8]
 80014f6:	2301      	movs	r3, #1
 80014f8:	9301      	str	r3, [sp, #4]
 80014fa:	f107 030e 	add.w	r3, r7, #14
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2301      	movs	r3, #1
 8001502:	221b      	movs	r2, #27
 8001504:	21d0      	movs	r1, #208	@ 0xd0
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f001 fbf4 	bl	8002cf4 <HAL_I2C_Mem_Write>
        return 0;
 800150c:	2300      	movs	r3, #0
 800150e:	e000      	b.n	8001512 <MPU6050_Init+0xa6>
    }
    return 1;
 8001510:	2301      	movs	r3, #1
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	0000      	movs	r0, r0
 800151c:	0000      	movs	r0, r0
	...

08001520 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001524:	b094      	sub	sp, #80	@ 0x50
 8001526:	af04      	add	r7, sp, #16
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800152c:	2364      	movs	r3, #100	@ 0x64
 800152e:	9302      	str	r3, [sp, #8]
 8001530:	230e      	movs	r3, #14
 8001532:	9301      	str	r3, [sp, #4]
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	2301      	movs	r3, #1
 800153c:	223b      	movs	r2, #59	@ 0x3b
 800153e:	21d0      	movs	r1, #208	@ 0xd0
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f001 fcd1 	bl	8002ee8 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001546:	7a3b      	ldrb	r3, [r7, #8]
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b21a      	sxth	r2, r3
 800154c:	7a7b      	ldrb	r3, [r7, #9]
 800154e:	b21b      	sxth	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b21a      	sxth	r2, r3
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001558:	7abb      	ldrb	r3, [r7, #10]
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	b21a      	sxth	r2, r3
 800155e:	7afb      	ldrb	r3, [r7, #11]
 8001560:	b21b      	sxth	r3, r3
 8001562:	4313      	orrs	r3, r2
 8001564:	b21a      	sxth	r2, r3
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800156a:	7b3b      	ldrb	r3, [r7, #12]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7b7b      	ldrb	r3, [r7, #13]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800157c:	7bbb      	ldrb	r3, [r7, #14]
 800157e:	021b      	lsls	r3, r3, #8
 8001580:	b21a      	sxth	r2, r3
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800158a:	7c3b      	ldrb	r3, [r7, #16]
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	b21a      	sxth	r2, r3
 8001590:	7c7b      	ldrb	r3, [r7, #17]
 8001592:	b21b      	sxth	r3, r3
 8001594:	4313      	orrs	r3, r2
 8001596:	b21a      	sxth	r2, r3
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800159c:	7cbb      	ldrb	r3, [r7, #18]
 800159e:	021b      	lsls	r3, r3, #8
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	7cfb      	ldrb	r3, [r7, #19]
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 80015ae:	7d3b      	ldrb	r3, [r7, #20]
 80015b0:	021b      	lsls	r3, r3, #8
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	7d7b      	ldrb	r3, [r7, #21]
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	4313      	orrs	r3, r2
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe ffb4 	bl	8000534 <__aeabi_i2d>
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	4bbd      	ldr	r3, [pc, #756]	@ (80018c8 <MPU6050_Read_All+0x3a8>)
 80015d2:	f7ff f943 	bl	800085c <__aeabi_ddiv>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	6839      	ldr	r1, [r7, #0]
 80015dc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe ffa4 	bl	8000534 <__aeabi_i2d>
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	4bb5      	ldr	r3, [pc, #724]	@ (80018c8 <MPU6050_Read_All+0x3a8>)
 80015f2:	f7ff f933 	bl	800085c <__aeabi_ddiv>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	6839      	ldr	r1, [r7, #0]
 80015fc:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ff94 	bl	8000534 <__aeabi_i2d>
 800160c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80018b0 <MPU6050_Read_All+0x390>)
 800160e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001612:	f7ff f923 	bl	800085c <__aeabi_ddiv>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	6839      	ldr	r1, [r7, #0]
 800161c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001620:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001624:	ee07 3a90 	vmov	s15, r3
 8001628:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800162c:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 80018cc <MPU6050_Read_All+0x3ac>
 8001630:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001634:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 80018d0 <MPU6050_Read_All+0x3b0>
 8001638:	ee77 7a87 	vadd.f32	s15, s15, s14
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff73 	bl	8000534 <__aeabi_i2d>
 800164e:	a39a      	add	r3, pc, #616	@ (adr r3, 80018b8 <MPU6050_Read_All+0x398>)
 8001650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001654:	f7ff f902 	bl	800085c <__aeabi_ddiv>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	6839      	ldr	r1, [r7, #0]
 800165e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff63 	bl	8000534 <__aeabi_i2d>
 800166e:	a392      	add	r3, pc, #584	@ (adr r3, 80018b8 <MPU6050_Read_All+0x398>)
 8001670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001674:	f7ff f8f2 	bl	800085c <__aeabi_ddiv>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	6839      	ldr	r1, [r7, #0]
 800167e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe ff53 	bl	8000534 <__aeabi_i2d>
 800168e:	a38a      	add	r3, pc, #552	@ (adr r3, 80018b8 <MPU6050_Read_All+0x398>)
 8001690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001694:	f7ff f8e2 	bl	800085c <__aeabi_ddiv>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	6839      	ldr	r1, [r7, #0]
 800169e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 80016a2:	f000 fe71 	bl	8002388 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	4b8a      	ldr	r3, [pc, #552]	@ (80018d4 <MPU6050_Read_All+0x3b4>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe ff30 	bl	8000514 <__aeabi_ui2d>
 80016b4:	f04f 0200 	mov.w	r2, #0
 80016b8:	4b87      	ldr	r3, [pc, #540]	@ (80018d8 <MPU6050_Read_All+0x3b8>)
 80016ba:	f7ff f8cf 	bl	800085c <__aeabi_ddiv>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 80016c6:	f000 fe5f 	bl	8002388 <HAL_GetTick>
 80016ca:	4603      	mov	r3, r0
 80016cc:	4a81      	ldr	r2, [pc, #516]	@ (80018d4 <MPU6050_Read_All+0x3b4>)
 80016ce:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d6:	461a      	mov	r2, r3
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016de:	fb03 f202 	mul.w	r2, r3, r2
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016e8:	4619      	mov	r1, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016f0:	fb01 f303 	mul.w	r3, r1, r3
 80016f4:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe ff1c 	bl	8000534 <__aeabi_i2d>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	ec43 2b10 	vmov	d0, r2, r3
 8001704:	f008 ff18 	bl	800a538 <sqrt>
 8001708:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001718:	f7ff f9de 	bl	8000ad8 <__aeabi_dcmpeq>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d11f      	bne.n	8001762 <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff03 	bl	8000534 <__aeabi_i2d>
 800172e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001732:	f7ff f893 	bl	800085c <__aeabi_ddiv>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	ec43 2b17 	vmov	d7, r2, r3
 800173e:	eeb0 0a47 	vmov.f32	s0, s14
 8001742:	eef0 0a67 	vmov.f32	s1, s15
 8001746:	f008 ff23 	bl	800a590 <atan>
 800174a:	ec51 0b10 	vmov	r0, r1, d0
 800174e:	a35c      	add	r3, pc, #368	@ (adr r3, 80018c0 <MPU6050_Read_All+0x3a0>)
 8001750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001754:	f7fe ff58 	bl	8000608 <__aeabi_dmul>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001760:	e005      	b.n	800176e <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8001762:	f04f 0200 	mov.w	r2, #0
 8001766:	f04f 0300 	mov.w	r3, #0
 800176a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001774:	425b      	negs	r3, r3
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fedc 	bl	8000534 <__aeabi_i2d>
 800177c:	4682      	mov	sl, r0
 800177e:	468b      	mov	fp, r1
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fed4 	bl	8000534 <__aeabi_i2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	ec43 2b11 	vmov	d1, r2, r3
 8001794:	ec4b ab10 	vmov	d0, sl, fp
 8001798:	f008 fecc 	bl	800a534 <atan2>
 800179c:	ec51 0b10 	vmov	r0, r1, d0
 80017a0:	a347      	add	r3, pc, #284	@ (adr r3, 80018c0 <MPU6050_Read_All+0x3a0>)
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	f7fe ff2f 	bl	8000608 <__aeabi_dmul>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	4b49      	ldr	r3, [pc, #292]	@ (80018dc <MPU6050_Read_All+0x3bc>)
 80017b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017bc:	f7ff f996 	bl	8000aec <__aeabi_dcmplt>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00a      	beq.n	80017dc <MPU6050_Read_All+0x2bc>
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	4b43      	ldr	r3, [pc, #268]	@ (80018e0 <MPU6050_Read_All+0x3c0>)
 80017d2:	f7ff f9a9 	bl	8000b28 <__aeabi_dcmpgt>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d114      	bne.n	8001806 <MPU6050_Read_All+0x2e6>
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	4b3f      	ldr	r3, [pc, #252]	@ (80018e0 <MPU6050_Read_All+0x3c0>)
 80017e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017e6:	f7ff f99f 	bl	8000b28 <__aeabi_dcmpgt>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d015      	beq.n	800181c <MPU6050_Read_All+0x2fc>
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	4b38      	ldr	r3, [pc, #224]	@ (80018dc <MPU6050_Read_All+0x3bc>)
 80017fc:	f7ff f976 	bl	8000aec <__aeabi_dcmplt>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00a      	beq.n	800181c <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8001806:	4937      	ldr	r1, [pc, #220]	@ (80018e4 <MPU6050_Read_All+0x3c4>)
 8001808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800180c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001810:	6839      	ldr	r1, [r7, #0]
 8001812:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001816:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800181a:	e014      	b.n	8001846 <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8001822:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8001826:	eeb0 1a47 	vmov.f32	s2, s14
 800182a:	eef0 1a67 	vmov.f32	s3, s15
 800182e:	ed97 0b06 	vldr	d0, [r7, #24]
 8001832:	482c      	ldr	r0, [pc, #176]	@ (80018e4 <MPU6050_Read_All+0x3c4>)
 8001834:	f000 f85a 	bl	80018ec <Kalman_getAngle>
 8001838:	eeb0 7a40 	vmov.f32	s14, s0
 800183c:	eef0 7a60 	vmov.f32	s15, s1
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800184c:	4690      	mov	r8, r2
 800184e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	4b22      	ldr	r3, [pc, #136]	@ (80018e0 <MPU6050_Read_All+0x3c0>)
 8001858:	4640      	mov	r0, r8
 800185a:	4649      	mov	r1, r9
 800185c:	f7ff f964 	bl	8000b28 <__aeabi_dcmpgt>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d008      	beq.n	8001878 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800186c:	4614      	mov	r4, r2
 800186e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800187e:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8001882:	eeb0 1a47 	vmov.f32	s2, s14
 8001886:	eef0 1a67 	vmov.f32	s3, s15
 800188a:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800188e:	4816      	ldr	r0, [pc, #88]	@ (80018e8 <MPU6050_Read_All+0x3c8>)
 8001890:	f000 f82c 	bl	80018ec <Kalman_getAngle>
 8001894:	eeb0 7a40 	vmov.f32	s14, s0
 8001898:	eef0 7a60 	vmov.f32	s15, s1
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48
}
 80018a2:	bf00      	nop
 80018a4:	3740      	adds	r7, #64	@ 0x40
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018ac:	f3af 8000 	nop.w
 80018b0:	00000000 	.word	0x00000000
 80018b4:	40cc2900 	.word	0x40cc2900
 80018b8:	00000000 	.word	0x00000000
 80018bc:	40606000 	.word	0x40606000
 80018c0:	1a63c1f8 	.word	0x1a63c1f8
 80018c4:	404ca5dc 	.word	0x404ca5dc
 80018c8:	40d00000 	.word	0x40d00000
 80018cc:	43aa0000 	.word	0x43aa0000
 80018d0:	42121eb8 	.word	0x42121eb8
 80018d4:	20000374 	.word	0x20000374
 80018d8:	408f4000 	.word	0x408f4000
 80018dc:	c0568000 	.word	0xc0568000
 80018e0:	40568000 	.word	0x40568000
 80018e4:	20000048 	.word	0x20000048
 80018e8:	20000000 	.word	0x20000000

080018ec <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 80018ec:	b5b0      	push	{r4, r5, r7, lr}
 80018ee:	b096      	sub	sp, #88	@ 0x58
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	61f8      	str	r0, [r7, #28]
 80018f4:	ed87 0b04 	vstr	d0, [r7, #16]
 80018f8:	ed87 1b02 	vstr	d1, [r7, #8]
 80018fc:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001906:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800190a:	f7fe fcc5 	bl	8000298 <__aeabi_dsub>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800191c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001920:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001924:	f7fe fe70 	bl	8000608 <__aeabi_dmul>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4620      	mov	r0, r4
 800192e:	4629      	mov	r1, r5
 8001930:	f7fe fcb4 	bl	800029c <__adddf3>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	69f9      	ldr	r1, [r7, #28]
 800193a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800194a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800194e:	f7fe fe5b 	bl	8000608 <__aeabi_dmul>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001960:	f7fe fc9a 	bl	8000298 <__aeabi_dsub>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4610      	mov	r0, r2
 800196a:	4619      	mov	r1, r3
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001972:	f7fe fc91 	bl	8000298 <__aeabi_dsub>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001984:	f7fe fc8a 	bl	800029c <__adddf3>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4610      	mov	r0, r2
 800198e:	4619      	mov	r1, r3
 8001990:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001994:	f7fe fe38 	bl	8000608 <__aeabi_dmul>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4620      	mov	r0, r4
 800199e:	4629      	mov	r1, r5
 80019a0:	f7fe fc7c 	bl	800029c <__adddf3>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	69f9      	ldr	r1, [r7, #28]
 80019aa:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80019ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019be:	f7fe fe23 	bl	8000608 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4620      	mov	r0, r4
 80019c8:	4629      	mov	r1, r5
 80019ca:	f7fe fc65 	bl	8000298 <__aeabi_dsub>
 80019ce:	4602      	mov	r2, r0
 80019d0:	460b      	mov	r3, r1
 80019d2:	69f9      	ldr	r1, [r7, #28]
 80019d4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80019e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019e8:	f7fe fe0e 	bl	8000608 <__aeabi_dmul>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4620      	mov	r0, r4
 80019f2:	4629      	mov	r1, r5
 80019f4:	f7fe fc50 	bl	8000298 <__aeabi_dsub>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	69f9      	ldr	r1, [r7, #28]
 80019fe:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a12:	f7fe fdf9 	bl	8000608 <__aeabi_dmul>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	4629      	mov	r1, r5
 8001a1e:	f7fe fc3d 	bl	800029c <__adddf3>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	69f9      	ldr	r1, [r7, #28]
 8001a28:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a38:	f7fe fc30 	bl	800029c <__adddf3>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001a4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001a4e:	f7fe ff05 	bl	800085c <__aeabi_ddiv>
 8001a52:	4602      	mov	r2, r0
 8001a54:	460b      	mov	r3, r1
 8001a56:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001a60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001a64:	f7fe fefa 	bl	800085c <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a7a:	f7fe fc0d 	bl	8000298 <__aeabi_dsub>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a8c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a90:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a94:	f7fe fdb8 	bl	8000608 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	f7fe fbfc 	bl	800029c <__adddf3>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	69f9      	ldr	r1, [r7, #28]
 8001aaa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001ab4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ab8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001abc:	f7fe fda4 	bl	8000608 <__aeabi_dmul>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	f7fe fbe8 	bl	800029c <__adddf3>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	69f9      	ldr	r1, [r7, #28]
 8001ad2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001adc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001ae6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001af0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001af4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001af8:	f7fe fd86 	bl	8000608 <__aeabi_dmul>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	4620      	mov	r0, r4
 8001b02:	4629      	mov	r1, r5
 8001b04:	f7fe fbc8 	bl	8000298 <__aeabi_dsub>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	69f9      	ldr	r1, [r7, #28]
 8001b0e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001b18:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b1c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b20:	f7fe fd72 	bl	8000608 <__aeabi_dmul>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4620      	mov	r0, r4
 8001b2a:	4629      	mov	r1, r5
 8001b2c:	f7fe fbb4 	bl	8000298 <__aeabi_dsub>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	69f9      	ldr	r1, [r7, #28]
 8001b36:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001b40:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001b48:	f7fe fd5e 	bl	8000608 <__aeabi_dmul>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4620      	mov	r0, r4
 8001b52:	4629      	mov	r1, r5
 8001b54:	f7fe fba0 	bl	8000298 <__aeabi_dsub>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	69f9      	ldr	r1, [r7, #28]
 8001b5e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001b68:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b70:	f7fe fd4a 	bl	8000608 <__aeabi_dmul>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4620      	mov	r0, r4
 8001b7a:	4629      	mov	r1, r5
 8001b7c:	f7fe fb8c 	bl	8000298 <__aeabi_dsub>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	69f9      	ldr	r1, [r7, #28]
 8001b86:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b90:	ec43 2b17 	vmov	d7, r2, r3
};
 8001b94:	eeb0 0a47 	vmov.f32	s0, s14
 8001b98:	eef0 0a67 	vmov.f32	s1, s15
 8001b9c:	3758      	adds	r7, #88	@ 0x58
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	4b10      	ldr	r3, [pc, #64]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bba:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	603b      	str	r3, [r7, #0]
 8001bca:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	4a08      	ldr	r2, [pc, #32]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <HAL_MspInit+0x4c>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40023800 	.word	0x40023800

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <NMI_Handler+0x4>

08001bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <HardFault_Handler+0x4>

08001c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <MemManage_Handler+0x4>

08001c0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <BusFault_Handler+0x4>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <UsageFault_Handler+0x4>

08001c1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4a:	f000 fb89 	bl	8002360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c58:	4802      	ldr	r0, [pc, #8]	@ (8001c64 <USART1_IRQHandler+0x10>)
 8001c5a:	f003 fa0b 	bl	8005074 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	2000040c 	.word	0x2000040c

08001c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <_kill>:

int _kill(int pid, int sig)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c82:	f005 f8d5 	bl	8006e30 <__errno>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2216      	movs	r2, #22
 8001c8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_exit>:

void _exit (int status)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ffe7 	bl	8001c78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <_exit+0x12>

08001cae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e00a      	b.n	8001cd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cc0:	f3af 8000 	nop.w
 8001cc4:	4601      	mov	r1, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	60ba      	str	r2, [r7, #8]
 8001ccc:	b2ca      	uxtb	r2, r1
 8001cce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	dbf0      	blt.n	8001cc0 <_read+0x12>
  }

  return len;
 8001cde:	687b      	ldr	r3, [r7, #4]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	e009      	b.n	8001d0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	60ba      	str	r2, [r7, #8]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	dbf1      	blt.n	8001cfa <_write+0x12>
  }
  return len;
 8001d16:	687b      	ldr	r3, [r7, #4]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_close>:

int _close(int file)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d48:	605a      	str	r2, [r3, #4]
  return 0;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_isatty>:

int _isatty(int file)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d60:	2301      	movs	r3, #1
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b085      	sub	sp, #20
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d90:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <_sbrk+0x5c>)
 8001d92:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <_sbrk+0x60>)
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <_sbrk+0x64>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	@ (8001df0 <_sbrk+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d207      	bcs.n	8001dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db8:	f005 f83a 	bl	8006e30 <__errno>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e009      	b.n	8001ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dce:	4b07      	ldr	r3, [pc, #28]	@ (8001dec <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4a05      	ldr	r2, [pc, #20]	@ (8001dec <_sbrk+0x64>)
 8001dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dda:	68fb      	ldr	r3, [r7, #12]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20010000 	.word	0x20010000
 8001de8:	00000400 	.word	0x00000400
 8001dec:	20000378 	.word	0x20000378
 8001df0:	200005a0 	.word	0x200005a0

08001df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df8:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <SystemInit+0x20>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <SystemInit+0x20>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b096      	sub	sp, #88	@ 0x58
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e1e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e2c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
 8001e44:	611a      	str	r2, [r3, #16]
 8001e46:	615a      	str	r2, [r3, #20]
 8001e48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	2220      	movs	r2, #32
 8001e4e:	2100      	movs	r1, #0
 8001e50:	4618      	mov	r0, r3
 8001e52:	f004 ff9a 	bl	8006d8a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e56:	4b3e      	ldr	r3, [pc, #248]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e58:	4a3e      	ldr	r2, [pc, #248]	@ (8001f54 <MX_TIM1_Init+0x13c>)
 8001e5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 39;
 8001e5c:	4b3c      	ldr	r3, [pc, #240]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e5e:	2227      	movs	r2, #39	@ 0x27
 8001e60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b3b      	ldr	r3, [pc, #236]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40000;
 8001e68:	4b39      	ldr	r3, [pc, #228]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e6a:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001e6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e70:	4b37      	ldr	r3, [pc, #220]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e76:	4b36      	ldr	r3, [pc, #216]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7c:	4b34      	ldr	r3, [pc, #208]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e82:	4833      	ldr	r0, [pc, #204]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001e84:	f002 fa0a 	bl	800429c <HAL_TIM_Base_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001e8e:	f7ff fae7 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e98:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	482c      	ldr	r0, [pc, #176]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001ea0:	f002 fc16 	bl	80046d0 <HAL_TIM_ConfigClockSource>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001eaa:	f7ff fad9 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001eae:	4828      	ldr	r0, [pc, #160]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001eb0:	f002 fa43 	bl	800433a <HAL_TIM_PWM_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001eba:	f7ff fad1 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ec6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4820      	ldr	r0, [pc, #128]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001ece:	f002 ff93 	bl	8004df8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ed8:	f7ff fac2 	bl	8001460 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001edc:	2360      	movs	r3, #96	@ 0x60
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ef8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001efc:	2200      	movs	r2, #0
 8001efe:	4619      	mov	r1, r3
 8001f00:	4813      	ldr	r0, [pc, #76]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001f02:	f002 fb23 	bl	800454c <HAL_TIM_PWM_ConfigChannel>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001f0c:	f7ff faa8 	bl	8001460 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f2e:	1d3b      	adds	r3, r7, #4
 8001f30:	4619      	mov	r1, r3
 8001f32:	4807      	ldr	r0, [pc, #28]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001f34:	f002 ffce 	bl	8004ed4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001f3e:	f7ff fa8f 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f42:	4803      	ldr	r0, [pc, #12]	@ (8001f50 <MX_TIM1_Init+0x138>)
 8001f44:	f000 f8b4 	bl	80020b0 <HAL_TIM_MspPostInit>

}
 8001f48:	bf00      	nop
 8001f4a:	3758      	adds	r7, #88	@ 0x58
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	2000037c 	.word	0x2000037c
 8001f54:	40010000 	.word	0x40010000

08001f58 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08e      	sub	sp, #56	@ 0x38
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f6c:	f107 0320 	add.w	r3, r7, #32
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
 8001f84:	615a      	str	r2, [r3, #20]
 8001f86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f88:	4b2d      	ldr	r3, [pc, #180]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001f8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39;
 8001f90:	4b2b      	ldr	r3, [pc, #172]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001f92:	2227      	movs	r2, #39	@ 0x27
 8001f94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f96:	4b2a      	ldr	r3, [pc, #168]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000;
 8001f9c:	4b28      	ldr	r3, [pc, #160]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001f9e:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001fa2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa4:	4b26      	ldr	r3, [pc, #152]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001faa:	4b25      	ldr	r3, [pc, #148]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fb0:	4823      	ldr	r0, [pc, #140]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001fb2:	f002 f973 	bl	800429c <HAL_TIM_Base_Init>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001fbc:	f7ff fa50 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	481c      	ldr	r0, [pc, #112]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001fce:	f002 fb7f 	bl	80046d0 <HAL_TIM_ConfigClockSource>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001fd8:	f7ff fa42 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fdc:	4818      	ldr	r0, [pc, #96]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001fde:	f002 f9ac 	bl	800433a <HAL_TIM_PWM_Init>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001fe8:	f7ff fa3a 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ff4:	f107 0320 	add.w	r3, r7, #32
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4811      	ldr	r0, [pc, #68]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8001ffc:	f002 fefc 	bl	8004df8 <HAL_TIMEx_MasterConfigSynchronization>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002006:	f7ff fa2b 	bl	8001460 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200a:	2360      	movs	r3, #96	@ 0x60
 800200c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	2208      	movs	r2, #8
 800201e:	4619      	mov	r1, r3
 8002020:	4807      	ldr	r0, [pc, #28]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8002022:	f002 fa93 	bl	800454c <HAL_TIM_PWM_ConfigChannel>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800202c:	f7ff fa18 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002030:	4803      	ldr	r0, [pc, #12]	@ (8002040 <MX_TIM2_Init+0xe8>)
 8002032:	f000 f83d 	bl	80020b0 <HAL_TIM_MspPostInit>

}
 8002036:	bf00      	nop
 8002038:	3738      	adds	r7, #56	@ 0x38
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	200003c4 	.word	0x200003c4

08002044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a15      	ldr	r2, [pc, #84]	@ (80020a8 <HAL_TIM_Base_MspInit+0x64>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10e      	bne.n	8002074 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	4b14      	ldr	r3, [pc, #80]	@ (80020ac <HAL_TIM_Base_MspInit+0x68>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205e:	4a13      	ldr	r2, [pc, #76]	@ (80020ac <HAL_TIM_Base_MspInit+0x68>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6453      	str	r3, [r2, #68]	@ 0x44
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <HAL_TIM_Base_MspInit+0x68>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002072:	e012      	b.n	800209a <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800207c:	d10d      	bne.n	800209a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <HAL_TIM_Base_MspInit+0x68>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	4a09      	ldr	r2, [pc, #36]	@ (80020ac <HAL_TIM_Base_MspInit+0x68>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6413      	str	r3, [r2, #64]	@ 0x40
 800208e:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <HAL_TIM_Base_MspInit+0x68>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	60bb      	str	r3, [r7, #8]
 8002098:	68bb      	ldr	r3, [r7, #8]
}
 800209a:	bf00      	nop
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40010000 	.word	0x40010000
 80020ac:	40023800 	.word	0x40023800

080020b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	@ 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a25      	ldr	r2, [pc, #148]	@ (8002164 <HAL_TIM_MspPostInit+0xb4>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d11f      	bne.n	8002112 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b24      	ldr	r3, [pc, #144]	@ (8002168 <HAL_TIM_MspPostInit+0xb8>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	4a23      	ldr	r2, [pc, #140]	@ (8002168 <HAL_TIM_MspPostInit+0xb8>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e2:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <HAL_TIM_MspPostInit+0xb8>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80020ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f4:	2302      	movs	r3, #2
 80020f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002100:	2301      	movs	r3, #1
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	4818      	ldr	r0, [pc, #96]	@ (800216c <HAL_TIM_MspPostInit+0xbc>)
 800210c:	f000 fb10 	bl	8002730 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002110:	e023      	b.n	800215a <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM2)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800211a:	d11e      	bne.n	800215a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <HAL_TIM_MspPostInit+0xb8>)
 8002122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002124:	4a10      	ldr	r2, [pc, #64]	@ (8002168 <HAL_TIM_MspPostInit+0xb8>)
 8002126:	f043 0302 	orr.w	r3, r3, #2
 800212a:	6313      	str	r3, [r2, #48]	@ 0x30
 800212c:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <HAL_TIM_MspPostInit+0xb8>)
 800212e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002138:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800213c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	2302      	movs	r3, #2
 8002140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800214a:	2301      	movs	r3, #1
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214e:	f107 0314 	add.w	r3, r7, #20
 8002152:	4619      	mov	r1, r3
 8002154:	4806      	ldr	r0, [pc, #24]	@ (8002170 <HAL_TIM_MspPostInit+0xc0>)
 8002156:	f000 faeb 	bl	8002730 <HAL_GPIO_Init>
}
 800215a:	bf00      	nop
 800215c:	3728      	adds	r7, #40	@ 0x28
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40010000 	.word	0x40010000
 8002168:	40023800 	.word	0x40023800
 800216c:	40020000 	.word	0x40020000
 8002170:	40020400 	.word	0x40020400

08002174 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002178:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 800217a:	4a12      	ldr	r2, [pc, #72]	@ (80021c4 <MX_USART1_UART_Init+0x50>)
 800217c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 8002180:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002184:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002186:	4b0e      	ldr	r3, [pc, #56]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 8002188:	2200      	movs	r2, #0
 800218a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800218c:	4b0c      	ldr	r3, [pc, #48]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 800218e:	2200      	movs	r2, #0
 8002190:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002192:	4b0b      	ldr	r3, [pc, #44]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002198:	4b09      	ldr	r3, [pc, #36]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 800219a:	220c      	movs	r2, #12
 800219c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219e:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021aa:	4805      	ldr	r0, [pc, #20]	@ (80021c0 <MX_USART1_UART_Init+0x4c>)
 80021ac:	f002 fee4 	bl	8004f78 <HAL_UART_Init>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021b6:	f7ff f953 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	2000040c 	.word	0x2000040c
 80021c4:	40011000 	.word	0x40011000

080021c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08a      	sub	sp, #40	@ 0x28
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d0:	f107 0314 	add.w	r3, r7, #20
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a1d      	ldr	r2, [pc, #116]	@ (800225c <HAL_UART_MspInit+0x94>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d134      	bne.n	8002254 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002260 <HAL_UART_MspInit+0x98>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002260 <HAL_UART_MspInit+0x98>)
 80021f4:	f043 0310 	orr.w	r3, r3, #16
 80021f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fa:	4b19      	ldr	r3, [pc, #100]	@ (8002260 <HAL_UART_MspInit+0x98>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	f003 0310 	and.w	r3, r3, #16
 8002202:	613b      	str	r3, [r7, #16]
 8002204:	693b      	ldr	r3, [r7, #16]


    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <HAL_UART_MspInit+0x98>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	4a14      	ldr	r2, [pc, #80]	@ (8002260 <HAL_UART_MspInit+0x98>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6313      	str	r3, [r2, #48]	@ 0x30
 8002216:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <HAL_UART_MspInit+0x98>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002222:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002230:	2303      	movs	r3, #3
 8002232:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002234:	2307      	movs	r3, #7
 8002236:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	4619      	mov	r1, r3
 800223e:	4809      	ldr	r0, [pc, #36]	@ (8002264 <HAL_UART_MspInit+0x9c>)
 8002240:	f000 fa76 	bl	8002730 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002244:	2200      	movs	r2, #0
 8002246:	2100      	movs	r1, #0
 8002248:	2025      	movs	r0, #37	@ 0x25
 800224a:	f000 f9a8 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800224e:	2025      	movs	r0, #37	@ 0x25
 8002250:	f000 f9c1 	bl	80025d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002254:	bf00      	nop
 8002256:	3728      	adds	r7, #40	@ 0x28
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40011000 	.word	0x40011000
 8002260:	40023800 	.word	0x40023800
 8002264:	40020000 	.word	0x40020000

08002268 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002268:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800226c:	480d      	ldr	r0, [pc, #52]	@ (80022a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800226e:	490e      	ldr	r1, [pc, #56]	@ (80022a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002270:	4a0e      	ldr	r2, [pc, #56]	@ (80022ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002274:	e002      	b.n	800227c <LoopCopyDataInit>

08002276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800227a:	3304      	adds	r3, #4

0800227c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800227c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800227e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002280:	d3f9      	bcc.n	8002276 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002282:	4a0b      	ldr	r2, [pc, #44]	@ (80022b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002284:	4c0b      	ldr	r4, [pc, #44]	@ (80022b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002288:	e001      	b.n	800228e <LoopFillZerobss>

0800228a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800228a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800228c:	3204      	adds	r2, #4

0800228e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800228e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002290:	d3fb      	bcc.n	800228a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002292:	f7ff fdaf 	bl	8001df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002296:	f004 fdd1 	bl	8006e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800229a:	f7fe ffa9 	bl	80011f0 <main>
  bx  lr    
 800229e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022a0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80022a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022a8:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 80022ac:	0800b0f8 	.word	0x0800b0f8
  ldr r2, =_sbss
 80022b0:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 80022b4:	200005a0 	.word	0x200005a0

080022b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022b8:	e7fe      	b.n	80022b8 <ADC_IRQHandler>
	...

080022bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022c0:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <HAL_Init+0x40>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0d      	ldr	r2, [pc, #52]	@ (80022fc <HAL_Init+0x40>)
 80022c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022cc:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <HAL_Init+0x40>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a0a      	ldr	r2, [pc, #40]	@ (80022fc <HAL_Init+0x40>)
 80022d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <HAL_Init+0x40>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a07      	ldr	r2, [pc, #28]	@ (80022fc <HAL_Init+0x40>)
 80022de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e4:	2003      	movs	r0, #3
 80022e6:	f000 f94f 	bl	8002588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ea:	200f      	movs	r0, #15
 80022ec:	f000 f808 	bl	8002300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022f0:	f7ff fc58 	bl	8001ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40023c00 	.word	0x40023c00

08002300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002308:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <HAL_InitTick+0x54>)
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4b12      	ldr	r3, [pc, #72]	@ (8002358 <HAL_InitTick+0x58>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	4619      	mov	r1, r3
 8002312:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002316:	fbb3 f3f1 	udiv	r3, r3, r1
 800231a:	fbb2 f3f3 	udiv	r3, r2, r3
 800231e:	4618      	mov	r0, r3
 8002320:	f000 f967 	bl	80025f2 <HAL_SYSTICK_Config>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e00e      	b.n	800234c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b0f      	cmp	r3, #15
 8002332:	d80a      	bhi.n	800234a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002334:	2200      	movs	r2, #0
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	f04f 30ff 	mov.w	r0, #4294967295
 800233c:	f000 f92f 	bl	800259e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002340:	4a06      	ldr	r2, [pc, #24]	@ (800235c <HAL_InitTick+0x5c>)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	e000      	b.n	800234c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
}
 800234c:	4618      	mov	r0, r3
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000090 	.word	0x20000090
 8002358:	20000098 	.word	0x20000098
 800235c:	20000094 	.word	0x20000094

08002360 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002364:	4b06      	ldr	r3, [pc, #24]	@ (8002380 <HAL_IncTick+0x20>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	461a      	mov	r2, r3
 800236a:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <HAL_IncTick+0x24>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4413      	add	r3, r2
 8002370:	4a04      	ldr	r2, [pc, #16]	@ (8002384 <HAL_IncTick+0x24>)
 8002372:	6013      	str	r3, [r2, #0]
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	20000098 	.word	0x20000098
 8002384:	20000450 	.word	0x20000450

08002388 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  return uwTick;
 800238c:	4b03      	ldr	r3, [pc, #12]	@ (800239c <HAL_GetTick+0x14>)
 800238e:	681b      	ldr	r3, [r3, #0]
}
 8002390:	4618      	mov	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	20000450 	.word	0x20000450

080023a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023a8:	f7ff ffee 	bl	8002388 <HAL_GetTick>
 80023ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b8:	d005      	beq.n	80023c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ba:	4b0a      	ldr	r3, [pc, #40]	@ (80023e4 <HAL_Delay+0x44>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4413      	add	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023c6:	bf00      	nop
 80023c8:	f7ff ffde 	bl	8002388 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d8f7      	bhi.n	80023c8 <HAL_Delay+0x28>
  {
  }
}
 80023d8:	bf00      	nop
 80023da:	bf00      	nop
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000098 	.word	0x20000098

080023e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f8:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <__NVIC_SetPriorityGrouping+0x44>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002404:	4013      	ands	r3, r2
 8002406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800241a:	4a04      	ldr	r2, [pc, #16]	@ (800242c <__NVIC_SetPriorityGrouping+0x44>)
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	60d3      	str	r3, [r2, #12]
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	e000ed00 	.word	0xe000ed00

08002430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002434:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <__NVIC_GetPriorityGrouping+0x18>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	0a1b      	lsrs	r3, r3, #8
 800243a:	f003 0307 	and.w	r3, r3, #7
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245a:	2b00      	cmp	r3, #0
 800245c:	db0b      	blt.n	8002476 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	f003 021f 	and.w	r2, r3, #31
 8002464:	4907      	ldr	r1, [pc, #28]	@ (8002484 <__NVIC_EnableIRQ+0x38>)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	095b      	lsrs	r3, r3, #5
 800246c:	2001      	movs	r0, #1
 800246e:	fa00 f202 	lsl.w	r2, r0, r2
 8002472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000e100 	.word	0xe000e100

08002488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	6039      	str	r1, [r7, #0]
 8002492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002498:	2b00      	cmp	r3, #0
 800249a:	db0a      	blt.n	80024b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	490c      	ldr	r1, [pc, #48]	@ (80024d4 <__NVIC_SetPriority+0x4c>)
 80024a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a6:	0112      	lsls	r2, r2, #4
 80024a8:	b2d2      	uxtb	r2, r2
 80024aa:	440b      	add	r3, r1
 80024ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024b0:	e00a      	b.n	80024c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	4908      	ldr	r1, [pc, #32]	@ (80024d8 <__NVIC_SetPriority+0x50>)
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	f003 030f 	and.w	r3, r3, #15
 80024be:	3b04      	subs	r3, #4
 80024c0:	0112      	lsls	r2, r2, #4
 80024c2:	b2d2      	uxtb	r2, r2
 80024c4:	440b      	add	r3, r1
 80024c6:	761a      	strb	r2, [r3, #24]
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000e100 	.word	0xe000e100
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024dc:	b480      	push	{r7}
 80024de:	b089      	sub	sp, #36	@ 0x24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	f1c3 0307 	rsb	r3, r3, #7
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	bf28      	it	cs
 80024fa:	2304      	movcs	r3, #4
 80024fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	3304      	adds	r3, #4
 8002502:	2b06      	cmp	r3, #6
 8002504:	d902      	bls.n	800250c <NVIC_EncodePriority+0x30>
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	3b03      	subs	r3, #3
 800250a:	e000      	b.n	800250e <NVIC_EncodePriority+0x32>
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002510:	f04f 32ff 	mov.w	r2, #4294967295
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43da      	mvns	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	401a      	ands	r2, r3
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002524:	f04f 31ff 	mov.w	r1, #4294967295
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa01 f303 	lsl.w	r3, r1, r3
 800252e:	43d9      	mvns	r1, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	4313      	orrs	r3, r2
         );
}
 8002536:	4618      	mov	r0, r3
 8002538:	3724      	adds	r7, #36	@ 0x24
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
	...

08002544 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002554:	d301      	bcc.n	800255a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002556:	2301      	movs	r3, #1
 8002558:	e00f      	b.n	800257a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255a:	4a0a      	ldr	r2, [pc, #40]	@ (8002584 <SysTick_Config+0x40>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002562:	210f      	movs	r1, #15
 8002564:	f04f 30ff 	mov.w	r0, #4294967295
 8002568:	f7ff ff8e 	bl	8002488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800256c:	4b05      	ldr	r3, [pc, #20]	@ (8002584 <SysTick_Config+0x40>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002572:	4b04      	ldr	r3, [pc, #16]	@ (8002584 <SysTick_Config+0x40>)
 8002574:	2207      	movs	r2, #7
 8002576:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	e000e010 	.word	0xe000e010

08002588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ff29 	bl	80023e8 <__NVIC_SetPriorityGrouping>
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259e:	b580      	push	{r7, lr}
 80025a0:	b086      	sub	sp, #24
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	60b9      	str	r1, [r7, #8]
 80025a8:	607a      	str	r2, [r7, #4]
 80025aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025b0:	f7ff ff3e 	bl	8002430 <__NVIC_GetPriorityGrouping>
 80025b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	6978      	ldr	r0, [r7, #20]
 80025bc:	f7ff ff8e 	bl	80024dc <NVIC_EncodePriority>
 80025c0:	4602      	mov	r2, r0
 80025c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff5d 	bl	8002488 <__NVIC_SetPriority>
}
 80025ce:	bf00      	nop
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b082      	sub	sp, #8
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff31 	bl	800244c <__NVIC_EnableIRQ>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ffa2 	bl	8002544 <SysTick_Config>
 8002600:	4603      	mov	r3, r0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b084      	sub	sp, #16
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002616:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff feb6 	bl	8002388 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d008      	beq.n	800263c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2280      	movs	r2, #128	@ 0x80
 800262e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e052      	b.n	80026e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0216 	bic.w	r2, r2, #22
 800264a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	695a      	ldr	r2, [r3, #20]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800265a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	2b00      	cmp	r3, #0
 8002662:	d103      	bne.n	800266c <HAL_DMA_Abort+0x62>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002668:	2b00      	cmp	r3, #0
 800266a:	d007      	beq.n	800267c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0208 	bic.w	r2, r2, #8
 800267a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268c:	e013      	b.n	80026b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268e:	f7ff fe7b 	bl	8002388 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b05      	cmp	r3, #5
 800269a:	d90c      	bls.n	80026b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2220      	movs	r2, #32
 80026a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2203      	movs	r2, #3
 80026a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e015      	b.n	80026e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1e4      	bne.n	800268e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c8:	223f      	movs	r2, #63	@ 0x3f
 80026ca:	409a      	lsls	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d004      	beq.n	8002708 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2280      	movs	r2, #128	@ 0x80
 8002702:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e00c      	b.n	8002722 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2205      	movs	r2, #5
 800270c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0201 	bic.w	r2, r2, #1
 800271e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
	...

08002730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b089      	sub	sp, #36	@ 0x24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
 800274a:	e159      	b.n	8002a00 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800274c:	2201      	movs	r2, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	429a      	cmp	r2, r3
 8002766:	f040 8148 	bne.w	80029fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	2b01      	cmp	r3, #1
 8002774:	d005      	beq.n	8002782 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800277e:	2b02      	cmp	r3, #2
 8002780:	d130      	bne.n	80027e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	2203      	movs	r2, #3
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4013      	ands	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	68da      	ldr	r2, [r3, #12]
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027b8:	2201      	movs	r2, #1
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	f003 0201 	and.w	r2, r3, #1
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f003 0303 	and.w	r3, r3, #3
 80027ec:	2b03      	cmp	r3, #3
 80027ee:	d017      	beq.n	8002820 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	2203      	movs	r2, #3
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d123      	bne.n	8002874 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	08da      	lsrs	r2, r3, #3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3208      	adds	r2, #8
 8002834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002838:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	220f      	movs	r2, #15
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4013      	ands	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4313      	orrs	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	08da      	lsrs	r2, r3, #3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3208      	adds	r2, #8
 800286e:	69b9      	ldr	r1, [r7, #24]
 8002870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	2203      	movs	r2, #3
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43db      	mvns	r3, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4013      	ands	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0203 	and.w	r2, r3, #3
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 80a2 	beq.w	80029fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	4b57      	ldr	r3, [pc, #348]	@ (8002a18 <HAL_GPIO_Init+0x2e8>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028be:	4a56      	ldr	r2, [pc, #344]	@ (8002a18 <HAL_GPIO_Init+0x2e8>)
 80028c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028c6:	4b54      	ldr	r3, [pc, #336]	@ (8002a18 <HAL_GPIO_Init+0x2e8>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028d2:	4a52      	ldr	r2, [pc, #328]	@ (8002a1c <HAL_GPIO_Init+0x2ec>)
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	089b      	lsrs	r3, r3, #2
 80028d8:	3302      	adds	r3, #2
 80028da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	220f      	movs	r2, #15
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a49      	ldr	r2, [pc, #292]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d019      	beq.n	8002932 <HAL_GPIO_Init+0x202>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a48      	ldr	r2, [pc, #288]	@ (8002a24 <HAL_GPIO_Init+0x2f4>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d013      	beq.n	800292e <HAL_GPIO_Init+0x1fe>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a47      	ldr	r2, [pc, #284]	@ (8002a28 <HAL_GPIO_Init+0x2f8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00d      	beq.n	800292a <HAL_GPIO_Init+0x1fa>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a46      	ldr	r2, [pc, #280]	@ (8002a2c <HAL_GPIO_Init+0x2fc>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d007      	beq.n	8002926 <HAL_GPIO_Init+0x1f6>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a45      	ldr	r2, [pc, #276]	@ (8002a30 <HAL_GPIO_Init+0x300>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d101      	bne.n	8002922 <HAL_GPIO_Init+0x1f2>
 800291e:	2304      	movs	r3, #4
 8002920:	e008      	b.n	8002934 <HAL_GPIO_Init+0x204>
 8002922:	2307      	movs	r3, #7
 8002924:	e006      	b.n	8002934 <HAL_GPIO_Init+0x204>
 8002926:	2303      	movs	r3, #3
 8002928:	e004      	b.n	8002934 <HAL_GPIO_Init+0x204>
 800292a:	2302      	movs	r3, #2
 800292c:	e002      	b.n	8002934 <HAL_GPIO_Init+0x204>
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <HAL_GPIO_Init+0x204>
 8002932:	2300      	movs	r3, #0
 8002934:	69fa      	ldr	r2, [r7, #28]
 8002936:	f002 0203 	and.w	r2, r2, #3
 800293a:	0092      	lsls	r2, r2, #2
 800293c:	4093      	lsls	r3, r2
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002944:	4935      	ldr	r1, [pc, #212]	@ (8002a1c <HAL_GPIO_Init+0x2ec>)
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	089b      	lsrs	r3, r3, #2
 800294a:	3302      	adds	r3, #2
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002952:	4b38      	ldr	r3, [pc, #224]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	43db      	mvns	r3, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4013      	ands	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002976:	4a2f      	ldr	r2, [pc, #188]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800297c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029a0:	4a24      	ldr	r2, [pc, #144]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029a6:	4b23      	ldr	r3, [pc, #140]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	43db      	mvns	r3, r3
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	4013      	ands	r3, r2
 80029b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ca:	4a1a      	ldr	r2, [pc, #104]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029d0:	4b18      	ldr	r3, [pc, #96]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	43db      	mvns	r3, r3
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	4013      	ands	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002a34 <HAL_GPIO_Init+0x304>)
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3301      	adds	r3, #1
 80029fe:	61fb      	str	r3, [r7, #28]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	2b0f      	cmp	r3, #15
 8002a04:	f67f aea2 	bls.w	800274c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a08:	bf00      	nop
 8002a0a:	bf00      	nop
 8002a0c:	3724      	adds	r7, #36	@ 0x24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40013800 	.word	0x40013800
 8002a20:	40020000 	.word	0x40020000
 8002a24:	40020400 	.word	0x40020400
 8002a28:	40020800 	.word	0x40020800
 8002a2c:	40020c00 	.word	0x40020c00
 8002a30:	40021000 	.word	0x40021000
 8002a34:	40013c00 	.word	0x40013c00

08002a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
 8002a44:	4613      	mov	r3, r2
 8002a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a48:	787b      	ldrb	r3, [r7, #1]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a54:	e003      	b.n	8002a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a56:	887b      	ldrh	r3, [r7, #2]
 8002a58:	041a      	lsls	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	619a      	str	r2, [r3, #24]
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e12b      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d106      	bne.n	8002a98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7fe fb3c 	bl	8001110 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2224      	movs	r2, #36	@ 0x24
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002abe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ad0:	f001 fbbc 	bl	800424c <HAL_RCC_GetPCLK1Freq>
 8002ad4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	4a81      	ldr	r2, [pc, #516]	@ (8002ce0 <HAL_I2C_Init+0x274>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d807      	bhi.n	8002af0 <HAL_I2C_Init+0x84>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4a80      	ldr	r2, [pc, #512]	@ (8002ce4 <HAL_I2C_Init+0x278>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	bf94      	ite	ls
 8002ae8:	2301      	movls	r3, #1
 8002aea:	2300      	movhi	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	e006      	b.n	8002afe <HAL_I2C_Init+0x92>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a7d      	ldr	r2, [pc, #500]	@ (8002ce8 <HAL_I2C_Init+0x27c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	bf94      	ite	ls
 8002af8:	2301      	movls	r3, #1
 8002afa:	2300      	movhi	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e0e7      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a78      	ldr	r2, [pc, #480]	@ (8002cec <HAL_I2C_Init+0x280>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	0c9b      	lsrs	r3, r3, #18
 8002b10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	4a6a      	ldr	r2, [pc, #424]	@ (8002ce0 <HAL_I2C_Init+0x274>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d802      	bhi.n	8002b40 <HAL_I2C_Init+0xd4>
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	e009      	b.n	8002b54 <HAL_I2C_Init+0xe8>
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	4a69      	ldr	r2, [pc, #420]	@ (8002cf0 <HAL_I2C_Init+0x284>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	099b      	lsrs	r3, r3, #6
 8002b52:	3301      	adds	r3, #1
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b66:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	495c      	ldr	r1, [pc, #368]	@ (8002ce0 <HAL_I2C_Init+0x274>)
 8002b70:	428b      	cmp	r3, r1
 8002b72:	d819      	bhi.n	8002ba8 <HAL_I2C_Init+0x13c>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1e59      	subs	r1, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b82:	1c59      	adds	r1, r3, #1
 8002b84:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b88:	400b      	ands	r3, r1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_I2C_Init+0x138>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e59      	subs	r1, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba2:	e051      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	e04f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d111      	bne.n	8002bd4 <HAL_I2C_Init+0x168>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1e58      	subs	r0, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6859      	ldr	r1, [r3, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bf0c      	ite	eq
 8002bcc:	2301      	moveq	r3, #1
 8002bce:	2300      	movne	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e012      	b.n	8002bfa <HAL_I2C_Init+0x18e>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e58      	subs	r0, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6859      	ldr	r1, [r3, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	0099      	lsls	r1, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bea:	3301      	adds	r3, #1
 8002bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf0c      	ite	eq
 8002bf4:	2301      	moveq	r3, #1
 8002bf6:	2300      	movne	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_I2C_Init+0x196>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e022      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <HAL_I2C_Init+0x1bc>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1e58      	subs	r0, r3, #1
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6859      	ldr	r1, [r3, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	440b      	add	r3, r1
 8002c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c26:	e00f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1e58      	subs	r0, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	0099      	lsls	r1, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3e:	3301      	adds	r3, #1
 8002c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	6809      	ldr	r1, [r1, #0]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69da      	ldr	r2, [r3, #28]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6911      	ldr	r1, [r2, #16]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68d2      	ldr	r2, [r2, #12]
 8002c82:	4311      	orrs	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	430b      	orrs	r3, r1
 8002c8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	000186a0 	.word	0x000186a0
 8002ce4:	001e847f 	.word	0x001e847f
 8002ce8:	003d08ff 	.word	0x003d08ff
 8002cec:	431bde83 	.word	0x431bde83
 8002cf0:	10624dd3 	.word	0x10624dd3

08002cf4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	4608      	mov	r0, r1
 8002cfe:	4611      	mov	r1, r2
 8002d00:	461a      	mov	r2, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	817b      	strh	r3, [r7, #10]
 8002d06:	460b      	mov	r3, r1
 8002d08:	813b      	strh	r3, [r7, #8]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d0e:	f7ff fb3b 	bl	8002388 <HAL_GetTick>
 8002d12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b20      	cmp	r3, #32
 8002d1e:	f040 80d9 	bne.w	8002ed4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2319      	movs	r3, #25
 8002d28:	2201      	movs	r2, #1
 8002d2a:	496d      	ldr	r1, [pc, #436]	@ (8002ee0 <HAL_I2C_Mem_Write+0x1ec>)
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 fc7f 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e0cc      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_I2C_Mem_Write+0x56>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e0c5      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d007      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2221      	movs	r2, #33	@ 0x21
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2240      	movs	r2, #64	@ 0x40
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a3a      	ldr	r2, [r7, #32]
 8002d9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002da0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4a4d      	ldr	r2, [pc, #308]	@ (8002ee4 <HAL_I2C_Mem_Write+0x1f0>)
 8002db0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002db2:	88f8      	ldrh	r0, [r7, #6]
 8002db4:	893a      	ldrh	r2, [r7, #8]
 8002db6:	8979      	ldrh	r1, [r7, #10]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fab6 	bl	8003334 <I2C_RequestMemoryWrite>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d052      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e081      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fd00 	bl	80037dc <I2C_WaitOnTXEFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00d      	beq.n	8002dfe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d107      	bne.n	8002dfa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e06b      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e02:	781a      	ldrb	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	3b01      	subs	r3, #1
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	695b      	ldr	r3, [r3, #20]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d11b      	bne.n	8002e74 <HAL_I2C_Mem_Write+0x180>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d017      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	781a      	ldrb	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1aa      	bne.n	8002dd2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 fcec 	bl	800385e <I2C_WaitOnBTFFlagUntilTimeout>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d107      	bne.n	8002ea4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ea2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e016      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	00100002 	.word	0x00100002
 8002ee4:	ffff0000 	.word	0xffff0000

08002ee8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08c      	sub	sp, #48	@ 0x30
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	4608      	mov	r0, r1
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	817b      	strh	r3, [r7, #10]
 8002efa:	460b      	mov	r3, r1
 8002efc:	813b      	strh	r3, [r7, #8]
 8002efe:	4613      	mov	r3, r2
 8002f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f02:	f7ff fa41 	bl	8002388 <HAL_GetTick>
 8002f06:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	f040 8208 	bne.w	8003326 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2319      	movs	r3, #25
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	497b      	ldr	r1, [pc, #492]	@ (800310c <HAL_I2C_Mem_Read+0x224>)
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 fb85 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e1fb      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x56>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e1f4      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d007      	beq.n	8002f64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2222      	movs	r2, #34	@ 0x22
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2240      	movs	r2, #64	@ 0x40
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4a5b      	ldr	r2, [pc, #364]	@ (8003110 <HAL_I2C_Mem_Read+0x228>)
 8002fa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fa6:	88f8      	ldrh	r0, [r7, #6]
 8002fa8:	893a      	ldrh	r2, [r7, #8]
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fae:	9301      	str	r3, [sp, #4]
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 fa52 	bl	8003460 <I2C_RequestMemoryRead>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e1b0      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d113      	bne.n	8002ff6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	623b      	str	r3, [r7, #32]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	623b      	str	r3, [r7, #32]
 8002fe2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	e184      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d11b      	bne.n	8003036 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800300c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	61fb      	str	r3, [r7, #28]
 8003022:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e164      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303a:	2b02      	cmp	r3, #2
 800303c:	d11b      	bne.n	8003076 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800304c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800305c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	61bb      	str	r3, [r7, #24]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	e144      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800308c:	e138      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003092:	2b03      	cmp	r3, #3
 8003094:	f200 80f1 	bhi.w	800327a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800309c:	2b01      	cmp	r3, #1
 800309e:	d123      	bne.n	80030e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fc1b 	bl	80038e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e139      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030e6:	e10b      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d14e      	bne.n	800318e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f6:	2200      	movs	r2, #0
 80030f8:	4906      	ldr	r1, [pc, #24]	@ (8003114 <HAL_I2C_Mem_Read+0x22c>)
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 fa98 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d008      	beq.n	8003118 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e10e      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
 800310a:	bf00      	nop
 800310c:	00100002 	.word	0x00100002
 8003110:	ffff0000 	.word	0xffff0000
 8003114:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691a      	ldr	r2, [r3, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800318c:	e0b8      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003194:	2200      	movs	r2, #0
 8003196:	4966      	ldr	r1, [pc, #408]	@ (8003330 <HAL_I2C_Mem_Read+0x448>)
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fa49 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e0bf      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	1c5a      	adds	r2, r3, #1
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	3b01      	subs	r3, #1
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f0:	2200      	movs	r2, #0
 80031f2:	494f      	ldr	r1, [pc, #316]	@ (8003330 <HAL_I2C_Mem_Read+0x448>)
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 fa1b 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e091      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003212:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691a      	ldr	r2, [r3, #16]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003278:	e042      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800327c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 fb2e 	bl	80038e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e04c      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	691a      	ldr	r2, [r3, #16]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	1c5a      	adds	r2, r3, #1
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032aa:	3b01      	subs	r3, #1
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d118      	bne.n	8003300 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	f47f aec2 	bne.w	800308e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2220      	movs	r2, #32
 800330e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	e000      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003326:	2302      	movs	r3, #2
  }
}
 8003328:	4618      	mov	r0, r3
 800332a:	3728      	adds	r7, #40	@ 0x28
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	00010004 	.word	0x00010004

08003334 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b088      	sub	sp, #32
 8003338:	af02      	add	r7, sp, #8
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	4608      	mov	r0, r1
 800333e:	4611      	mov	r1, r2
 8003340:	461a      	mov	r2, r3
 8003342:	4603      	mov	r3, r0
 8003344:	817b      	strh	r3, [r7, #10]
 8003346:	460b      	mov	r3, r1
 8003348:	813b      	strh	r3, [r7, #8]
 800334a:	4613      	mov	r3, r2
 800334c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800335c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	6a3b      	ldr	r3, [r7, #32]
 8003364:	2200      	movs	r2, #0
 8003366:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f000 f960 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00d      	beq.n	8003392 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003384:	d103      	bne.n	800338e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800338c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e05f      	b.n	8003452 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003392:	897b      	ldrh	r3, [r7, #10]
 8003394:	b2db      	uxtb	r3, r3
 8003396:	461a      	mov	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	6a3a      	ldr	r2, [r7, #32]
 80033a6:	492d      	ldr	r1, [pc, #180]	@ (800345c <I2C_RequestMemoryWrite+0x128>)
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f998 	bl	80036de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e04c      	b.n	8003452 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	617b      	str	r3, [r7, #20]
 80033cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033d0:	6a39      	ldr	r1, [r7, #32]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 fa02 	bl	80037dc <I2C_WaitOnTXEFlagUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00d      	beq.n	80033fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d107      	bne.n	80033f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e02b      	b.n	8003452 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033fa:	88fb      	ldrh	r3, [r7, #6]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d105      	bne.n	800340c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003400:	893b      	ldrh	r3, [r7, #8]
 8003402:	b2da      	uxtb	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	611a      	str	r2, [r3, #16]
 800340a:	e021      	b.n	8003450 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800340c:	893b      	ldrh	r3, [r7, #8]
 800340e:	0a1b      	lsrs	r3, r3, #8
 8003410:	b29b      	uxth	r3, r3
 8003412:	b2da      	uxtb	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800341a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800341c:	6a39      	ldr	r1, [r7, #32]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 f9dc 	bl	80037dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00d      	beq.n	8003446 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342e:	2b04      	cmp	r3, #4
 8003430:	d107      	bne.n	8003442 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003440:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e005      	b.n	8003452 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003446:	893b      	ldrh	r3, [r7, #8]
 8003448:	b2da      	uxtb	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3718      	adds	r7, #24
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	00010002 	.word	0x00010002

08003460 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b088      	sub	sp, #32
 8003464:	af02      	add	r7, sp, #8
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	4608      	mov	r0, r1
 800346a:	4611      	mov	r1, r2
 800346c:	461a      	mov	r2, r3
 800346e:	4603      	mov	r3, r0
 8003470:	817b      	strh	r3, [r7, #10]
 8003472:	460b      	mov	r3, r1
 8003474:	813b      	strh	r3, [r7, #8]
 8003476:	4613      	mov	r3, r2
 8003478:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003488:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003498:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	6a3b      	ldr	r3, [r7, #32]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 f8c2 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00d      	beq.n	80034ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034c0:	d103      	bne.n	80034ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e0aa      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034ce:	897b      	ldrh	r3, [r7, #10]
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	461a      	mov	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e0:	6a3a      	ldr	r2, [r7, #32]
 80034e2:	4952      	ldr	r1, [pc, #328]	@ (800362c <I2C_RequestMemoryRead+0x1cc>)
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f8fa 	bl	80036de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e097      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f4:	2300      	movs	r3, #0
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800350a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800350c:	6a39      	ldr	r1, [r7, #32]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f964 	bl	80037dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00d      	beq.n	8003536 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	2b04      	cmp	r3, #4
 8003520:	d107      	bne.n	8003532 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003530:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e076      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d105      	bne.n	8003548 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800353c:	893b      	ldrh	r3, [r7, #8]
 800353e:	b2da      	uxtb	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	611a      	str	r2, [r3, #16]
 8003546:	e021      	b.n	800358c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003548:	893b      	ldrh	r3, [r7, #8]
 800354a:	0a1b      	lsrs	r3, r3, #8
 800354c:	b29b      	uxth	r3, r3
 800354e:	b2da      	uxtb	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003558:	6a39      	ldr	r1, [r7, #32]
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 f93e 	bl	80037dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00d      	beq.n	8003582 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	2b04      	cmp	r3, #4
 800356c:	d107      	bne.n	800357e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e050      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003582:	893b      	ldrh	r3, [r7, #8]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800358c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800358e:	6a39      	ldr	r1, [r7, #32]
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 f923 	bl	80037dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00d      	beq.n	80035b8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	2b04      	cmp	r3, #4
 80035a2:	d107      	bne.n	80035b4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e035      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 f82b 	bl	8003630 <I2C_WaitOnFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00d      	beq.n	80035fc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ee:	d103      	bne.n	80035f8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e013      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035fc:	897b      	ldrh	r3, [r7, #10]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	b2da      	uxtb	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800360c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360e:	6a3a      	ldr	r2, [r7, #32]
 8003610:	4906      	ldr	r1, [pc, #24]	@ (800362c <I2C_RequestMemoryRead+0x1cc>)
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f863 	bl	80036de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	00010002 	.word	0x00010002

08003630 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	603b      	str	r3, [r7, #0]
 800363c:	4613      	mov	r3, r2
 800363e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003640:	e025      	b.n	800368e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003648:	d021      	beq.n	800368e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800364a:	f7fe fe9d 	bl	8002388 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	429a      	cmp	r2, r3
 8003658:	d302      	bcc.n	8003660 <I2C_WaitOnFlagUntilTimeout+0x30>
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d116      	bne.n	800368e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2220      	movs	r2, #32
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	f043 0220 	orr.w	r2, r3, #32
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e023      	b.n	80036d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	0c1b      	lsrs	r3, r3, #16
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b01      	cmp	r3, #1
 8003696:	d10d      	bne.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	43da      	mvns	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	4013      	ands	r3, r2
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	bf0c      	ite	eq
 80036aa:	2301      	moveq	r3, #1
 80036ac:	2300      	movne	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	461a      	mov	r2, r3
 80036b2:	e00c      	b.n	80036ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	43da      	mvns	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	4013      	ands	r3, r2
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	bf0c      	ite	eq
 80036c6:	2301      	moveq	r3, #1
 80036c8:	2300      	movne	r3, #0
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	461a      	mov	r2, r3
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d0b6      	beq.n	8003642 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b084      	sub	sp, #16
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036ec:	e051      	b.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036fc:	d123      	bne.n	8003746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800370c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003716:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2220      	movs	r2, #32
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	f043 0204 	orr.w	r2, r3, #4
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e046      	b.n	80037d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374c:	d021      	beq.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800374e:	f7fe fe1b 	bl	8002388 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	d302      	bcc.n	8003764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d116      	bne.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377e:	f043 0220 	orr.w	r2, r3, #32
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e020      	b.n	80037d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	0c1b      	lsrs	r3, r3, #16
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d10c      	bne.n	80037b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	43da      	mvns	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	4013      	ands	r3, r2
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	bf14      	ite	ne
 80037ae:	2301      	movne	r3, #1
 80037b0:	2300      	moveq	r3, #0
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	e00b      	b.n	80037ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	43da      	mvns	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4013      	ands	r3, r2
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bf14      	ite	ne
 80037c8:	2301      	movne	r3, #1
 80037ca:	2300      	moveq	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d18d      	bne.n	80036ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037e8:	e02d      	b.n	8003846 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f8ce 	bl	800398c <I2C_IsAcknowledgeFailed>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e02d      	b.n	8003856 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003800:	d021      	beq.n	8003846 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003802:	f7fe fdc1 	bl	8002388 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	429a      	cmp	r2, r3
 8003810:	d302      	bcc.n	8003818 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d116      	bne.n	8003846 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	f043 0220 	orr.w	r2, r3, #32
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e007      	b.n	8003856 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003850:	2b80      	cmp	r3, #128	@ 0x80
 8003852:	d1ca      	bne.n	80037ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b084      	sub	sp, #16
 8003862:	af00      	add	r7, sp, #0
 8003864:	60f8      	str	r0, [r7, #12]
 8003866:	60b9      	str	r1, [r7, #8]
 8003868:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800386a:	e02d      	b.n	80038c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 f88d 	bl	800398c <I2C_IsAcknowledgeFailed>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e02d      	b.n	80038d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003882:	d021      	beq.n	80038c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003884:	f7fe fd80 	bl	8002388 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	429a      	cmp	r2, r3
 8003892:	d302      	bcc.n	800389a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d116      	bne.n	80038c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2220      	movs	r2, #32
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	f043 0220 	orr.w	r2, r3, #32
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e007      	b.n	80038d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	f003 0304 	and.w	r3, r3, #4
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d1ca      	bne.n	800386c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038ec:	e042      	b.n	8003974 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2b10      	cmp	r3, #16
 80038fa:	d119      	bne.n	8003930 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f06f 0210 	mvn.w	r2, #16
 8003904:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e029      	b.n	8003984 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003930:	f7fe fd2a 	bl	8002388 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	429a      	cmp	r2, r3
 800393e:	d302      	bcc.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d116      	bne.n	8003974 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	f043 0220 	orr.w	r2, r3, #32
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e007      	b.n	8003984 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800397e:	2b40      	cmp	r3, #64	@ 0x40
 8003980:	d1b5      	bne.n	80038ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a2:	d11b      	bne.n	80039dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c8:	f043 0204 	orr.w	r2, r3, #4
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e000      	b.n	80039de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
	...

080039ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b086      	sub	sp, #24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e267      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d075      	beq.n	8003af6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a0a:	4b88      	ldr	r3, [pc, #544]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	d00c      	beq.n	8003a30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a16:	4b85      	ldr	r3, [pc, #532]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a1e:	2b08      	cmp	r3, #8
 8003a20:	d112      	bne.n	8003a48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a22:	4b82      	ldr	r3, [pc, #520]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a2e:	d10b      	bne.n	8003a48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a30:	4b7e      	ldr	r3, [pc, #504]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d05b      	beq.n	8003af4 <HAL_RCC_OscConfig+0x108>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d157      	bne.n	8003af4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e242      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a50:	d106      	bne.n	8003a60 <HAL_RCC_OscConfig+0x74>
 8003a52:	4b76      	ldr	r3, [pc, #472]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a75      	ldr	r2, [pc, #468]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a5c:	6013      	str	r3, [r2, #0]
 8003a5e:	e01d      	b.n	8003a9c <HAL_RCC_OscConfig+0xb0>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a68:	d10c      	bne.n	8003a84 <HAL_RCC_OscConfig+0x98>
 8003a6a:	4b70      	ldr	r3, [pc, #448]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a6f      	ldr	r2, [pc, #444]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	4b6d      	ldr	r3, [pc, #436]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a6c      	ldr	r2, [pc, #432]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	e00b      	b.n	8003a9c <HAL_RCC_OscConfig+0xb0>
 8003a84:	4b69      	ldr	r3, [pc, #420]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a68      	ldr	r2, [pc, #416]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a8e:	6013      	str	r3, [r2, #0]
 8003a90:	4b66      	ldr	r3, [pc, #408]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a65      	ldr	r2, [pc, #404]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d013      	beq.n	8003acc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fc70 	bl	8002388 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aac:	f7fe fc6c 	bl	8002388 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b64      	cmp	r3, #100	@ 0x64
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e207      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003abe:	4b5b      	ldr	r3, [pc, #364]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0xc0>
 8003aca:	e014      	b.n	8003af6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003acc:	f7fe fc5c 	bl	8002388 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ad4:	f7fe fc58 	bl	8002388 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b64      	cmp	r3, #100	@ 0x64
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e1f3      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ae6:	4b51      	ldr	r3, [pc, #324]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0xe8>
 8003af2:	e000      	b.n	8003af6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d063      	beq.n	8003bca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b02:	4b4a      	ldr	r3, [pc, #296]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 030c 	and.w	r3, r3, #12
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00b      	beq.n	8003b26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b0e:	4b47      	ldr	r3, [pc, #284]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d11c      	bne.n	8003b54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b1a:	4b44      	ldr	r3, [pc, #272]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d116      	bne.n	8003b54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b26:	4b41      	ldr	r3, [pc, #260]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d005      	beq.n	8003b3e <HAL_RCC_OscConfig+0x152>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d001      	beq.n	8003b3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e1c7      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	4937      	ldr	r1, [pc, #220]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b52:	e03a      	b.n	8003bca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d020      	beq.n	8003b9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b5c:	4b34      	ldr	r3, [pc, #208]	@ (8003c30 <HAL_RCC_OscConfig+0x244>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b62:	f7fe fc11 	bl	8002388 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b6a:	f7fe fc0d 	bl	8002388 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e1a8      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0f0      	beq.n	8003b6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b88:	4b28      	ldr	r3, [pc, #160]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	00db      	lsls	r3, r3, #3
 8003b96:	4925      	ldr	r1, [pc, #148]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	600b      	str	r3, [r1, #0]
 8003b9c:	e015      	b.n	8003bca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b9e:	4b24      	ldr	r3, [pc, #144]	@ (8003c30 <HAL_RCC_OscConfig+0x244>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7fe fbf0 	bl	8002388 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bac:	f7fe fbec 	bl	8002388 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e187      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1f0      	bne.n	8003bac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d036      	beq.n	8003c44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d016      	beq.n	8003c0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bde:	4b15      	ldr	r3, [pc, #84]	@ (8003c34 <HAL_RCC_OscConfig+0x248>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be4:	f7fe fbd0 	bl	8002388 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bec:	f7fe fbcc 	bl	8002388 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e167      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003c2c <HAL_RCC_OscConfig+0x240>)
 8003c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0f0      	beq.n	8003bec <HAL_RCC_OscConfig+0x200>
 8003c0a:	e01b      	b.n	8003c44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c0c:	4b09      	ldr	r3, [pc, #36]	@ (8003c34 <HAL_RCC_OscConfig+0x248>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c12:	f7fe fbb9 	bl	8002388 <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c18:	e00e      	b.n	8003c38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c1a:	f7fe fbb5 	bl	8002388 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d907      	bls.n	8003c38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e150      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	42470000 	.word	0x42470000
 8003c34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c38:	4b88      	ldr	r3, [pc, #544]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1ea      	bne.n	8003c1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 8097 	beq.w	8003d80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c52:	2300      	movs	r3, #0
 8003c54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c56:	4b81      	ldr	r3, [pc, #516]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10f      	bne.n	8003c82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c62:	2300      	movs	r3, #0
 8003c64:	60bb      	str	r3, [r7, #8]
 8003c66:	4b7d      	ldr	r3, [pc, #500]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	4a7c      	ldr	r2, [pc, #496]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c72:	4b7a      	ldr	r3, [pc, #488]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7a:	60bb      	str	r3, [r7, #8]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c82:	4b77      	ldr	r3, [pc, #476]	@ (8003e60 <HAL_RCC_OscConfig+0x474>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d118      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c8e:	4b74      	ldr	r3, [pc, #464]	@ (8003e60 <HAL_RCC_OscConfig+0x474>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a73      	ldr	r2, [pc, #460]	@ (8003e60 <HAL_RCC_OscConfig+0x474>)
 8003c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c9a:	f7fe fb75 	bl	8002388 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ca2:	f7fe fb71 	bl	8002388 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e10c      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb4:	4b6a      	ldr	r3, [pc, #424]	@ (8003e60 <HAL_RCC_OscConfig+0x474>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d106      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x2ea>
 8003cc8:	4b64      	ldr	r3, [pc, #400]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ccc:	4a63      	ldr	r2, [pc, #396]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cd4:	e01c      	b.n	8003d10 <HAL_RCC_OscConfig+0x324>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b05      	cmp	r3, #5
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x30c>
 8003cde:	4b5f      	ldr	r3, [pc, #380]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce2:	4a5e      	ldr	r2, [pc, #376]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003ce4:	f043 0304 	orr.w	r3, r3, #4
 8003ce8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cea:	4b5c      	ldr	r3, [pc, #368]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cee:	4a5b      	ldr	r2, [pc, #364]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf6:	e00b      	b.n	8003d10 <HAL_RCC_OscConfig+0x324>
 8003cf8:	4b58      	ldr	r3, [pc, #352]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfc:	4a57      	ldr	r2, [pc, #348]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003cfe:	f023 0301 	bic.w	r3, r3, #1
 8003d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d04:	4b55      	ldr	r3, [pc, #340]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d08:	4a54      	ldr	r2, [pc, #336]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d0a:	f023 0304 	bic.w	r3, r3, #4
 8003d0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d015      	beq.n	8003d44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d18:	f7fe fb36 	bl	8002388 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d1e:	e00a      	b.n	8003d36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d20:	f7fe fb32 	bl	8002388 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e0cb      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d36:	4b49      	ldr	r3, [pc, #292]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d0ee      	beq.n	8003d20 <HAL_RCC_OscConfig+0x334>
 8003d42:	e014      	b.n	8003d6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d44:	f7fe fb20 	bl	8002388 <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d4a:	e00a      	b.n	8003d62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d4c:	f7fe fb1c 	bl	8002388 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e0b5      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d62:	4b3e      	ldr	r3, [pc, #248]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1ee      	bne.n	8003d4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d6e:	7dfb      	ldrb	r3, [r7, #23]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d105      	bne.n	8003d80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d74:	4b39      	ldr	r3, [pc, #228]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	4a38      	ldr	r2, [pc, #224]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 80a1 	beq.w	8003ecc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d8a:	4b34      	ldr	r3, [pc, #208]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 030c 	and.w	r3, r3, #12
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d05c      	beq.n	8003e50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d141      	bne.n	8003e22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9e:	4b31      	ldr	r3, [pc, #196]	@ (8003e64 <HAL_RCC_OscConfig+0x478>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da4:	f7fe faf0 	bl	8002388 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dac:	f7fe faec 	bl	8002388 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e087      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dbe:	4b27      	ldr	r3, [pc, #156]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f0      	bne.n	8003dac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	69da      	ldr	r2, [r3, #28]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	019b      	lsls	r3, r3, #6
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de0:	085b      	lsrs	r3, r3, #1
 8003de2:	3b01      	subs	r3, #1
 8003de4:	041b      	lsls	r3, r3, #16
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dec:	061b      	lsls	r3, r3, #24
 8003dee:	491b      	ldr	r1, [pc, #108]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003df4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e64 <HAL_RCC_OscConfig+0x478>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfa:	f7fe fac5 	bl	8002388 <HAL_GetTick>
 8003dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e00:	e008      	b.n	8003e14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e02:	f7fe fac1 	bl	8002388 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e05c      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e14:	4b11      	ldr	r3, [pc, #68]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0f0      	beq.n	8003e02 <HAL_RCC_OscConfig+0x416>
 8003e20:	e054      	b.n	8003ecc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e22:	4b10      	ldr	r3, [pc, #64]	@ (8003e64 <HAL_RCC_OscConfig+0x478>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e28:	f7fe faae 	bl	8002388 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e30:	f7fe faaa 	bl	8002388 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e045      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e42:	4b06      	ldr	r3, [pc, #24]	@ (8003e5c <HAL_RCC_OscConfig+0x470>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1f0      	bne.n	8003e30 <HAL_RCC_OscConfig+0x444>
 8003e4e:	e03d      	b.n	8003ecc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d107      	bne.n	8003e68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e038      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	40007000 	.word	0x40007000
 8003e64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e68:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed8 <HAL_RCC_OscConfig+0x4ec>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d028      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d121      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d11a      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e98:	4013      	ands	r3, r2
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d111      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eae:	085b      	lsrs	r3, r3, #1
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d107      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d001      	beq.n	8003ecc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3718      	adds	r7, #24
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40023800 	.word	0x40023800

08003edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d101      	bne.n	8003ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e0cc      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ef0:	4b68      	ldr	r3, [pc, #416]	@ (8004094 <HAL_RCC_ClockConfig+0x1b8>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	683a      	ldr	r2, [r7, #0]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d90c      	bls.n	8003f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efe:	4b65      	ldr	r3, [pc, #404]	@ (8004094 <HAL_RCC_ClockConfig+0x1b8>)
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	b2d2      	uxtb	r2, r2
 8003f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f06:	4b63      	ldr	r3, [pc, #396]	@ (8004094 <HAL_RCC_ClockConfig+0x1b8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	683a      	ldr	r2, [r7, #0]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0b8      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d020      	beq.n	8003f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d005      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f30:	4b59      	ldr	r3, [pc, #356]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	4a58      	ldr	r2, [pc, #352]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d005      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f48:	4b53      	ldr	r3, [pc, #332]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4a52      	ldr	r2, [pc, #328]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f54:	4b50      	ldr	r3, [pc, #320]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	494d      	ldr	r1, [pc, #308]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d044      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d107      	bne.n	8003f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f7a:	4b47      	ldr	r3, [pc, #284]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d119      	bne.n	8003fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e07f      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d003      	beq.n	8003f9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	d107      	bne.n	8003faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d109      	bne.n	8003fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e06f      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003faa:	4b3b      	ldr	r3, [pc, #236]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e067      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fba:	4b37      	ldr	r3, [pc, #220]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f023 0203 	bic.w	r2, r3, #3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	4934      	ldr	r1, [pc, #208]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fcc:	f7fe f9dc 	bl	8002388 <HAL_GetTick>
 8003fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd2:	e00a      	b.n	8003fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd4:	f7fe f9d8 	bl	8002388 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e04f      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fea:	4b2b      	ldr	r3, [pc, #172]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 020c 	and.w	r2, r3, #12
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d1eb      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ffc:	4b25      	ldr	r3, [pc, #148]	@ (8004094 <HAL_RCC_ClockConfig+0x1b8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0307 	and.w	r3, r3, #7
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	429a      	cmp	r2, r3
 8004008:	d20c      	bcs.n	8004024 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800400a:	4b22      	ldr	r3, [pc, #136]	@ (8004094 <HAL_RCC_ClockConfig+0x1b8>)
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004012:	4b20      	ldr	r3, [pc, #128]	@ (8004094 <HAL_RCC_ClockConfig+0x1b8>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	429a      	cmp	r2, r3
 800401e:	d001      	beq.n	8004024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e032      	b.n	800408a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004030:	4b19      	ldr	r3, [pc, #100]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4916      	ldr	r1, [pc, #88]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	4313      	orrs	r3, r2
 8004040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d009      	beq.n	8004062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800404e:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	490e      	ldr	r1, [pc, #56]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 800405e:	4313      	orrs	r3, r2
 8004060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004062:	f000 f821 	bl	80040a8 <HAL_RCC_GetSysClockFreq>
 8004066:	4602      	mov	r2, r0
 8004068:	4b0b      	ldr	r3, [pc, #44]	@ (8004098 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	091b      	lsrs	r3, r3, #4
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	490a      	ldr	r1, [pc, #40]	@ (800409c <HAL_RCC_ClockConfig+0x1c0>)
 8004074:	5ccb      	ldrb	r3, [r1, r3]
 8004076:	fa22 f303 	lsr.w	r3, r2, r3
 800407a:	4a09      	ldr	r2, [pc, #36]	@ (80040a0 <HAL_RCC_ClockConfig+0x1c4>)
 800407c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800407e:	4b09      	ldr	r3, [pc, #36]	@ (80040a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7fe f93c 	bl	8002300 <HAL_InitTick>

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40023c00 	.word	0x40023c00
 8004098:	40023800 	.word	0x40023800
 800409c:	0800ac30 	.word	0x0800ac30
 80040a0:	20000090 	.word	0x20000090
 80040a4:	20000094 	.word	0x20000094

080040a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040ac:	b090      	sub	sp, #64	@ 0x40
 80040ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040b4:	2300      	movs	r3, #0
 80040b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040b8:	2300      	movs	r3, #0
 80040ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040c0:	4b59      	ldr	r3, [pc, #356]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x180>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f003 030c 	and.w	r3, r3, #12
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	d00d      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x40>
 80040cc:	2b08      	cmp	r3, #8
 80040ce:	f200 80a1 	bhi.w	8004214 <HAL_RCC_GetSysClockFreq+0x16c>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x34>
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d003      	beq.n	80040e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80040da:	e09b      	b.n	8004214 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040dc:	4b53      	ldr	r3, [pc, #332]	@ (800422c <HAL_RCC_GetSysClockFreq+0x184>)
 80040de:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80040e0:	e09b      	b.n	800421a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040e2:	4b53      	ldr	r3, [pc, #332]	@ (8004230 <HAL_RCC_GetSysClockFreq+0x188>)
 80040e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040e6:	e098      	b.n	800421a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040e8:	4b4f      	ldr	r3, [pc, #316]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x180>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040f2:	4b4d      	ldr	r3, [pc, #308]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x180>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d028      	beq.n	8004150 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x180>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	099b      	lsrs	r3, r3, #6
 8004104:	2200      	movs	r2, #0
 8004106:	623b      	str	r3, [r7, #32]
 8004108:	627a      	str	r2, [r7, #36]	@ 0x24
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004110:	2100      	movs	r1, #0
 8004112:	4b47      	ldr	r3, [pc, #284]	@ (8004230 <HAL_RCC_GetSysClockFreq+0x188>)
 8004114:	fb03 f201 	mul.w	r2, r3, r1
 8004118:	2300      	movs	r3, #0
 800411a:	fb00 f303 	mul.w	r3, r0, r3
 800411e:	4413      	add	r3, r2
 8004120:	4a43      	ldr	r2, [pc, #268]	@ (8004230 <HAL_RCC_GetSysClockFreq+0x188>)
 8004122:	fba0 1202 	umull	r1, r2, r0, r2
 8004126:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004128:	460a      	mov	r2, r1
 800412a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800412c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800412e:	4413      	add	r3, r2
 8004130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004134:	2200      	movs	r2, #0
 8004136:	61bb      	str	r3, [r7, #24]
 8004138:	61fa      	str	r2, [r7, #28]
 800413a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800413e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004142:	f7fc fda9 	bl	8000c98 <__aeabi_uldivmod>
 8004146:	4602      	mov	r2, r0
 8004148:	460b      	mov	r3, r1
 800414a:	4613      	mov	r3, r2
 800414c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800414e:	e053      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004150:	4b35      	ldr	r3, [pc, #212]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x180>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	099b      	lsrs	r3, r3, #6
 8004156:	2200      	movs	r2, #0
 8004158:	613b      	str	r3, [r7, #16]
 800415a:	617a      	str	r2, [r7, #20]
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004162:	f04f 0b00 	mov.w	fp, #0
 8004166:	4652      	mov	r2, sl
 8004168:	465b      	mov	r3, fp
 800416a:	f04f 0000 	mov.w	r0, #0
 800416e:	f04f 0100 	mov.w	r1, #0
 8004172:	0159      	lsls	r1, r3, #5
 8004174:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004178:	0150      	lsls	r0, r2, #5
 800417a:	4602      	mov	r2, r0
 800417c:	460b      	mov	r3, r1
 800417e:	ebb2 080a 	subs.w	r8, r2, sl
 8004182:	eb63 090b 	sbc.w	r9, r3, fp
 8004186:	f04f 0200 	mov.w	r2, #0
 800418a:	f04f 0300 	mov.w	r3, #0
 800418e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004192:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004196:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800419a:	ebb2 0408 	subs.w	r4, r2, r8
 800419e:	eb63 0509 	sbc.w	r5, r3, r9
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	00eb      	lsls	r3, r5, #3
 80041ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041b0:	00e2      	lsls	r2, r4, #3
 80041b2:	4614      	mov	r4, r2
 80041b4:	461d      	mov	r5, r3
 80041b6:	eb14 030a 	adds.w	r3, r4, sl
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	eb45 030b 	adc.w	r3, r5, fp
 80041c0:	607b      	str	r3, [r7, #4]
 80041c2:	f04f 0200 	mov.w	r2, #0
 80041c6:	f04f 0300 	mov.w	r3, #0
 80041ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041ce:	4629      	mov	r1, r5
 80041d0:	028b      	lsls	r3, r1, #10
 80041d2:	4621      	mov	r1, r4
 80041d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041d8:	4621      	mov	r1, r4
 80041da:	028a      	lsls	r2, r1, #10
 80041dc:	4610      	mov	r0, r2
 80041de:	4619      	mov	r1, r3
 80041e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e2:	2200      	movs	r2, #0
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	60fa      	str	r2, [r7, #12]
 80041e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041ec:	f7fc fd54 	bl	8000c98 <__aeabi_uldivmod>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4613      	mov	r3, r2
 80041f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004228 <HAL_RCC_GetSysClockFreq+0x180>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	0c1b      	lsrs	r3, r3, #16
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	3301      	adds	r3, #1
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004208:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800420a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800420c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004210:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004212:	e002      	b.n	800421a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004214:	4b05      	ldr	r3, [pc, #20]	@ (800422c <HAL_RCC_GetSysClockFreq+0x184>)
 8004216:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800421a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800421c:	4618      	mov	r0, r3
 800421e:	3740      	adds	r7, #64	@ 0x40
 8004220:	46bd      	mov	sp, r7
 8004222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004226:	bf00      	nop
 8004228:	40023800 	.word	0x40023800
 800422c:	00f42400 	.word	0x00f42400
 8004230:	017d7840 	.word	0x017d7840

08004234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004238:	4b03      	ldr	r3, [pc, #12]	@ (8004248 <HAL_RCC_GetHCLKFreq+0x14>)
 800423a:	681b      	ldr	r3, [r3, #0]
}
 800423c:	4618      	mov	r0, r3
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	20000090 	.word	0x20000090

0800424c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004250:	f7ff fff0 	bl	8004234 <HAL_RCC_GetHCLKFreq>
 8004254:	4602      	mov	r2, r0
 8004256:	4b05      	ldr	r3, [pc, #20]	@ (800426c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	0a9b      	lsrs	r3, r3, #10
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	4903      	ldr	r1, [pc, #12]	@ (8004270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004262:	5ccb      	ldrb	r3, [r1, r3]
 8004264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004268:	4618      	mov	r0, r3
 800426a:	bd80      	pop	{r7, pc}
 800426c:	40023800 	.word	0x40023800
 8004270:	0800ac40 	.word	0x0800ac40

08004274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004278:	f7ff ffdc 	bl	8004234 <HAL_RCC_GetHCLKFreq>
 800427c:	4602      	mov	r2, r0
 800427e:	4b05      	ldr	r3, [pc, #20]	@ (8004294 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	0b5b      	lsrs	r3, r3, #13
 8004284:	f003 0307 	and.w	r3, r3, #7
 8004288:	4903      	ldr	r1, [pc, #12]	@ (8004298 <HAL_RCC_GetPCLK2Freq+0x24>)
 800428a:	5ccb      	ldrb	r3, [r1, r3]
 800428c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004290:	4618      	mov	r0, r3
 8004292:	bd80      	pop	{r7, pc}
 8004294:	40023800 	.word	0x40023800
 8004298:	0800ac40 	.word	0x0800ac40

0800429c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e041      	b.n	8004332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d106      	bne.n	80042c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7fd febe 	bl	8002044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	3304      	adds	r3, #4
 80042d8:	4619      	mov	r1, r3
 80042da:	4610      	mov	r0, r2
 80042dc:	f000 fac0 	bl	8004860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e041      	b.n	80043d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d106      	bne.n	8004366 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f839 	bl	80043d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2202      	movs	r2, #2
 800436a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
 8004376:	4619      	mov	r1, r3
 8004378:	4610      	mov	r0, r2
 800437a:	f000 fa71 	bl	8004860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d109      	bne.n	8004410 <HAL_TIM_PWM_Start+0x24>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b01      	cmp	r3, #1
 8004406:	bf14      	ite	ne
 8004408:	2301      	movne	r3, #1
 800440a:	2300      	moveq	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	e022      	b.n	8004456 <HAL_TIM_PWM_Start+0x6a>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	2b04      	cmp	r3, #4
 8004414:	d109      	bne.n	800442a <HAL_TIM_PWM_Start+0x3e>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b01      	cmp	r3, #1
 8004420:	bf14      	ite	ne
 8004422:	2301      	movne	r3, #1
 8004424:	2300      	moveq	r3, #0
 8004426:	b2db      	uxtb	r3, r3
 8004428:	e015      	b.n	8004456 <HAL_TIM_PWM_Start+0x6a>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b08      	cmp	r3, #8
 800442e:	d109      	bne.n	8004444 <HAL_TIM_PWM_Start+0x58>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	bf14      	ite	ne
 800443c:	2301      	movne	r3, #1
 800443e:	2300      	moveq	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	e008      	b.n	8004456 <HAL_TIM_PWM_Start+0x6a>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b01      	cmp	r3, #1
 800444e:	bf14      	ite	ne
 8004450:	2301      	movne	r3, #1
 8004452:	2300      	moveq	r3, #0
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e068      	b.n	8004530 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d104      	bne.n	800446e <HAL_TIM_PWM_Start+0x82>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800446c:	e013      	b.n	8004496 <HAL_TIM_PWM_Start+0xaa>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2b04      	cmp	r3, #4
 8004472:	d104      	bne.n	800447e <HAL_TIM_PWM_Start+0x92>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800447c:	e00b      	b.n	8004496 <HAL_TIM_PWM_Start+0xaa>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b08      	cmp	r3, #8
 8004482:	d104      	bne.n	800448e <HAL_TIM_PWM_Start+0xa2>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2202      	movs	r2, #2
 8004488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800448c:	e003      	b.n	8004496 <HAL_TIM_PWM_Start+0xaa>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2202      	movs	r2, #2
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2201      	movs	r2, #1
 800449c:	6839      	ldr	r1, [r7, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fc84 	bl	8004dac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a23      	ldr	r2, [pc, #140]	@ (8004538 <HAL_TIM_PWM_Start+0x14c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d107      	bne.n	80044be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004538 <HAL_TIM_PWM_Start+0x14c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d018      	beq.n	80044fa <HAL_TIM_PWM_Start+0x10e>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044d0:	d013      	beq.n	80044fa <HAL_TIM_PWM_Start+0x10e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a19      	ldr	r2, [pc, #100]	@ (800453c <HAL_TIM_PWM_Start+0x150>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d00e      	beq.n	80044fa <HAL_TIM_PWM_Start+0x10e>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a17      	ldr	r2, [pc, #92]	@ (8004540 <HAL_TIM_PWM_Start+0x154>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d009      	beq.n	80044fa <HAL_TIM_PWM_Start+0x10e>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a16      	ldr	r2, [pc, #88]	@ (8004544 <HAL_TIM_PWM_Start+0x158>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d004      	beq.n	80044fa <HAL_TIM_PWM_Start+0x10e>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a14      	ldr	r2, [pc, #80]	@ (8004548 <HAL_TIM_PWM_Start+0x15c>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d111      	bne.n	800451e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2b06      	cmp	r3, #6
 800450a:	d010      	beq.n	800452e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0201 	orr.w	r2, r2, #1
 800451a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800451c:	e007      	b.n	800452e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40010000 	.word	0x40010000
 800453c:	40000400 	.word	0x40000400
 8004540:	40000800 	.word	0x40000800
 8004544:	40000c00 	.word	0x40000c00
 8004548:	40014000 	.word	0x40014000

0800454c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004558:	2300      	movs	r3, #0
 800455a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004566:	2302      	movs	r3, #2
 8004568:	e0ae      	b.n	80046c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b0c      	cmp	r3, #12
 8004576:	f200 809f 	bhi.w	80046b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800457a:	a201      	add	r2, pc, #4	@ (adr r2, 8004580 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800457c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004580:	080045b5 	.word	0x080045b5
 8004584:	080046b9 	.word	0x080046b9
 8004588:	080046b9 	.word	0x080046b9
 800458c:	080046b9 	.word	0x080046b9
 8004590:	080045f5 	.word	0x080045f5
 8004594:	080046b9 	.word	0x080046b9
 8004598:	080046b9 	.word	0x080046b9
 800459c:	080046b9 	.word	0x080046b9
 80045a0:	08004637 	.word	0x08004637
 80045a4:	080046b9 	.word	0x080046b9
 80045a8:	080046b9 	.word	0x080046b9
 80045ac:	080046b9 	.word	0x080046b9
 80045b0:	08004677 	.word	0x08004677
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68b9      	ldr	r1, [r7, #8]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 f9d0 	bl	8004960 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0208 	orr.w	r2, r2, #8
 80045ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699a      	ldr	r2, [r3, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 0204 	bic.w	r2, r2, #4
 80045de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6999      	ldr	r1, [r3, #24]
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	619a      	str	r2, [r3, #24]
      break;
 80045f2:	e064      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68b9      	ldr	r1, [r7, #8]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fa16 	bl	8004a2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800460e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699a      	ldr	r2, [r3, #24]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800461e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6999      	ldr	r1, [r3, #24]
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	021a      	lsls	r2, r3, #8
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	619a      	str	r2, [r3, #24]
      break;
 8004634:	e043      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68b9      	ldr	r1, [r7, #8]
 800463c:	4618      	mov	r0, r3
 800463e:	f000 fa61 	bl	8004b04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0208 	orr.w	r2, r2, #8
 8004650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69da      	ldr	r2, [r3, #28]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0204 	bic.w	r2, r2, #4
 8004660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69d9      	ldr	r1, [r3, #28]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	691a      	ldr	r2, [r3, #16]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	430a      	orrs	r2, r1
 8004672:	61da      	str	r2, [r3, #28]
      break;
 8004674:	e023      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68b9      	ldr	r1, [r7, #8]
 800467c:	4618      	mov	r0, r3
 800467e:	f000 faab 	bl	8004bd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69da      	ldr	r2, [r3, #28]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69d9      	ldr	r1, [r3, #28]
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	021a      	lsls	r2, r3, #8
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	61da      	str	r2, [r3, #28]
      break;
 80046b6:	e002      	b.n	80046be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	75fb      	strb	r3, [r7, #23]
      break;
 80046bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_TIM_ConfigClockSource+0x1c>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e0b4      	b.n	8004856 <HAL_TIM_ConfigClockSource+0x186>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800470a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004712:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004724:	d03e      	beq.n	80047a4 <HAL_TIM_ConfigClockSource+0xd4>
 8004726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800472a:	f200 8087 	bhi.w	800483c <HAL_TIM_ConfigClockSource+0x16c>
 800472e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004732:	f000 8086 	beq.w	8004842 <HAL_TIM_ConfigClockSource+0x172>
 8004736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800473a:	d87f      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 800473c:	2b70      	cmp	r3, #112	@ 0x70
 800473e:	d01a      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0xa6>
 8004740:	2b70      	cmp	r3, #112	@ 0x70
 8004742:	d87b      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 8004744:	2b60      	cmp	r3, #96	@ 0x60
 8004746:	d050      	beq.n	80047ea <HAL_TIM_ConfigClockSource+0x11a>
 8004748:	2b60      	cmp	r3, #96	@ 0x60
 800474a:	d877      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 800474c:	2b50      	cmp	r3, #80	@ 0x50
 800474e:	d03c      	beq.n	80047ca <HAL_TIM_ConfigClockSource+0xfa>
 8004750:	2b50      	cmp	r3, #80	@ 0x50
 8004752:	d873      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 8004754:	2b40      	cmp	r3, #64	@ 0x40
 8004756:	d058      	beq.n	800480a <HAL_TIM_ConfigClockSource+0x13a>
 8004758:	2b40      	cmp	r3, #64	@ 0x40
 800475a:	d86f      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 800475c:	2b30      	cmp	r3, #48	@ 0x30
 800475e:	d064      	beq.n	800482a <HAL_TIM_ConfigClockSource+0x15a>
 8004760:	2b30      	cmp	r3, #48	@ 0x30
 8004762:	d86b      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 8004764:	2b20      	cmp	r3, #32
 8004766:	d060      	beq.n	800482a <HAL_TIM_ConfigClockSource+0x15a>
 8004768:	2b20      	cmp	r3, #32
 800476a:	d867      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
 800476c:	2b00      	cmp	r3, #0
 800476e:	d05c      	beq.n	800482a <HAL_TIM_ConfigClockSource+0x15a>
 8004770:	2b10      	cmp	r3, #16
 8004772:	d05a      	beq.n	800482a <HAL_TIM_ConfigClockSource+0x15a>
 8004774:	e062      	b.n	800483c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6818      	ldr	r0, [r3, #0]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6899      	ldr	r1, [r3, #8]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	f000 faf1 	bl	8004d6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004798:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	609a      	str	r2, [r3, #8]
      break;
 80047a2:	e04f      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6818      	ldr	r0, [r3, #0]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	6899      	ldr	r1, [r3, #8]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685a      	ldr	r2, [r3, #4]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f000 fada 	bl	8004d6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047c6:	609a      	str	r2, [r3, #8]
      break;
 80047c8:	e03c      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6818      	ldr	r0, [r3, #0]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	6859      	ldr	r1, [r3, #4]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	461a      	mov	r2, r3
 80047d8:	f000 fa4e 	bl	8004c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2150      	movs	r1, #80	@ 0x50
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 faa7 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 80047e8:	e02c      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6818      	ldr	r0, [r3, #0]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	6859      	ldr	r1, [r3, #4]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	461a      	mov	r2, r3
 80047f8:	f000 fa6d 	bl	8004cd6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2160      	movs	r1, #96	@ 0x60
 8004802:	4618      	mov	r0, r3
 8004804:	f000 fa97 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 8004808:	e01c      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6818      	ldr	r0, [r3, #0]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	6859      	ldr	r1, [r3, #4]
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	461a      	mov	r2, r3
 8004818:	f000 fa2e 	bl	8004c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2140      	movs	r1, #64	@ 0x40
 8004822:	4618      	mov	r0, r3
 8004824:	f000 fa87 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 8004828:	e00c      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4619      	mov	r1, r3
 8004834:	4610      	mov	r0, r2
 8004836:	f000 fa7e 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 800483a:	e003      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
      break;
 8004840:	e000      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004842:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004854:	7bfb      	ldrb	r3, [r7, #15]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3710      	adds	r7, #16
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a34      	ldr	r2, [pc, #208]	@ (8004944 <TIM_Base_SetConfig+0xe4>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d00f      	beq.n	8004898 <TIM_Base_SetConfig+0x38>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800487e:	d00b      	beq.n	8004898 <TIM_Base_SetConfig+0x38>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a31      	ldr	r2, [pc, #196]	@ (8004948 <TIM_Base_SetConfig+0xe8>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d007      	beq.n	8004898 <TIM_Base_SetConfig+0x38>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a30      	ldr	r2, [pc, #192]	@ (800494c <TIM_Base_SetConfig+0xec>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d003      	beq.n	8004898 <TIM_Base_SetConfig+0x38>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a2f      	ldr	r2, [pc, #188]	@ (8004950 <TIM_Base_SetConfig+0xf0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d108      	bne.n	80048aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a25      	ldr	r2, [pc, #148]	@ (8004944 <TIM_Base_SetConfig+0xe4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d01b      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b8:	d017      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a22      	ldr	r2, [pc, #136]	@ (8004948 <TIM_Base_SetConfig+0xe8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d013      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a21      	ldr	r2, [pc, #132]	@ (800494c <TIM_Base_SetConfig+0xec>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00f      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a20      	ldr	r2, [pc, #128]	@ (8004950 <TIM_Base_SetConfig+0xf0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d00b      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a1f      	ldr	r2, [pc, #124]	@ (8004954 <TIM_Base_SetConfig+0xf4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d007      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a1e      	ldr	r2, [pc, #120]	@ (8004958 <TIM_Base_SetConfig+0xf8>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d003      	beq.n	80048ea <TIM_Base_SetConfig+0x8a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a1d      	ldr	r2, [pc, #116]	@ (800495c <TIM_Base_SetConfig+0xfc>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d108      	bne.n	80048fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	4313      	orrs	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a08      	ldr	r2, [pc, #32]	@ (8004944 <TIM_Base_SetConfig+0xe4>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d103      	bne.n	8004930 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	615a      	str	r2, [r3, #20]
}
 8004936:	bf00      	nop
 8004938:	3714      	adds	r7, #20
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40010000 	.word	0x40010000
 8004948:	40000400 	.word	0x40000400
 800494c:	40000800 	.word	0x40000800
 8004950:	40000c00 	.word	0x40000c00
 8004954:	40014000 	.word	0x40014000
 8004958:	40014400 	.word	0x40014400
 800495c:	40014800 	.word	0x40014800

08004960 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004960:	b480      	push	{r7}
 8004962:	b087      	sub	sp, #28
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	f023 0201 	bic.w	r2, r3, #1
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0303 	bic.w	r3, r3, #3
 8004996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	4313      	orrs	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f023 0302 	bic.w	r3, r3, #2
 80049a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a28 <TIM_OC1_SetConfig+0xc8>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d10c      	bne.n	80049d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f023 0308 	bic.w	r3, r3, #8
 80049c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	697a      	ldr	r2, [r7, #20]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f023 0304 	bic.w	r3, r3, #4
 80049d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a13      	ldr	r2, [pc, #76]	@ (8004a28 <TIM_OC1_SetConfig+0xc8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d111      	bne.n	8004a02 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	621a      	str	r2, [r3, #32]
}
 8004a1c:	bf00      	nop
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr
 8004a28:	40010000 	.word	0x40010000

08004a2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	f023 0210 	bic.w	r2, r3, #16
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f023 0320 	bic.w	r3, r3, #32
 8004a76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a1e      	ldr	r2, [pc, #120]	@ (8004b00 <TIM_OC2_SetConfig+0xd4>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d10d      	bne.n	8004aa8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aa6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a15      	ldr	r2, [pc, #84]	@ (8004b00 <TIM_OC2_SetConfig+0xd4>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d113      	bne.n	8004ad8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ab6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004abe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	40010000 	.word	0x40010000

08004b04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	69db      	ldr	r3, [r3, #28]
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f023 0303 	bic.w	r3, r3, #3
 8004b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	021b      	lsls	r3, r3, #8
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd4 <TIM_OC3_SetConfig+0xd0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d10d      	bne.n	8004b7e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a14      	ldr	r2, [pc, #80]	@ (8004bd4 <TIM_OC3_SetConfig+0xd0>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d113      	bne.n	8004bae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	011b      	lsls	r3, r3, #4
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	621a      	str	r2, [r3, #32]
}
 8004bc8:	bf00      	nop
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr
 8004bd4:	40010000 	.word	0x40010000

08004bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	021b      	lsls	r3, r3, #8
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	031b      	lsls	r3, r3, #12
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a10      	ldr	r2, [pc, #64]	@ (8004c74 <TIM_OC4_SetConfig+0x9c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d109      	bne.n	8004c4c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	019b      	lsls	r3, r3, #6
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	621a      	str	r2, [r3, #32]
}
 8004c66:	bf00      	nop
 8004c68:	371c      	adds	r7, #28
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	40010000 	.word	0x40010000

08004c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6a1b      	ldr	r3, [r3, #32]
 8004c8e:	f023 0201 	bic.w	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 030a 	bic.w	r3, r3, #10
 8004cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b087      	sub	sp, #28
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	f023 0210 	bic.w	r2, r3, #16
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	031b      	lsls	r3, r3, #12
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	621a      	str	r2, [r3, #32]
}
 8004d2a:	bf00      	nop
 8004d2c:	371c      	adds	r7, #28
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b085      	sub	sp, #20
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	f043 0307 	orr.w	r3, r3, #7
 8004d58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	609a      	str	r2, [r3, #8]
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	021a      	lsls	r2, r3, #8
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	609a      	str	r2, [r3, #8]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b087      	sub	sp, #28
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f003 031f 	and.w	r3, r3, #31
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a1a      	ldr	r2, [r3, #32]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	43db      	mvns	r3, r3
 8004dce:	401a      	ands	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6a1a      	ldr	r2, [r3, #32]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f003 031f 	and.w	r3, r3, #31
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	fa01 f303 	lsl.w	r3, r1, r3
 8004de4:	431a      	orrs	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	621a      	str	r2, [r3, #32]
}
 8004dea:	bf00      	nop
 8004dec:	371c      	adds	r7, #28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
	...

08004df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d101      	bne.n	8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	e050      	b.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d018      	beq.n	8004e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e5c:	d013      	beq.n	8004e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a18      	ldr	r2, [pc, #96]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00e      	beq.n	8004e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a16      	ldr	r2, [pc, #88]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d009      	beq.n	8004e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a15      	ldr	r2, [pc, #84]	@ (8004ecc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d004      	beq.n	8004e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a13      	ldr	r2, [pc, #76]	@ (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d10c      	bne.n	8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800
 8004ecc:	40000c00 	.word	0x40000c00
 8004ed0:	40014000 	.word	0x40014000

08004ed4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d101      	bne.n	8004ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004eec:	2302      	movs	r3, #2
 8004eee:	e03d      	b.n	8004f6c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e03f      	b.n	800500a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d106      	bne.n	8004fa4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7fd f912 	bl	80021c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2224      	movs	r2, #36	@ 0x24
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68da      	ldr	r2, [r3, #12]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 fcdf 	bl	8005980 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	695a      	ldr	r2, [r3, #20]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fe0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ff0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b084      	sub	sp, #16
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	4613      	mov	r3, r2
 800501e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b20      	cmp	r3, #32
 800502a:	d11d      	bne.n	8005068 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_UART_Receive_IT+0x26>
 8005032:	88fb      	ldrh	r3, [r7, #6]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e016      	b.n	800506a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005042:	2b01      	cmp	r3, #1
 8005044:	d101      	bne.n	800504a <HAL_UART_Receive_IT+0x38>
 8005046:	2302      	movs	r3, #2
 8005048:	e00f      	b.n	800506a <HAL_UART_Receive_IT+0x58>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005058:	88fb      	ldrh	r3, [r7, #6]
 800505a:	461a      	mov	r2, r3
 800505c:	68b9      	ldr	r1, [r7, #8]
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 fab6 	bl	80055d0 <UART_Start_Receive_IT>
 8005064:	4603      	mov	r3, r0
 8005066:	e000      	b.n	800506a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005068:	2302      	movs	r3, #2
  }
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b0ba      	sub	sp, #232	@ 0xe8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800509a:	2300      	movs	r3, #0
 800509c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80050b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10f      	bne.n	80050da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050be:	f003 0320 	and.w	r3, r3, #32
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <HAL_UART_IRQHandler+0x66>
 80050c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050ca:	f003 0320 	and.w	r3, r3, #32
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fb99 	bl	800580a <UART_Receive_IT>
      return;
 80050d8:	e256      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	f000 80de 	beq.w	80052a0 <HAL_UART_IRQHandler+0x22c>
 80050e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d106      	bne.n	80050fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 80d1 	beq.w	80052a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00b      	beq.n	8005122 <HAL_UART_IRQHandler+0xae>
 800510a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800510e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005112:	2b00      	cmp	r3, #0
 8005114:	d005      	beq.n	8005122 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	f043 0201 	orr.w	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <HAL_UART_IRQHandler+0xd2>
 800512e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d005      	beq.n	8005146 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513e:	f043 0202 	orr.w	r2, r3, #2
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_UART_IRQHandler+0xf6>
 8005152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d005      	beq.n	800516a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005162:	f043 0204 	orr.w	r2, r3, #4
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800516a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800516e:	f003 0308 	and.w	r3, r3, #8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d011      	beq.n	800519a <HAL_UART_IRQHandler+0x126>
 8005176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d105      	bne.n	800518e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	f043 0208 	orr.w	r2, r3, #8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 81ed 	beq.w	800557e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051a8:	f003 0320 	and.w	r3, r3, #32
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d008      	beq.n	80051c2 <HAL_UART_IRQHandler+0x14e>
 80051b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051b4:	f003 0320 	and.w	r3, r3, #32
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d002      	beq.n	80051c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 fb24 	bl	800580a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051cc:	2b40      	cmp	r3, #64	@ 0x40
 80051ce:	bf0c      	ite	eq
 80051d0:	2301      	moveq	r3, #1
 80051d2:	2300      	movne	r3, #0
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d103      	bne.n	80051ee <HAL_UART_IRQHandler+0x17a>
 80051e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d04f      	beq.n	800528e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 fa2c 	bl	800564c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051fe:	2b40      	cmp	r3, #64	@ 0x40
 8005200:	d141      	bne.n	8005286 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3314      	adds	r3, #20
 8005208:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005218:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800521c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005220:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3314      	adds	r3, #20
 800522a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800522e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005232:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800523a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800523e:	e841 2300 	strex	r3, r2, [r1]
 8005242:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005246:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1d9      	bne.n	8005202 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005252:	2b00      	cmp	r3, #0
 8005254:	d013      	beq.n	800527e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525a:	4a7d      	ldr	r2, [pc, #500]	@ (8005450 <HAL_UART_IRQHandler+0x3dc>)
 800525c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005262:	4618      	mov	r0, r3
 8005264:	f7fd fa41 	bl	80026ea <HAL_DMA_Abort_IT>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005278:	4610      	mov	r0, r2
 800527a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800527c:	e00e      	b.n	800529c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f990 	bl	80055a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005284:	e00a      	b.n	800529c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f98c 	bl	80055a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800528c:	e006      	b.n	800529c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f988 	bl	80055a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800529a:	e170      	b.n	800557e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800529c:	bf00      	nop
    return;
 800529e:	e16e      	b.n	800557e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	f040 814a 	bne.w	800553e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ae:	f003 0310 	and.w	r3, r3, #16
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 8143 	beq.w	800553e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052bc:	f003 0310 	and.w	r3, r3, #16
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 813c 	beq.w	800553e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052c6:	2300      	movs	r3, #0
 80052c8:	60bb      	str	r3, [r7, #8]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	60bb      	str	r3, [r7, #8]
 80052da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e6:	2b40      	cmp	r3, #64	@ 0x40
 80052e8:	f040 80b4 	bne.w	8005454 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 8140 	beq.w	8005582 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005306:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800530a:	429a      	cmp	r2, r3
 800530c:	f080 8139 	bcs.w	8005582 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005316:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005322:	f000 8088 	beq.w	8005436 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	330c      	adds	r3, #12
 800532c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005334:	e853 3f00 	ldrex	r3, [r3]
 8005338:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800533c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005340:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005344:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	330c      	adds	r3, #12
 800534e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005352:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800535e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005362:	e841 2300 	strex	r3, r2, [r1]
 8005366:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800536a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1d9      	bne.n	8005326 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3314      	adds	r3, #20
 8005378:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005382:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005384:	f023 0301 	bic.w	r3, r3, #1
 8005388:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3314      	adds	r3, #20
 8005392:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005396:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800539a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800539e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053a2:	e841 2300 	strex	r3, r2, [r1]
 80053a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1e1      	bne.n	8005372 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3314      	adds	r3, #20
 80053b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053b8:	e853 3f00 	ldrex	r3, [r3]
 80053bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3314      	adds	r3, #20
 80053ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053da:	e841 2300 	strex	r3, r2, [r1]
 80053de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1e3      	bne.n	80053ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	330c      	adds	r3, #12
 80053fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053fe:	e853 3f00 	ldrex	r3, [r3]
 8005402:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005406:	f023 0310 	bic.w	r3, r3, #16
 800540a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	330c      	adds	r3, #12
 8005414:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005418:	65ba      	str	r2, [r7, #88]	@ 0x58
 800541a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800541e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e3      	bne.n	80053f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005430:	4618      	mov	r0, r3
 8005432:	f7fd f8ea 	bl	800260a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800543e:	b29b      	uxth	r3, r3
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	b29b      	uxth	r3, r3
 8005444:	4619      	mov	r1, r3
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f8b6 	bl	80055b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800544c:	e099      	b.n	8005582 <HAL_UART_IRQHandler+0x50e>
 800544e:	bf00      	nop
 8005450:	08005713 	.word	0x08005713
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800545c:	b29b      	uxth	r3, r3
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005468:	b29b      	uxth	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 808b 	beq.w	8005586 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005470:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 8086 	beq.w	8005586 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	330c      	adds	r3, #12
 8005480:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800548a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800548c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005490:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	330c      	adds	r3, #12
 800549a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800549e:	647a      	str	r2, [r7, #68]	@ 0x44
 80054a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054a6:	e841 2300 	strex	r3, r2, [r1]
 80054aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1e3      	bne.n	800547a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	3314      	adds	r3, #20
 80054b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054bc:	e853 3f00 	ldrex	r3, [r3]
 80054c0:	623b      	str	r3, [r7, #32]
   return(result);
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	f023 0301 	bic.w	r3, r3, #1
 80054c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3314      	adds	r3, #20
 80054d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80054d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80054d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054de:	e841 2300 	strex	r3, r2, [r1]
 80054e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1e3      	bne.n	80054b2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	330c      	adds	r3, #12
 80054fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	60fb      	str	r3, [r7, #12]
   return(result);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0310 	bic.w	r3, r3, #16
 800550e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	330c      	adds	r3, #12
 8005518:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800551c:	61fa      	str	r2, [r7, #28]
 800551e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	69b9      	ldr	r1, [r7, #24]
 8005522:	69fa      	ldr	r2, [r7, #28]
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	617b      	str	r3, [r7, #20]
   return(result);
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e3      	bne.n	80054f8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005534:	4619      	mov	r1, r3
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f83e 	bl	80055b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800553c:	e023      	b.n	8005586 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800553e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005546:	2b00      	cmp	r3, #0
 8005548:	d009      	beq.n	800555e <HAL_UART_IRQHandler+0x4ea>
 800554a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800554e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f8ef 	bl	800573a <UART_Transmit_IT>
    return;
 800555c:	e014      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800555e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00e      	beq.n	8005588 <HAL_UART_IRQHandler+0x514>
 800556a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800556e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005572:	2b00      	cmp	r3, #0
 8005574:	d008      	beq.n	8005588 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f92f 	bl	80057da <UART_EndTransmit_IT>
    return;
 800557c:	e004      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
    return;
 800557e:	bf00      	nop
 8005580:	e002      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
      return;
 8005582:	bf00      	nop
 8005584:	e000      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
      return;
 8005586:	bf00      	nop
  }
}
 8005588:	37e8      	adds	r7, #232	@ 0xe8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop

08005590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	460b      	mov	r3, r1
 80055c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	4613      	mov	r3, r2
 80055dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	88fa      	ldrh	r2, [r7, #6]
 80055e8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	88fa      	ldrh	r2, [r7, #6]
 80055ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2222      	movs	r2, #34	@ 0x22
 80055fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d007      	beq.n	800561e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800561c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	695a      	ldr	r2, [r3, #20]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f042 0201 	orr.w	r2, r2, #1
 800562c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68da      	ldr	r2, [r3, #12]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f042 0220 	orr.w	r2, r2, #32
 800563c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800563e:	2300      	movs	r3, #0
}
 8005640:	4618      	mov	r0, r3
 8005642:	3714      	adds	r7, #20
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800564c:	b480      	push	{r7}
 800564e:	b095      	sub	sp, #84	@ 0x54
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	330c      	adds	r3, #12
 800565a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800565e:	e853 3f00 	ldrex	r3, [r3]
 8005662:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005666:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800566a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	330c      	adds	r3, #12
 8005672:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005674:	643a      	str	r2, [r7, #64]	@ 0x40
 8005676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800567a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800567c:	e841 2300 	strex	r3, r2, [r1]
 8005680:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1e5      	bne.n	8005654 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	3314      	adds	r3, #20
 800568e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	e853 3f00 	ldrex	r3, [r3]
 8005696:	61fb      	str	r3, [r7, #28]
   return(result);
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f023 0301 	bic.w	r3, r3, #1
 800569e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3314      	adds	r3, #20
 80056a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056b0:	e841 2300 	strex	r3, r2, [r1]
 80056b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e5      	bne.n	8005688 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d119      	bne.n	80056f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	330c      	adds	r3, #12
 80056ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	e853 3f00 	ldrex	r3, [r3]
 80056d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	f023 0310 	bic.w	r3, r3, #16
 80056da:	647b      	str	r3, [r7, #68]	@ 0x44
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	330c      	adds	r3, #12
 80056e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056e4:	61ba      	str	r2, [r7, #24]
 80056e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e8:	6979      	ldr	r1, [r7, #20]
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	e841 2300 	strex	r3, r2, [r1]
 80056f0:	613b      	str	r3, [r7, #16]
   return(result);
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1e5      	bne.n	80056c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005706:	bf00      	nop
 8005708:	3754      	adds	r7, #84	@ 0x54
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b084      	sub	sp, #16
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f7ff ff39 	bl	80055a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005732:	bf00      	nop
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800573a:	b480      	push	{r7}
 800573c:	b085      	sub	sp, #20
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b21      	cmp	r3, #33	@ 0x21
 800574c:	d13e      	bne.n	80057cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005756:	d114      	bne.n	8005782 <UART_Transmit_IT+0x48>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d110      	bne.n	8005782 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005774:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	1c9a      	adds	r2, r3, #2
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	621a      	str	r2, [r3, #32]
 8005780:	e008      	b.n	8005794 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	1c59      	adds	r1, r3, #1
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6211      	str	r1, [r2, #32]
 800578c:	781a      	ldrb	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005798:	b29b      	uxth	r3, r3
 800579a:	3b01      	subs	r3, #1
 800579c:	b29b      	uxth	r3, r3
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	4619      	mov	r1, r3
 80057a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10f      	bne.n	80057c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68da      	ldr	r2, [r3, #12]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68da      	ldr	r2, [r3, #12]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	e000      	b.n	80057ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057cc:	2302      	movs	r3, #2
  }
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68da      	ldr	r2, [r3, #12]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2220      	movs	r2, #32
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7ff fec8 	bl	8005590 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3708      	adds	r7, #8
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}

0800580a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800580a:	b580      	push	{r7, lr}
 800580c:	b08c      	sub	sp, #48	@ 0x30
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b22      	cmp	r3, #34	@ 0x22
 800581c:	f040 80ab 	bne.w	8005976 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005828:	d117      	bne.n	800585a <UART_Receive_IT+0x50>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d113      	bne.n	800585a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005832:	2300      	movs	r3, #0
 8005834:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800583a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	b29b      	uxth	r3, r3
 8005844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005848:	b29a      	uxth	r2, r3
 800584a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005852:	1c9a      	adds	r2, r3, #2
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	629a      	str	r2, [r3, #40]	@ 0x28
 8005858:	e026      	b.n	80058a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005860:	2300      	movs	r3, #0
 8005862:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800586c:	d007      	beq.n	800587e <UART_Receive_IT+0x74>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10a      	bne.n	800588c <UART_Receive_IT+0x82>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	b2da      	uxtb	r2, r3
 8005886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005888:	701a      	strb	r2, [r3, #0]
 800588a:	e008      	b.n	800589e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	b2db      	uxtb	r3, r3
 8005894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005898:	b2da      	uxtb	r2, r3
 800589a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	3b01      	subs	r3, #1
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	4619      	mov	r1, r3
 80058b6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d15a      	bne.n	8005972 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68da      	ldr	r2, [r3, #12]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0220 	bic.w	r2, r2, #32
 80058ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68da      	ldr	r2, [r3, #12]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	695a      	ldr	r2, [r3, #20]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f022 0201 	bic.w	r2, r2, #1
 80058ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d135      	bne.n	8005968 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	330c      	adds	r3, #12
 8005908:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	e853 3f00 	ldrex	r3, [r3]
 8005910:	613b      	str	r3, [r7, #16]
   return(result);
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f023 0310 	bic.w	r3, r3, #16
 8005918:	627b      	str	r3, [r7, #36]	@ 0x24
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	330c      	adds	r3, #12
 8005920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005922:	623a      	str	r2, [r7, #32]
 8005924:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	69f9      	ldr	r1, [r7, #28]
 8005928:	6a3a      	ldr	r2, [r7, #32]
 800592a:	e841 2300 	strex	r3, r2, [r1]
 800592e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1e5      	bne.n	8005902 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0310 	and.w	r3, r3, #16
 8005940:	2b10      	cmp	r3, #16
 8005942:	d10a      	bne.n	800595a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005944:	2300      	movs	r3, #0
 8005946:	60fb      	str	r3, [r7, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	60fb      	str	r3, [r7, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800595e:	4619      	mov	r1, r3
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7ff fe29 	bl	80055b8 <HAL_UARTEx_RxEventCallback>
 8005966:	e002      	b.n	800596e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f7fb fd49 	bl	8001400 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	e002      	b.n	8005978 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	e000      	b.n	8005978 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005976:	2302      	movs	r3, #2
  }
}
 8005978:	4618      	mov	r0, r3
 800597a:	3730      	adds	r7, #48	@ 0x30
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005984:	b0c0      	sub	sp, #256	@ 0x100
 8005986:	af00      	add	r7, sp, #0
 8005988:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800598c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800599c:	68d9      	ldr	r1, [r3, #12]
 800599e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	ea40 0301 	orr.w	r3, r0, r1
 80059a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ae:	689a      	ldr	r2, [r3, #8]
 80059b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	431a      	orrs	r2, r3
 80059b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	431a      	orrs	r2, r3
 80059c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c4:	69db      	ldr	r3, [r3, #28]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80059cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80059d8:	f021 010c 	bic.w	r1, r1, #12
 80059dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80059e6:	430b      	orrs	r3, r1
 80059e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80059f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fa:	6999      	ldr	r1, [r3, #24]
 80059fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	ea40 0301 	orr.w	r3, r0, r1
 8005a06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	4b8f      	ldr	r3, [pc, #572]	@ (8005c4c <UART_SetConfig+0x2cc>)
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d005      	beq.n	8005a20 <UART_SetConfig+0xa0>
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	4b8d      	ldr	r3, [pc, #564]	@ (8005c50 <UART_SetConfig+0x2d0>)
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d104      	bne.n	8005a2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a20:	f7fe fc28 	bl	8004274 <HAL_RCC_GetPCLK2Freq>
 8005a24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a28:	e003      	b.n	8005a32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a2a:	f7fe fc0f 	bl	800424c <HAL_RCC_GetPCLK1Freq>
 8005a2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3c:	f040 810c 	bne.w	8005c58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a44:	2200      	movs	r2, #0
 8005a46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005a4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005a52:	4622      	mov	r2, r4
 8005a54:	462b      	mov	r3, r5
 8005a56:	1891      	adds	r1, r2, r2
 8005a58:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005a5a:	415b      	adcs	r3, r3
 8005a5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a62:	4621      	mov	r1, r4
 8005a64:	eb12 0801 	adds.w	r8, r2, r1
 8005a68:	4629      	mov	r1, r5
 8005a6a:	eb43 0901 	adc.w	r9, r3, r1
 8005a6e:	f04f 0200 	mov.w	r2, #0
 8005a72:	f04f 0300 	mov.w	r3, #0
 8005a76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a82:	4690      	mov	r8, r2
 8005a84:	4699      	mov	r9, r3
 8005a86:	4623      	mov	r3, r4
 8005a88:	eb18 0303 	adds.w	r3, r8, r3
 8005a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005a90:	462b      	mov	r3, r5
 8005a92:	eb49 0303 	adc.w	r3, r9, r3
 8005a96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005aa6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005aaa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005aae:	460b      	mov	r3, r1
 8005ab0:	18db      	adds	r3, r3, r3
 8005ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	eb42 0303 	adc.w	r3, r2, r3
 8005aba:	657b      	str	r3, [r7, #84]	@ 0x54
 8005abc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ac0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ac4:	f7fb f8e8 	bl	8000c98 <__aeabi_uldivmod>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	460b      	mov	r3, r1
 8005acc:	4b61      	ldr	r3, [pc, #388]	@ (8005c54 <UART_SetConfig+0x2d4>)
 8005ace:	fba3 2302 	umull	r2, r3, r3, r2
 8005ad2:	095b      	lsrs	r3, r3, #5
 8005ad4:	011c      	lsls	r4, r3, #4
 8005ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ae0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ae4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ae8:	4642      	mov	r2, r8
 8005aea:	464b      	mov	r3, r9
 8005aec:	1891      	adds	r1, r2, r2
 8005aee:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005af0:	415b      	adcs	r3, r3
 8005af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005af8:	4641      	mov	r1, r8
 8005afa:	eb12 0a01 	adds.w	sl, r2, r1
 8005afe:	4649      	mov	r1, r9
 8005b00:	eb43 0b01 	adc.w	fp, r3, r1
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b18:	4692      	mov	sl, r2
 8005b1a:	469b      	mov	fp, r3
 8005b1c:	4643      	mov	r3, r8
 8005b1e:	eb1a 0303 	adds.w	r3, sl, r3
 8005b22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b26:	464b      	mov	r3, r9
 8005b28:	eb4b 0303 	adc.w	r3, fp, r3
 8005b2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b44:	460b      	mov	r3, r1
 8005b46:	18db      	adds	r3, r3, r3
 8005b48:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	eb42 0303 	adc.w	r3, r2, r3
 8005b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005b56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005b5a:	f7fb f89d 	bl	8000c98 <__aeabi_uldivmod>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	460b      	mov	r3, r1
 8005b62:	4611      	mov	r1, r2
 8005b64:	4b3b      	ldr	r3, [pc, #236]	@ (8005c54 <UART_SetConfig+0x2d4>)
 8005b66:	fba3 2301 	umull	r2, r3, r3, r1
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	2264      	movs	r2, #100	@ 0x64
 8005b6e:	fb02 f303 	mul.w	r3, r2, r3
 8005b72:	1acb      	subs	r3, r1, r3
 8005b74:	00db      	lsls	r3, r3, #3
 8005b76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005b7a:	4b36      	ldr	r3, [pc, #216]	@ (8005c54 <UART_SetConfig+0x2d4>)
 8005b7c:	fba3 2302 	umull	r2, r3, r3, r2
 8005b80:	095b      	lsrs	r3, r3, #5
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b88:	441c      	add	r4, r3
 8005b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005b98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005b9c:	4642      	mov	r2, r8
 8005b9e:	464b      	mov	r3, r9
 8005ba0:	1891      	adds	r1, r2, r2
 8005ba2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005ba4:	415b      	adcs	r3, r3
 8005ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ba8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005bac:	4641      	mov	r1, r8
 8005bae:	1851      	adds	r1, r2, r1
 8005bb0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	414b      	adcs	r3, r1
 8005bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	f04f 0300 	mov.w	r3, #0
 8005bc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005bc4:	4659      	mov	r1, fp
 8005bc6:	00cb      	lsls	r3, r1, #3
 8005bc8:	4651      	mov	r1, sl
 8005bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bce:	4651      	mov	r1, sl
 8005bd0:	00ca      	lsls	r2, r1, #3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	4642      	mov	r2, r8
 8005bda:	189b      	adds	r3, r3, r2
 8005bdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005be0:	464b      	mov	r3, r9
 8005be2:	460a      	mov	r2, r1
 8005be4:	eb42 0303 	adc.w	r3, r2, r3
 8005be8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005bf8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005bfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c00:	460b      	mov	r3, r1
 8005c02:	18db      	adds	r3, r3, r3
 8005c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c06:	4613      	mov	r3, r2
 8005c08:	eb42 0303 	adc.w	r3, r2, r3
 8005c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c16:	f7fb f83f 	bl	8000c98 <__aeabi_uldivmod>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c54 <UART_SetConfig+0x2d4>)
 8005c20:	fba3 1302 	umull	r1, r3, r3, r2
 8005c24:	095b      	lsrs	r3, r3, #5
 8005c26:	2164      	movs	r1, #100	@ 0x64
 8005c28:	fb01 f303 	mul.w	r3, r1, r3
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	3332      	adds	r3, #50	@ 0x32
 8005c32:	4a08      	ldr	r2, [pc, #32]	@ (8005c54 <UART_SetConfig+0x2d4>)
 8005c34:	fba2 2303 	umull	r2, r3, r2, r3
 8005c38:	095b      	lsrs	r3, r3, #5
 8005c3a:	f003 0207 	and.w	r2, r3, #7
 8005c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4422      	add	r2, r4
 8005c46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c48:	e106      	b.n	8005e58 <UART_SetConfig+0x4d8>
 8005c4a:	bf00      	nop
 8005c4c:	40011000 	.word	0x40011000
 8005c50:	40011400 	.word	0x40011400
 8005c54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005c62:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005c66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005c6a:	4642      	mov	r2, r8
 8005c6c:	464b      	mov	r3, r9
 8005c6e:	1891      	adds	r1, r2, r2
 8005c70:	6239      	str	r1, [r7, #32]
 8005c72:	415b      	adcs	r3, r3
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c7a:	4641      	mov	r1, r8
 8005c7c:	1854      	adds	r4, r2, r1
 8005c7e:	4649      	mov	r1, r9
 8005c80:	eb43 0501 	adc.w	r5, r3, r1
 8005c84:	f04f 0200 	mov.w	r2, #0
 8005c88:	f04f 0300 	mov.w	r3, #0
 8005c8c:	00eb      	lsls	r3, r5, #3
 8005c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c92:	00e2      	lsls	r2, r4, #3
 8005c94:	4614      	mov	r4, r2
 8005c96:	461d      	mov	r5, r3
 8005c98:	4643      	mov	r3, r8
 8005c9a:	18e3      	adds	r3, r4, r3
 8005c9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ca0:	464b      	mov	r3, r9
 8005ca2:	eb45 0303 	adc.w	r3, r5, r3
 8005ca6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cba:	f04f 0200 	mov.w	r2, #0
 8005cbe:	f04f 0300 	mov.w	r3, #0
 8005cc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	008b      	lsls	r3, r1, #2
 8005cca:	4621      	mov	r1, r4
 8005ccc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cd0:	4621      	mov	r1, r4
 8005cd2:	008a      	lsls	r2, r1, #2
 8005cd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005cd8:	f7fa ffde 	bl	8000c98 <__aeabi_uldivmod>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4b60      	ldr	r3, [pc, #384]	@ (8005e64 <UART_SetConfig+0x4e4>)
 8005ce2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ce6:	095b      	lsrs	r3, r3, #5
 8005ce8:	011c      	lsls	r4, r3, #4
 8005cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005cf4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005cf8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005cfc:	4642      	mov	r2, r8
 8005cfe:	464b      	mov	r3, r9
 8005d00:	1891      	adds	r1, r2, r2
 8005d02:	61b9      	str	r1, [r7, #24]
 8005d04:	415b      	adcs	r3, r3
 8005d06:	61fb      	str	r3, [r7, #28]
 8005d08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d0c:	4641      	mov	r1, r8
 8005d0e:	1851      	adds	r1, r2, r1
 8005d10:	6139      	str	r1, [r7, #16]
 8005d12:	4649      	mov	r1, r9
 8005d14:	414b      	adcs	r3, r1
 8005d16:	617b      	str	r3, [r7, #20]
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	f04f 0300 	mov.w	r3, #0
 8005d20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d24:	4659      	mov	r1, fp
 8005d26:	00cb      	lsls	r3, r1, #3
 8005d28:	4651      	mov	r1, sl
 8005d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d2e:	4651      	mov	r1, sl
 8005d30:	00ca      	lsls	r2, r1, #3
 8005d32:	4610      	mov	r0, r2
 8005d34:	4619      	mov	r1, r3
 8005d36:	4603      	mov	r3, r0
 8005d38:	4642      	mov	r2, r8
 8005d3a:	189b      	adds	r3, r3, r2
 8005d3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d40:	464b      	mov	r3, r9
 8005d42:	460a      	mov	r2, r1
 8005d44:	eb42 0303 	adc.w	r3, r2, r3
 8005d48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005d58:	f04f 0200 	mov.w	r2, #0
 8005d5c:	f04f 0300 	mov.w	r3, #0
 8005d60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005d64:	4649      	mov	r1, r9
 8005d66:	008b      	lsls	r3, r1, #2
 8005d68:	4641      	mov	r1, r8
 8005d6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d6e:	4641      	mov	r1, r8
 8005d70:	008a      	lsls	r2, r1, #2
 8005d72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005d76:	f7fa ff8f 	bl	8000c98 <__aeabi_uldivmod>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4611      	mov	r1, r2
 8005d80:	4b38      	ldr	r3, [pc, #224]	@ (8005e64 <UART_SetConfig+0x4e4>)
 8005d82:	fba3 2301 	umull	r2, r3, r3, r1
 8005d86:	095b      	lsrs	r3, r3, #5
 8005d88:	2264      	movs	r2, #100	@ 0x64
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
 8005d8e:	1acb      	subs	r3, r1, r3
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	3332      	adds	r3, #50	@ 0x32
 8005d94:	4a33      	ldr	r2, [pc, #204]	@ (8005e64 <UART_SetConfig+0x4e4>)
 8005d96:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9a:	095b      	lsrs	r3, r3, #5
 8005d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005da0:	441c      	add	r4, r3
 8005da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da6:	2200      	movs	r2, #0
 8005da8:	673b      	str	r3, [r7, #112]	@ 0x70
 8005daa:	677a      	str	r2, [r7, #116]	@ 0x74
 8005dac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005db0:	4642      	mov	r2, r8
 8005db2:	464b      	mov	r3, r9
 8005db4:	1891      	adds	r1, r2, r2
 8005db6:	60b9      	str	r1, [r7, #8]
 8005db8:	415b      	adcs	r3, r3
 8005dba:	60fb      	str	r3, [r7, #12]
 8005dbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dc0:	4641      	mov	r1, r8
 8005dc2:	1851      	adds	r1, r2, r1
 8005dc4:	6039      	str	r1, [r7, #0]
 8005dc6:	4649      	mov	r1, r9
 8005dc8:	414b      	adcs	r3, r1
 8005dca:	607b      	str	r3, [r7, #4]
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	f04f 0300 	mov.w	r3, #0
 8005dd4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005dd8:	4659      	mov	r1, fp
 8005dda:	00cb      	lsls	r3, r1, #3
 8005ddc:	4651      	mov	r1, sl
 8005dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005de2:	4651      	mov	r1, sl
 8005de4:	00ca      	lsls	r2, r1, #3
 8005de6:	4610      	mov	r0, r2
 8005de8:	4619      	mov	r1, r3
 8005dea:	4603      	mov	r3, r0
 8005dec:	4642      	mov	r2, r8
 8005dee:	189b      	adds	r3, r3, r2
 8005df0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005df2:	464b      	mov	r3, r9
 8005df4:	460a      	mov	r2, r1
 8005df6:	eb42 0303 	adc.w	r3, r2, r3
 8005dfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e06:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e14:	4649      	mov	r1, r9
 8005e16:	008b      	lsls	r3, r1, #2
 8005e18:	4641      	mov	r1, r8
 8005e1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e1e:	4641      	mov	r1, r8
 8005e20:	008a      	lsls	r2, r1, #2
 8005e22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e26:	f7fa ff37 	bl	8000c98 <__aeabi_uldivmod>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e64 <UART_SetConfig+0x4e4>)
 8005e30:	fba3 1302 	umull	r1, r3, r3, r2
 8005e34:	095b      	lsrs	r3, r3, #5
 8005e36:	2164      	movs	r1, #100	@ 0x64
 8005e38:	fb01 f303 	mul.w	r3, r1, r3
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	3332      	adds	r3, #50	@ 0x32
 8005e42:	4a08      	ldr	r2, [pc, #32]	@ (8005e64 <UART_SetConfig+0x4e4>)
 8005e44:	fba2 2303 	umull	r2, r3, r2, r3
 8005e48:	095b      	lsrs	r3, r3, #5
 8005e4a:	f003 020f 	and.w	r2, r3, #15
 8005e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4422      	add	r2, r4
 8005e56:	609a      	str	r2, [r3, #8]
}
 8005e58:	bf00      	nop
 8005e5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e64:	51eb851f 	.word	0x51eb851f

08005e68 <__cvt>:
 8005e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e6c:	ec57 6b10 	vmov	r6, r7, d0
 8005e70:	2f00      	cmp	r7, #0
 8005e72:	460c      	mov	r4, r1
 8005e74:	4619      	mov	r1, r3
 8005e76:	463b      	mov	r3, r7
 8005e78:	bfbb      	ittet	lt
 8005e7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005e7e:	461f      	movlt	r7, r3
 8005e80:	2300      	movge	r3, #0
 8005e82:	232d      	movlt	r3, #45	@ 0x2d
 8005e84:	700b      	strb	r3, [r1, #0]
 8005e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005e8c:	4691      	mov	r9, r2
 8005e8e:	f023 0820 	bic.w	r8, r3, #32
 8005e92:	bfbc      	itt	lt
 8005e94:	4632      	movlt	r2, r6
 8005e96:	4616      	movlt	r6, r2
 8005e98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e9c:	d005      	beq.n	8005eaa <__cvt+0x42>
 8005e9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ea2:	d100      	bne.n	8005ea6 <__cvt+0x3e>
 8005ea4:	3401      	adds	r4, #1
 8005ea6:	2102      	movs	r1, #2
 8005ea8:	e000      	b.n	8005eac <__cvt+0x44>
 8005eaa:	2103      	movs	r1, #3
 8005eac:	ab03      	add	r3, sp, #12
 8005eae:	9301      	str	r3, [sp, #4]
 8005eb0:	ab02      	add	r3, sp, #8
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	ec47 6b10 	vmov	d0, r6, r7
 8005eb8:	4653      	mov	r3, sl
 8005eba:	4622      	mov	r2, r4
 8005ebc:	f001 f874 	bl	8006fa8 <_dtoa_r>
 8005ec0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ec4:	4605      	mov	r5, r0
 8005ec6:	d119      	bne.n	8005efc <__cvt+0x94>
 8005ec8:	f019 0f01 	tst.w	r9, #1
 8005ecc:	d00e      	beq.n	8005eec <__cvt+0x84>
 8005ece:	eb00 0904 	add.w	r9, r0, r4
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	4639      	mov	r1, r7
 8005eda:	f7fa fdfd 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ede:	b108      	cbz	r0, 8005ee4 <__cvt+0x7c>
 8005ee0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ee4:	2230      	movs	r2, #48	@ 0x30
 8005ee6:	9b03      	ldr	r3, [sp, #12]
 8005ee8:	454b      	cmp	r3, r9
 8005eea:	d31e      	bcc.n	8005f2a <__cvt+0xc2>
 8005eec:	9b03      	ldr	r3, [sp, #12]
 8005eee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ef0:	1b5b      	subs	r3, r3, r5
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	6013      	str	r3, [r2, #0]
 8005ef6:	b004      	add	sp, #16
 8005ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005efc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f00:	eb00 0904 	add.w	r9, r0, r4
 8005f04:	d1e5      	bne.n	8005ed2 <__cvt+0x6a>
 8005f06:	7803      	ldrb	r3, [r0, #0]
 8005f08:	2b30      	cmp	r3, #48	@ 0x30
 8005f0a:	d10a      	bne.n	8005f22 <__cvt+0xba>
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4630      	mov	r0, r6
 8005f12:	4639      	mov	r1, r7
 8005f14:	f7fa fde0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f18:	b918      	cbnz	r0, 8005f22 <__cvt+0xba>
 8005f1a:	f1c4 0401 	rsb	r4, r4, #1
 8005f1e:	f8ca 4000 	str.w	r4, [sl]
 8005f22:	f8da 3000 	ldr.w	r3, [sl]
 8005f26:	4499      	add	r9, r3
 8005f28:	e7d3      	b.n	8005ed2 <__cvt+0x6a>
 8005f2a:	1c59      	adds	r1, r3, #1
 8005f2c:	9103      	str	r1, [sp, #12]
 8005f2e:	701a      	strb	r2, [r3, #0]
 8005f30:	e7d9      	b.n	8005ee6 <__cvt+0x7e>

08005f32 <__exponent>:
 8005f32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f34:	2900      	cmp	r1, #0
 8005f36:	bfba      	itte	lt
 8005f38:	4249      	neglt	r1, r1
 8005f3a:	232d      	movlt	r3, #45	@ 0x2d
 8005f3c:	232b      	movge	r3, #43	@ 0x2b
 8005f3e:	2909      	cmp	r1, #9
 8005f40:	7002      	strb	r2, [r0, #0]
 8005f42:	7043      	strb	r3, [r0, #1]
 8005f44:	dd29      	ble.n	8005f9a <__exponent+0x68>
 8005f46:	f10d 0307 	add.w	r3, sp, #7
 8005f4a:	461d      	mov	r5, r3
 8005f4c:	270a      	movs	r7, #10
 8005f4e:	461a      	mov	r2, r3
 8005f50:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f54:	fb07 1416 	mls	r4, r7, r6, r1
 8005f58:	3430      	adds	r4, #48	@ 0x30
 8005f5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f5e:	460c      	mov	r4, r1
 8005f60:	2c63      	cmp	r4, #99	@ 0x63
 8005f62:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f66:	4631      	mov	r1, r6
 8005f68:	dcf1      	bgt.n	8005f4e <__exponent+0x1c>
 8005f6a:	3130      	adds	r1, #48	@ 0x30
 8005f6c:	1e94      	subs	r4, r2, #2
 8005f6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f72:	1c41      	adds	r1, r0, #1
 8005f74:	4623      	mov	r3, r4
 8005f76:	42ab      	cmp	r3, r5
 8005f78:	d30a      	bcc.n	8005f90 <__exponent+0x5e>
 8005f7a:	f10d 0309 	add.w	r3, sp, #9
 8005f7e:	1a9b      	subs	r3, r3, r2
 8005f80:	42ac      	cmp	r4, r5
 8005f82:	bf88      	it	hi
 8005f84:	2300      	movhi	r3, #0
 8005f86:	3302      	adds	r3, #2
 8005f88:	4403      	add	r3, r0
 8005f8a:	1a18      	subs	r0, r3, r0
 8005f8c:	b003      	add	sp, #12
 8005f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005f94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005f98:	e7ed      	b.n	8005f76 <__exponent+0x44>
 8005f9a:	2330      	movs	r3, #48	@ 0x30
 8005f9c:	3130      	adds	r1, #48	@ 0x30
 8005f9e:	7083      	strb	r3, [r0, #2]
 8005fa0:	70c1      	strb	r1, [r0, #3]
 8005fa2:	1d03      	adds	r3, r0, #4
 8005fa4:	e7f1      	b.n	8005f8a <__exponent+0x58>
	...

08005fa8 <_printf_float>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	b08d      	sub	sp, #52	@ 0x34
 8005fae:	460c      	mov	r4, r1
 8005fb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005fb4:	4616      	mov	r6, r2
 8005fb6:	461f      	mov	r7, r3
 8005fb8:	4605      	mov	r5, r0
 8005fba:	f000 feef 	bl	8006d9c <_localeconv_r>
 8005fbe:	6803      	ldr	r3, [r0, #0]
 8005fc0:	9304      	str	r3, [sp, #16]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fa f95c 	bl	8000280 <strlen>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fcc:	f8d8 3000 	ldr.w	r3, [r8]
 8005fd0:	9005      	str	r0, [sp, #20]
 8005fd2:	3307      	adds	r3, #7
 8005fd4:	f023 0307 	bic.w	r3, r3, #7
 8005fd8:	f103 0208 	add.w	r2, r3, #8
 8005fdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005fe0:	f8d4 b000 	ldr.w	fp, [r4]
 8005fe4:	f8c8 2000 	str.w	r2, [r8]
 8005fe8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ff0:	9307      	str	r3, [sp, #28]
 8005ff2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ff6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ffa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ffe:	4b9c      	ldr	r3, [pc, #624]	@ (8006270 <_printf_float+0x2c8>)
 8006000:	f04f 32ff 	mov.w	r2, #4294967295
 8006004:	f7fa fd9a 	bl	8000b3c <__aeabi_dcmpun>
 8006008:	bb70      	cbnz	r0, 8006068 <_printf_float+0xc0>
 800600a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800600e:	4b98      	ldr	r3, [pc, #608]	@ (8006270 <_printf_float+0x2c8>)
 8006010:	f04f 32ff 	mov.w	r2, #4294967295
 8006014:	f7fa fd74 	bl	8000b00 <__aeabi_dcmple>
 8006018:	bb30      	cbnz	r0, 8006068 <_printf_float+0xc0>
 800601a:	2200      	movs	r2, #0
 800601c:	2300      	movs	r3, #0
 800601e:	4640      	mov	r0, r8
 8006020:	4649      	mov	r1, r9
 8006022:	f7fa fd63 	bl	8000aec <__aeabi_dcmplt>
 8006026:	b110      	cbz	r0, 800602e <_printf_float+0x86>
 8006028:	232d      	movs	r3, #45	@ 0x2d
 800602a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800602e:	4a91      	ldr	r2, [pc, #580]	@ (8006274 <_printf_float+0x2cc>)
 8006030:	4b91      	ldr	r3, [pc, #580]	@ (8006278 <_printf_float+0x2d0>)
 8006032:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006036:	bf94      	ite	ls
 8006038:	4690      	movls	r8, r2
 800603a:	4698      	movhi	r8, r3
 800603c:	2303      	movs	r3, #3
 800603e:	6123      	str	r3, [r4, #16]
 8006040:	f02b 0304 	bic.w	r3, fp, #4
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	f04f 0900 	mov.w	r9, #0
 800604a:	9700      	str	r7, [sp, #0]
 800604c:	4633      	mov	r3, r6
 800604e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006050:	4621      	mov	r1, r4
 8006052:	4628      	mov	r0, r5
 8006054:	f000 f9d2 	bl	80063fc <_printf_common>
 8006058:	3001      	adds	r0, #1
 800605a:	f040 808d 	bne.w	8006178 <_printf_float+0x1d0>
 800605e:	f04f 30ff 	mov.w	r0, #4294967295
 8006062:	b00d      	add	sp, #52	@ 0x34
 8006064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006068:	4642      	mov	r2, r8
 800606a:	464b      	mov	r3, r9
 800606c:	4640      	mov	r0, r8
 800606e:	4649      	mov	r1, r9
 8006070:	f7fa fd64 	bl	8000b3c <__aeabi_dcmpun>
 8006074:	b140      	cbz	r0, 8006088 <_printf_float+0xe0>
 8006076:	464b      	mov	r3, r9
 8006078:	2b00      	cmp	r3, #0
 800607a:	bfbc      	itt	lt
 800607c:	232d      	movlt	r3, #45	@ 0x2d
 800607e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006082:	4a7e      	ldr	r2, [pc, #504]	@ (800627c <_printf_float+0x2d4>)
 8006084:	4b7e      	ldr	r3, [pc, #504]	@ (8006280 <_printf_float+0x2d8>)
 8006086:	e7d4      	b.n	8006032 <_printf_float+0x8a>
 8006088:	6863      	ldr	r3, [r4, #4]
 800608a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800608e:	9206      	str	r2, [sp, #24]
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	d13b      	bne.n	800610c <_printf_float+0x164>
 8006094:	2306      	movs	r3, #6
 8006096:	6063      	str	r3, [r4, #4]
 8006098:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800609c:	2300      	movs	r3, #0
 800609e:	6022      	str	r2, [r4, #0]
 80060a0:	9303      	str	r3, [sp, #12]
 80060a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80060a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80060a8:	ab09      	add	r3, sp, #36	@ 0x24
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	6861      	ldr	r1, [r4, #4]
 80060ae:	ec49 8b10 	vmov	d0, r8, r9
 80060b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80060b6:	4628      	mov	r0, r5
 80060b8:	f7ff fed6 	bl	8005e68 <__cvt>
 80060bc:	9b06      	ldr	r3, [sp, #24]
 80060be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060c0:	2b47      	cmp	r3, #71	@ 0x47
 80060c2:	4680      	mov	r8, r0
 80060c4:	d129      	bne.n	800611a <_printf_float+0x172>
 80060c6:	1cc8      	adds	r0, r1, #3
 80060c8:	db02      	blt.n	80060d0 <_printf_float+0x128>
 80060ca:	6863      	ldr	r3, [r4, #4]
 80060cc:	4299      	cmp	r1, r3
 80060ce:	dd41      	ble.n	8006154 <_printf_float+0x1ac>
 80060d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80060d4:	fa5f fa8a 	uxtb.w	sl, sl
 80060d8:	3901      	subs	r1, #1
 80060da:	4652      	mov	r2, sl
 80060dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80060e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80060e2:	f7ff ff26 	bl	8005f32 <__exponent>
 80060e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060e8:	1813      	adds	r3, r2, r0
 80060ea:	2a01      	cmp	r2, #1
 80060ec:	4681      	mov	r9, r0
 80060ee:	6123      	str	r3, [r4, #16]
 80060f0:	dc02      	bgt.n	80060f8 <_printf_float+0x150>
 80060f2:	6822      	ldr	r2, [r4, #0]
 80060f4:	07d2      	lsls	r2, r2, #31
 80060f6:	d501      	bpl.n	80060fc <_printf_float+0x154>
 80060f8:	3301      	adds	r3, #1
 80060fa:	6123      	str	r3, [r4, #16]
 80060fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006100:	2b00      	cmp	r3, #0
 8006102:	d0a2      	beq.n	800604a <_printf_float+0xa2>
 8006104:	232d      	movs	r3, #45	@ 0x2d
 8006106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800610a:	e79e      	b.n	800604a <_printf_float+0xa2>
 800610c:	9a06      	ldr	r2, [sp, #24]
 800610e:	2a47      	cmp	r2, #71	@ 0x47
 8006110:	d1c2      	bne.n	8006098 <_printf_float+0xf0>
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1c0      	bne.n	8006098 <_printf_float+0xf0>
 8006116:	2301      	movs	r3, #1
 8006118:	e7bd      	b.n	8006096 <_printf_float+0xee>
 800611a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800611e:	d9db      	bls.n	80060d8 <_printf_float+0x130>
 8006120:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006124:	d118      	bne.n	8006158 <_printf_float+0x1b0>
 8006126:	2900      	cmp	r1, #0
 8006128:	6863      	ldr	r3, [r4, #4]
 800612a:	dd0b      	ble.n	8006144 <_printf_float+0x19c>
 800612c:	6121      	str	r1, [r4, #16]
 800612e:	b913      	cbnz	r3, 8006136 <_printf_float+0x18e>
 8006130:	6822      	ldr	r2, [r4, #0]
 8006132:	07d0      	lsls	r0, r2, #31
 8006134:	d502      	bpl.n	800613c <_printf_float+0x194>
 8006136:	3301      	adds	r3, #1
 8006138:	440b      	add	r3, r1
 800613a:	6123      	str	r3, [r4, #16]
 800613c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800613e:	f04f 0900 	mov.w	r9, #0
 8006142:	e7db      	b.n	80060fc <_printf_float+0x154>
 8006144:	b913      	cbnz	r3, 800614c <_printf_float+0x1a4>
 8006146:	6822      	ldr	r2, [r4, #0]
 8006148:	07d2      	lsls	r2, r2, #31
 800614a:	d501      	bpl.n	8006150 <_printf_float+0x1a8>
 800614c:	3302      	adds	r3, #2
 800614e:	e7f4      	b.n	800613a <_printf_float+0x192>
 8006150:	2301      	movs	r3, #1
 8006152:	e7f2      	b.n	800613a <_printf_float+0x192>
 8006154:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006158:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800615a:	4299      	cmp	r1, r3
 800615c:	db05      	blt.n	800616a <_printf_float+0x1c2>
 800615e:	6823      	ldr	r3, [r4, #0]
 8006160:	6121      	str	r1, [r4, #16]
 8006162:	07d8      	lsls	r0, r3, #31
 8006164:	d5ea      	bpl.n	800613c <_printf_float+0x194>
 8006166:	1c4b      	adds	r3, r1, #1
 8006168:	e7e7      	b.n	800613a <_printf_float+0x192>
 800616a:	2900      	cmp	r1, #0
 800616c:	bfd4      	ite	le
 800616e:	f1c1 0202 	rsble	r2, r1, #2
 8006172:	2201      	movgt	r2, #1
 8006174:	4413      	add	r3, r2
 8006176:	e7e0      	b.n	800613a <_printf_float+0x192>
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	055a      	lsls	r2, r3, #21
 800617c:	d407      	bmi.n	800618e <_printf_float+0x1e6>
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	4642      	mov	r2, r8
 8006182:	4631      	mov	r1, r6
 8006184:	4628      	mov	r0, r5
 8006186:	47b8      	blx	r7
 8006188:	3001      	adds	r0, #1
 800618a:	d12b      	bne.n	80061e4 <_printf_float+0x23c>
 800618c:	e767      	b.n	800605e <_printf_float+0xb6>
 800618e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006192:	f240 80dd 	bls.w	8006350 <_printf_float+0x3a8>
 8006196:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800619a:	2200      	movs	r2, #0
 800619c:	2300      	movs	r3, #0
 800619e:	f7fa fc9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80061a2:	2800      	cmp	r0, #0
 80061a4:	d033      	beq.n	800620e <_printf_float+0x266>
 80061a6:	4a37      	ldr	r2, [pc, #220]	@ (8006284 <_printf_float+0x2dc>)
 80061a8:	2301      	movs	r3, #1
 80061aa:	4631      	mov	r1, r6
 80061ac:	4628      	mov	r0, r5
 80061ae:	47b8      	blx	r7
 80061b0:	3001      	adds	r0, #1
 80061b2:	f43f af54 	beq.w	800605e <_printf_float+0xb6>
 80061b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80061ba:	4543      	cmp	r3, r8
 80061bc:	db02      	blt.n	80061c4 <_printf_float+0x21c>
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	07d8      	lsls	r0, r3, #31
 80061c2:	d50f      	bpl.n	80061e4 <_printf_float+0x23c>
 80061c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061c8:	4631      	mov	r1, r6
 80061ca:	4628      	mov	r0, r5
 80061cc:	47b8      	blx	r7
 80061ce:	3001      	adds	r0, #1
 80061d0:	f43f af45 	beq.w	800605e <_printf_float+0xb6>
 80061d4:	f04f 0900 	mov.w	r9, #0
 80061d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80061dc:	f104 0a1a 	add.w	sl, r4, #26
 80061e0:	45c8      	cmp	r8, r9
 80061e2:	dc09      	bgt.n	80061f8 <_printf_float+0x250>
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	079b      	lsls	r3, r3, #30
 80061e8:	f100 8103 	bmi.w	80063f2 <_printf_float+0x44a>
 80061ec:	68e0      	ldr	r0, [r4, #12]
 80061ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061f0:	4298      	cmp	r0, r3
 80061f2:	bfb8      	it	lt
 80061f4:	4618      	movlt	r0, r3
 80061f6:	e734      	b.n	8006062 <_printf_float+0xba>
 80061f8:	2301      	movs	r3, #1
 80061fa:	4652      	mov	r2, sl
 80061fc:	4631      	mov	r1, r6
 80061fe:	4628      	mov	r0, r5
 8006200:	47b8      	blx	r7
 8006202:	3001      	adds	r0, #1
 8006204:	f43f af2b 	beq.w	800605e <_printf_float+0xb6>
 8006208:	f109 0901 	add.w	r9, r9, #1
 800620c:	e7e8      	b.n	80061e0 <_printf_float+0x238>
 800620e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006210:	2b00      	cmp	r3, #0
 8006212:	dc39      	bgt.n	8006288 <_printf_float+0x2e0>
 8006214:	4a1b      	ldr	r2, [pc, #108]	@ (8006284 <_printf_float+0x2dc>)
 8006216:	2301      	movs	r3, #1
 8006218:	4631      	mov	r1, r6
 800621a:	4628      	mov	r0, r5
 800621c:	47b8      	blx	r7
 800621e:	3001      	adds	r0, #1
 8006220:	f43f af1d 	beq.w	800605e <_printf_float+0xb6>
 8006224:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006228:	ea59 0303 	orrs.w	r3, r9, r3
 800622c:	d102      	bne.n	8006234 <_printf_float+0x28c>
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	07d9      	lsls	r1, r3, #31
 8006232:	d5d7      	bpl.n	80061e4 <_printf_float+0x23c>
 8006234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006238:	4631      	mov	r1, r6
 800623a:	4628      	mov	r0, r5
 800623c:	47b8      	blx	r7
 800623e:	3001      	adds	r0, #1
 8006240:	f43f af0d 	beq.w	800605e <_printf_float+0xb6>
 8006244:	f04f 0a00 	mov.w	sl, #0
 8006248:	f104 0b1a 	add.w	fp, r4, #26
 800624c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800624e:	425b      	negs	r3, r3
 8006250:	4553      	cmp	r3, sl
 8006252:	dc01      	bgt.n	8006258 <_printf_float+0x2b0>
 8006254:	464b      	mov	r3, r9
 8006256:	e793      	b.n	8006180 <_printf_float+0x1d8>
 8006258:	2301      	movs	r3, #1
 800625a:	465a      	mov	r2, fp
 800625c:	4631      	mov	r1, r6
 800625e:	4628      	mov	r0, r5
 8006260:	47b8      	blx	r7
 8006262:	3001      	adds	r0, #1
 8006264:	f43f aefb 	beq.w	800605e <_printf_float+0xb6>
 8006268:	f10a 0a01 	add.w	sl, sl, #1
 800626c:	e7ee      	b.n	800624c <_printf_float+0x2a4>
 800626e:	bf00      	nop
 8006270:	7fefffff 	.word	0x7fefffff
 8006274:	0800ac48 	.word	0x0800ac48
 8006278:	0800ac4c 	.word	0x0800ac4c
 800627c:	0800ac50 	.word	0x0800ac50
 8006280:	0800ac54 	.word	0x0800ac54
 8006284:	0800ac58 	.word	0x0800ac58
 8006288:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800628a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800628e:	4553      	cmp	r3, sl
 8006290:	bfa8      	it	ge
 8006292:	4653      	movge	r3, sl
 8006294:	2b00      	cmp	r3, #0
 8006296:	4699      	mov	r9, r3
 8006298:	dc36      	bgt.n	8006308 <_printf_float+0x360>
 800629a:	f04f 0b00 	mov.w	fp, #0
 800629e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062a2:	f104 021a 	add.w	r2, r4, #26
 80062a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062a8:	9306      	str	r3, [sp, #24]
 80062aa:	eba3 0309 	sub.w	r3, r3, r9
 80062ae:	455b      	cmp	r3, fp
 80062b0:	dc31      	bgt.n	8006316 <_printf_float+0x36e>
 80062b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062b4:	459a      	cmp	sl, r3
 80062b6:	dc3a      	bgt.n	800632e <_printf_float+0x386>
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	07da      	lsls	r2, r3, #31
 80062bc:	d437      	bmi.n	800632e <_printf_float+0x386>
 80062be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c0:	ebaa 0903 	sub.w	r9, sl, r3
 80062c4:	9b06      	ldr	r3, [sp, #24]
 80062c6:	ebaa 0303 	sub.w	r3, sl, r3
 80062ca:	4599      	cmp	r9, r3
 80062cc:	bfa8      	it	ge
 80062ce:	4699      	movge	r9, r3
 80062d0:	f1b9 0f00 	cmp.w	r9, #0
 80062d4:	dc33      	bgt.n	800633e <_printf_float+0x396>
 80062d6:	f04f 0800 	mov.w	r8, #0
 80062da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062de:	f104 0b1a 	add.w	fp, r4, #26
 80062e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e4:	ebaa 0303 	sub.w	r3, sl, r3
 80062e8:	eba3 0309 	sub.w	r3, r3, r9
 80062ec:	4543      	cmp	r3, r8
 80062ee:	f77f af79 	ble.w	80061e4 <_printf_float+0x23c>
 80062f2:	2301      	movs	r3, #1
 80062f4:	465a      	mov	r2, fp
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	f43f aeae 	beq.w	800605e <_printf_float+0xb6>
 8006302:	f108 0801 	add.w	r8, r8, #1
 8006306:	e7ec      	b.n	80062e2 <_printf_float+0x33a>
 8006308:	4642      	mov	r2, r8
 800630a:	4631      	mov	r1, r6
 800630c:	4628      	mov	r0, r5
 800630e:	47b8      	blx	r7
 8006310:	3001      	adds	r0, #1
 8006312:	d1c2      	bne.n	800629a <_printf_float+0x2f2>
 8006314:	e6a3      	b.n	800605e <_printf_float+0xb6>
 8006316:	2301      	movs	r3, #1
 8006318:	4631      	mov	r1, r6
 800631a:	4628      	mov	r0, r5
 800631c:	9206      	str	r2, [sp, #24]
 800631e:	47b8      	blx	r7
 8006320:	3001      	adds	r0, #1
 8006322:	f43f ae9c 	beq.w	800605e <_printf_float+0xb6>
 8006326:	9a06      	ldr	r2, [sp, #24]
 8006328:	f10b 0b01 	add.w	fp, fp, #1
 800632c:	e7bb      	b.n	80062a6 <_printf_float+0x2fe>
 800632e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006332:	4631      	mov	r1, r6
 8006334:	4628      	mov	r0, r5
 8006336:	47b8      	blx	r7
 8006338:	3001      	adds	r0, #1
 800633a:	d1c0      	bne.n	80062be <_printf_float+0x316>
 800633c:	e68f      	b.n	800605e <_printf_float+0xb6>
 800633e:	9a06      	ldr	r2, [sp, #24]
 8006340:	464b      	mov	r3, r9
 8006342:	4442      	add	r2, r8
 8006344:	4631      	mov	r1, r6
 8006346:	4628      	mov	r0, r5
 8006348:	47b8      	blx	r7
 800634a:	3001      	adds	r0, #1
 800634c:	d1c3      	bne.n	80062d6 <_printf_float+0x32e>
 800634e:	e686      	b.n	800605e <_printf_float+0xb6>
 8006350:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006354:	f1ba 0f01 	cmp.w	sl, #1
 8006358:	dc01      	bgt.n	800635e <_printf_float+0x3b6>
 800635a:	07db      	lsls	r3, r3, #31
 800635c:	d536      	bpl.n	80063cc <_printf_float+0x424>
 800635e:	2301      	movs	r3, #1
 8006360:	4642      	mov	r2, r8
 8006362:	4631      	mov	r1, r6
 8006364:	4628      	mov	r0, r5
 8006366:	47b8      	blx	r7
 8006368:	3001      	adds	r0, #1
 800636a:	f43f ae78 	beq.w	800605e <_printf_float+0xb6>
 800636e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	f43f ae70 	beq.w	800605e <_printf_float+0xb6>
 800637e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006382:	2200      	movs	r2, #0
 8006384:	2300      	movs	r3, #0
 8006386:	f10a 3aff 	add.w	sl, sl, #4294967295
 800638a:	f7fa fba5 	bl	8000ad8 <__aeabi_dcmpeq>
 800638e:	b9c0      	cbnz	r0, 80063c2 <_printf_float+0x41a>
 8006390:	4653      	mov	r3, sl
 8006392:	f108 0201 	add.w	r2, r8, #1
 8006396:	4631      	mov	r1, r6
 8006398:	4628      	mov	r0, r5
 800639a:	47b8      	blx	r7
 800639c:	3001      	adds	r0, #1
 800639e:	d10c      	bne.n	80063ba <_printf_float+0x412>
 80063a0:	e65d      	b.n	800605e <_printf_float+0xb6>
 80063a2:	2301      	movs	r3, #1
 80063a4:	465a      	mov	r2, fp
 80063a6:	4631      	mov	r1, r6
 80063a8:	4628      	mov	r0, r5
 80063aa:	47b8      	blx	r7
 80063ac:	3001      	adds	r0, #1
 80063ae:	f43f ae56 	beq.w	800605e <_printf_float+0xb6>
 80063b2:	f108 0801 	add.w	r8, r8, #1
 80063b6:	45d0      	cmp	r8, sl
 80063b8:	dbf3      	blt.n	80063a2 <_printf_float+0x3fa>
 80063ba:	464b      	mov	r3, r9
 80063bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80063c0:	e6df      	b.n	8006182 <_printf_float+0x1da>
 80063c2:	f04f 0800 	mov.w	r8, #0
 80063c6:	f104 0b1a 	add.w	fp, r4, #26
 80063ca:	e7f4      	b.n	80063b6 <_printf_float+0x40e>
 80063cc:	2301      	movs	r3, #1
 80063ce:	4642      	mov	r2, r8
 80063d0:	e7e1      	b.n	8006396 <_printf_float+0x3ee>
 80063d2:	2301      	movs	r3, #1
 80063d4:	464a      	mov	r2, r9
 80063d6:	4631      	mov	r1, r6
 80063d8:	4628      	mov	r0, r5
 80063da:	47b8      	blx	r7
 80063dc:	3001      	adds	r0, #1
 80063de:	f43f ae3e 	beq.w	800605e <_printf_float+0xb6>
 80063e2:	f108 0801 	add.w	r8, r8, #1
 80063e6:	68e3      	ldr	r3, [r4, #12]
 80063e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063ea:	1a5b      	subs	r3, r3, r1
 80063ec:	4543      	cmp	r3, r8
 80063ee:	dcf0      	bgt.n	80063d2 <_printf_float+0x42a>
 80063f0:	e6fc      	b.n	80061ec <_printf_float+0x244>
 80063f2:	f04f 0800 	mov.w	r8, #0
 80063f6:	f104 0919 	add.w	r9, r4, #25
 80063fa:	e7f4      	b.n	80063e6 <_printf_float+0x43e>

080063fc <_printf_common>:
 80063fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006400:	4616      	mov	r6, r2
 8006402:	4698      	mov	r8, r3
 8006404:	688a      	ldr	r2, [r1, #8]
 8006406:	690b      	ldr	r3, [r1, #16]
 8006408:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800640c:	4293      	cmp	r3, r2
 800640e:	bfb8      	it	lt
 8006410:	4613      	movlt	r3, r2
 8006412:	6033      	str	r3, [r6, #0]
 8006414:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006418:	4607      	mov	r7, r0
 800641a:	460c      	mov	r4, r1
 800641c:	b10a      	cbz	r2, 8006422 <_printf_common+0x26>
 800641e:	3301      	adds	r3, #1
 8006420:	6033      	str	r3, [r6, #0]
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	0699      	lsls	r1, r3, #26
 8006426:	bf42      	ittt	mi
 8006428:	6833      	ldrmi	r3, [r6, #0]
 800642a:	3302      	addmi	r3, #2
 800642c:	6033      	strmi	r3, [r6, #0]
 800642e:	6825      	ldr	r5, [r4, #0]
 8006430:	f015 0506 	ands.w	r5, r5, #6
 8006434:	d106      	bne.n	8006444 <_printf_common+0x48>
 8006436:	f104 0a19 	add.w	sl, r4, #25
 800643a:	68e3      	ldr	r3, [r4, #12]
 800643c:	6832      	ldr	r2, [r6, #0]
 800643e:	1a9b      	subs	r3, r3, r2
 8006440:	42ab      	cmp	r3, r5
 8006442:	dc26      	bgt.n	8006492 <_printf_common+0x96>
 8006444:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006448:	6822      	ldr	r2, [r4, #0]
 800644a:	3b00      	subs	r3, #0
 800644c:	bf18      	it	ne
 800644e:	2301      	movne	r3, #1
 8006450:	0692      	lsls	r2, r2, #26
 8006452:	d42b      	bmi.n	80064ac <_printf_common+0xb0>
 8006454:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006458:	4641      	mov	r1, r8
 800645a:	4638      	mov	r0, r7
 800645c:	47c8      	blx	r9
 800645e:	3001      	adds	r0, #1
 8006460:	d01e      	beq.n	80064a0 <_printf_common+0xa4>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	6922      	ldr	r2, [r4, #16]
 8006466:	f003 0306 	and.w	r3, r3, #6
 800646a:	2b04      	cmp	r3, #4
 800646c:	bf02      	ittt	eq
 800646e:	68e5      	ldreq	r5, [r4, #12]
 8006470:	6833      	ldreq	r3, [r6, #0]
 8006472:	1aed      	subeq	r5, r5, r3
 8006474:	68a3      	ldr	r3, [r4, #8]
 8006476:	bf0c      	ite	eq
 8006478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800647c:	2500      	movne	r5, #0
 800647e:	4293      	cmp	r3, r2
 8006480:	bfc4      	itt	gt
 8006482:	1a9b      	subgt	r3, r3, r2
 8006484:	18ed      	addgt	r5, r5, r3
 8006486:	2600      	movs	r6, #0
 8006488:	341a      	adds	r4, #26
 800648a:	42b5      	cmp	r5, r6
 800648c:	d11a      	bne.n	80064c4 <_printf_common+0xc8>
 800648e:	2000      	movs	r0, #0
 8006490:	e008      	b.n	80064a4 <_printf_common+0xa8>
 8006492:	2301      	movs	r3, #1
 8006494:	4652      	mov	r2, sl
 8006496:	4641      	mov	r1, r8
 8006498:	4638      	mov	r0, r7
 800649a:	47c8      	blx	r9
 800649c:	3001      	adds	r0, #1
 800649e:	d103      	bne.n	80064a8 <_printf_common+0xac>
 80064a0:	f04f 30ff 	mov.w	r0, #4294967295
 80064a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064a8:	3501      	adds	r5, #1
 80064aa:	e7c6      	b.n	800643a <_printf_common+0x3e>
 80064ac:	18e1      	adds	r1, r4, r3
 80064ae:	1c5a      	adds	r2, r3, #1
 80064b0:	2030      	movs	r0, #48	@ 0x30
 80064b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064b6:	4422      	add	r2, r4
 80064b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80064c0:	3302      	adds	r3, #2
 80064c2:	e7c7      	b.n	8006454 <_printf_common+0x58>
 80064c4:	2301      	movs	r3, #1
 80064c6:	4622      	mov	r2, r4
 80064c8:	4641      	mov	r1, r8
 80064ca:	4638      	mov	r0, r7
 80064cc:	47c8      	blx	r9
 80064ce:	3001      	adds	r0, #1
 80064d0:	d0e6      	beq.n	80064a0 <_printf_common+0xa4>
 80064d2:	3601      	adds	r6, #1
 80064d4:	e7d9      	b.n	800648a <_printf_common+0x8e>
	...

080064d8 <_printf_i>:
 80064d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064dc:	7e0f      	ldrb	r7, [r1, #24]
 80064de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064e0:	2f78      	cmp	r7, #120	@ 0x78
 80064e2:	4691      	mov	r9, r2
 80064e4:	4680      	mov	r8, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	469a      	mov	sl, r3
 80064ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064ee:	d807      	bhi.n	8006500 <_printf_i+0x28>
 80064f0:	2f62      	cmp	r7, #98	@ 0x62
 80064f2:	d80a      	bhi.n	800650a <_printf_i+0x32>
 80064f4:	2f00      	cmp	r7, #0
 80064f6:	f000 80d2 	beq.w	800669e <_printf_i+0x1c6>
 80064fa:	2f58      	cmp	r7, #88	@ 0x58
 80064fc:	f000 80b9 	beq.w	8006672 <_printf_i+0x19a>
 8006500:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006504:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006508:	e03a      	b.n	8006580 <_printf_i+0xa8>
 800650a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800650e:	2b15      	cmp	r3, #21
 8006510:	d8f6      	bhi.n	8006500 <_printf_i+0x28>
 8006512:	a101      	add	r1, pc, #4	@ (adr r1, 8006518 <_printf_i+0x40>)
 8006514:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006518:	08006571 	.word	0x08006571
 800651c:	08006585 	.word	0x08006585
 8006520:	08006501 	.word	0x08006501
 8006524:	08006501 	.word	0x08006501
 8006528:	08006501 	.word	0x08006501
 800652c:	08006501 	.word	0x08006501
 8006530:	08006585 	.word	0x08006585
 8006534:	08006501 	.word	0x08006501
 8006538:	08006501 	.word	0x08006501
 800653c:	08006501 	.word	0x08006501
 8006540:	08006501 	.word	0x08006501
 8006544:	08006685 	.word	0x08006685
 8006548:	080065af 	.word	0x080065af
 800654c:	0800663f 	.word	0x0800663f
 8006550:	08006501 	.word	0x08006501
 8006554:	08006501 	.word	0x08006501
 8006558:	080066a7 	.word	0x080066a7
 800655c:	08006501 	.word	0x08006501
 8006560:	080065af 	.word	0x080065af
 8006564:	08006501 	.word	0x08006501
 8006568:	08006501 	.word	0x08006501
 800656c:	08006647 	.word	0x08006647
 8006570:	6833      	ldr	r3, [r6, #0]
 8006572:	1d1a      	adds	r2, r3, #4
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6032      	str	r2, [r6, #0]
 8006578:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800657c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006580:	2301      	movs	r3, #1
 8006582:	e09d      	b.n	80066c0 <_printf_i+0x1e8>
 8006584:	6833      	ldr	r3, [r6, #0]
 8006586:	6820      	ldr	r0, [r4, #0]
 8006588:	1d19      	adds	r1, r3, #4
 800658a:	6031      	str	r1, [r6, #0]
 800658c:	0606      	lsls	r6, r0, #24
 800658e:	d501      	bpl.n	8006594 <_printf_i+0xbc>
 8006590:	681d      	ldr	r5, [r3, #0]
 8006592:	e003      	b.n	800659c <_printf_i+0xc4>
 8006594:	0645      	lsls	r5, r0, #25
 8006596:	d5fb      	bpl.n	8006590 <_printf_i+0xb8>
 8006598:	f9b3 5000 	ldrsh.w	r5, [r3]
 800659c:	2d00      	cmp	r5, #0
 800659e:	da03      	bge.n	80065a8 <_printf_i+0xd0>
 80065a0:	232d      	movs	r3, #45	@ 0x2d
 80065a2:	426d      	negs	r5, r5
 80065a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065a8:	4859      	ldr	r0, [pc, #356]	@ (8006710 <_printf_i+0x238>)
 80065aa:	230a      	movs	r3, #10
 80065ac:	e011      	b.n	80065d2 <_printf_i+0xfa>
 80065ae:	6821      	ldr	r1, [r4, #0]
 80065b0:	6833      	ldr	r3, [r6, #0]
 80065b2:	0608      	lsls	r0, r1, #24
 80065b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80065b8:	d402      	bmi.n	80065c0 <_printf_i+0xe8>
 80065ba:	0649      	lsls	r1, r1, #25
 80065bc:	bf48      	it	mi
 80065be:	b2ad      	uxthmi	r5, r5
 80065c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80065c2:	4853      	ldr	r0, [pc, #332]	@ (8006710 <_printf_i+0x238>)
 80065c4:	6033      	str	r3, [r6, #0]
 80065c6:	bf14      	ite	ne
 80065c8:	230a      	movne	r3, #10
 80065ca:	2308      	moveq	r3, #8
 80065cc:	2100      	movs	r1, #0
 80065ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065d2:	6866      	ldr	r6, [r4, #4]
 80065d4:	60a6      	str	r6, [r4, #8]
 80065d6:	2e00      	cmp	r6, #0
 80065d8:	bfa2      	ittt	ge
 80065da:	6821      	ldrge	r1, [r4, #0]
 80065dc:	f021 0104 	bicge.w	r1, r1, #4
 80065e0:	6021      	strge	r1, [r4, #0]
 80065e2:	b90d      	cbnz	r5, 80065e8 <_printf_i+0x110>
 80065e4:	2e00      	cmp	r6, #0
 80065e6:	d04b      	beq.n	8006680 <_printf_i+0x1a8>
 80065e8:	4616      	mov	r6, r2
 80065ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80065ee:	fb03 5711 	mls	r7, r3, r1, r5
 80065f2:	5dc7      	ldrb	r7, [r0, r7]
 80065f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065f8:	462f      	mov	r7, r5
 80065fa:	42bb      	cmp	r3, r7
 80065fc:	460d      	mov	r5, r1
 80065fe:	d9f4      	bls.n	80065ea <_printf_i+0x112>
 8006600:	2b08      	cmp	r3, #8
 8006602:	d10b      	bne.n	800661c <_printf_i+0x144>
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	07df      	lsls	r7, r3, #31
 8006608:	d508      	bpl.n	800661c <_printf_i+0x144>
 800660a:	6923      	ldr	r3, [r4, #16]
 800660c:	6861      	ldr	r1, [r4, #4]
 800660e:	4299      	cmp	r1, r3
 8006610:	bfde      	ittt	le
 8006612:	2330      	movle	r3, #48	@ 0x30
 8006614:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006618:	f106 36ff 	addle.w	r6, r6, #4294967295
 800661c:	1b92      	subs	r2, r2, r6
 800661e:	6122      	str	r2, [r4, #16]
 8006620:	f8cd a000 	str.w	sl, [sp]
 8006624:	464b      	mov	r3, r9
 8006626:	aa03      	add	r2, sp, #12
 8006628:	4621      	mov	r1, r4
 800662a:	4640      	mov	r0, r8
 800662c:	f7ff fee6 	bl	80063fc <_printf_common>
 8006630:	3001      	adds	r0, #1
 8006632:	d14a      	bne.n	80066ca <_printf_i+0x1f2>
 8006634:	f04f 30ff 	mov.w	r0, #4294967295
 8006638:	b004      	add	sp, #16
 800663a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	f043 0320 	orr.w	r3, r3, #32
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	4833      	ldr	r0, [pc, #204]	@ (8006714 <_printf_i+0x23c>)
 8006648:	2778      	movs	r7, #120	@ 0x78
 800664a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	6831      	ldr	r1, [r6, #0]
 8006652:	061f      	lsls	r7, r3, #24
 8006654:	f851 5b04 	ldr.w	r5, [r1], #4
 8006658:	d402      	bmi.n	8006660 <_printf_i+0x188>
 800665a:	065f      	lsls	r7, r3, #25
 800665c:	bf48      	it	mi
 800665e:	b2ad      	uxthmi	r5, r5
 8006660:	6031      	str	r1, [r6, #0]
 8006662:	07d9      	lsls	r1, r3, #31
 8006664:	bf44      	itt	mi
 8006666:	f043 0320 	orrmi.w	r3, r3, #32
 800666a:	6023      	strmi	r3, [r4, #0]
 800666c:	b11d      	cbz	r5, 8006676 <_printf_i+0x19e>
 800666e:	2310      	movs	r3, #16
 8006670:	e7ac      	b.n	80065cc <_printf_i+0xf4>
 8006672:	4827      	ldr	r0, [pc, #156]	@ (8006710 <_printf_i+0x238>)
 8006674:	e7e9      	b.n	800664a <_printf_i+0x172>
 8006676:	6823      	ldr	r3, [r4, #0]
 8006678:	f023 0320 	bic.w	r3, r3, #32
 800667c:	6023      	str	r3, [r4, #0]
 800667e:	e7f6      	b.n	800666e <_printf_i+0x196>
 8006680:	4616      	mov	r6, r2
 8006682:	e7bd      	b.n	8006600 <_printf_i+0x128>
 8006684:	6833      	ldr	r3, [r6, #0]
 8006686:	6825      	ldr	r5, [r4, #0]
 8006688:	6961      	ldr	r1, [r4, #20]
 800668a:	1d18      	adds	r0, r3, #4
 800668c:	6030      	str	r0, [r6, #0]
 800668e:	062e      	lsls	r6, r5, #24
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	d501      	bpl.n	8006698 <_printf_i+0x1c0>
 8006694:	6019      	str	r1, [r3, #0]
 8006696:	e002      	b.n	800669e <_printf_i+0x1c6>
 8006698:	0668      	lsls	r0, r5, #25
 800669a:	d5fb      	bpl.n	8006694 <_printf_i+0x1bc>
 800669c:	8019      	strh	r1, [r3, #0]
 800669e:	2300      	movs	r3, #0
 80066a0:	6123      	str	r3, [r4, #16]
 80066a2:	4616      	mov	r6, r2
 80066a4:	e7bc      	b.n	8006620 <_printf_i+0x148>
 80066a6:	6833      	ldr	r3, [r6, #0]
 80066a8:	1d1a      	adds	r2, r3, #4
 80066aa:	6032      	str	r2, [r6, #0]
 80066ac:	681e      	ldr	r6, [r3, #0]
 80066ae:	6862      	ldr	r2, [r4, #4]
 80066b0:	2100      	movs	r1, #0
 80066b2:	4630      	mov	r0, r6
 80066b4:	f7f9 fd94 	bl	80001e0 <memchr>
 80066b8:	b108      	cbz	r0, 80066be <_printf_i+0x1e6>
 80066ba:	1b80      	subs	r0, r0, r6
 80066bc:	6060      	str	r0, [r4, #4]
 80066be:	6863      	ldr	r3, [r4, #4]
 80066c0:	6123      	str	r3, [r4, #16]
 80066c2:	2300      	movs	r3, #0
 80066c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066c8:	e7aa      	b.n	8006620 <_printf_i+0x148>
 80066ca:	6923      	ldr	r3, [r4, #16]
 80066cc:	4632      	mov	r2, r6
 80066ce:	4649      	mov	r1, r9
 80066d0:	4640      	mov	r0, r8
 80066d2:	47d0      	blx	sl
 80066d4:	3001      	adds	r0, #1
 80066d6:	d0ad      	beq.n	8006634 <_printf_i+0x15c>
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	079b      	lsls	r3, r3, #30
 80066dc:	d413      	bmi.n	8006706 <_printf_i+0x22e>
 80066de:	68e0      	ldr	r0, [r4, #12]
 80066e0:	9b03      	ldr	r3, [sp, #12]
 80066e2:	4298      	cmp	r0, r3
 80066e4:	bfb8      	it	lt
 80066e6:	4618      	movlt	r0, r3
 80066e8:	e7a6      	b.n	8006638 <_printf_i+0x160>
 80066ea:	2301      	movs	r3, #1
 80066ec:	4632      	mov	r2, r6
 80066ee:	4649      	mov	r1, r9
 80066f0:	4640      	mov	r0, r8
 80066f2:	47d0      	blx	sl
 80066f4:	3001      	adds	r0, #1
 80066f6:	d09d      	beq.n	8006634 <_printf_i+0x15c>
 80066f8:	3501      	adds	r5, #1
 80066fa:	68e3      	ldr	r3, [r4, #12]
 80066fc:	9903      	ldr	r1, [sp, #12]
 80066fe:	1a5b      	subs	r3, r3, r1
 8006700:	42ab      	cmp	r3, r5
 8006702:	dcf2      	bgt.n	80066ea <_printf_i+0x212>
 8006704:	e7eb      	b.n	80066de <_printf_i+0x206>
 8006706:	2500      	movs	r5, #0
 8006708:	f104 0619 	add.w	r6, r4, #25
 800670c:	e7f5      	b.n	80066fa <_printf_i+0x222>
 800670e:	bf00      	nop
 8006710:	0800ac5a 	.word	0x0800ac5a
 8006714:	0800ac6b 	.word	0x0800ac6b

08006718 <_scanf_float>:
 8006718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671c:	b087      	sub	sp, #28
 800671e:	4617      	mov	r7, r2
 8006720:	9303      	str	r3, [sp, #12]
 8006722:	688b      	ldr	r3, [r1, #8]
 8006724:	1e5a      	subs	r2, r3, #1
 8006726:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800672a:	bf81      	itttt	hi
 800672c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006730:	eb03 0b05 	addhi.w	fp, r3, r5
 8006734:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006738:	608b      	strhi	r3, [r1, #8]
 800673a:	680b      	ldr	r3, [r1, #0]
 800673c:	460a      	mov	r2, r1
 800673e:	f04f 0500 	mov.w	r5, #0
 8006742:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006746:	f842 3b1c 	str.w	r3, [r2], #28
 800674a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800674e:	4680      	mov	r8, r0
 8006750:	460c      	mov	r4, r1
 8006752:	bf98      	it	ls
 8006754:	f04f 0b00 	movls.w	fp, #0
 8006758:	9201      	str	r2, [sp, #4]
 800675a:	4616      	mov	r6, r2
 800675c:	46aa      	mov	sl, r5
 800675e:	46a9      	mov	r9, r5
 8006760:	9502      	str	r5, [sp, #8]
 8006762:	68a2      	ldr	r2, [r4, #8]
 8006764:	b152      	cbz	r2, 800677c <_scanf_float+0x64>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	2b4e      	cmp	r3, #78	@ 0x4e
 800676c:	d864      	bhi.n	8006838 <_scanf_float+0x120>
 800676e:	2b40      	cmp	r3, #64	@ 0x40
 8006770:	d83c      	bhi.n	80067ec <_scanf_float+0xd4>
 8006772:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006776:	b2c8      	uxtb	r0, r1
 8006778:	280e      	cmp	r0, #14
 800677a:	d93a      	bls.n	80067f2 <_scanf_float+0xda>
 800677c:	f1b9 0f00 	cmp.w	r9, #0
 8006780:	d003      	beq.n	800678a <_scanf_float+0x72>
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800678e:	f1ba 0f01 	cmp.w	sl, #1
 8006792:	f200 8117 	bhi.w	80069c4 <_scanf_float+0x2ac>
 8006796:	9b01      	ldr	r3, [sp, #4]
 8006798:	429e      	cmp	r6, r3
 800679a:	f200 8108 	bhi.w	80069ae <_scanf_float+0x296>
 800679e:	2001      	movs	r0, #1
 80067a0:	b007      	add	sp, #28
 80067a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80067aa:	2a0d      	cmp	r2, #13
 80067ac:	d8e6      	bhi.n	800677c <_scanf_float+0x64>
 80067ae:	a101      	add	r1, pc, #4	@ (adr r1, 80067b4 <_scanf_float+0x9c>)
 80067b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80067b4:	080068fb 	.word	0x080068fb
 80067b8:	0800677d 	.word	0x0800677d
 80067bc:	0800677d 	.word	0x0800677d
 80067c0:	0800677d 	.word	0x0800677d
 80067c4:	0800695b 	.word	0x0800695b
 80067c8:	08006933 	.word	0x08006933
 80067cc:	0800677d 	.word	0x0800677d
 80067d0:	0800677d 	.word	0x0800677d
 80067d4:	08006909 	.word	0x08006909
 80067d8:	0800677d 	.word	0x0800677d
 80067dc:	0800677d 	.word	0x0800677d
 80067e0:	0800677d 	.word	0x0800677d
 80067e4:	0800677d 	.word	0x0800677d
 80067e8:	080068c1 	.word	0x080068c1
 80067ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80067f0:	e7db      	b.n	80067aa <_scanf_float+0x92>
 80067f2:	290e      	cmp	r1, #14
 80067f4:	d8c2      	bhi.n	800677c <_scanf_float+0x64>
 80067f6:	a001      	add	r0, pc, #4	@ (adr r0, 80067fc <_scanf_float+0xe4>)
 80067f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80067fc:	080068b1 	.word	0x080068b1
 8006800:	0800677d 	.word	0x0800677d
 8006804:	080068b1 	.word	0x080068b1
 8006808:	08006947 	.word	0x08006947
 800680c:	0800677d 	.word	0x0800677d
 8006810:	08006859 	.word	0x08006859
 8006814:	08006897 	.word	0x08006897
 8006818:	08006897 	.word	0x08006897
 800681c:	08006897 	.word	0x08006897
 8006820:	08006897 	.word	0x08006897
 8006824:	08006897 	.word	0x08006897
 8006828:	08006897 	.word	0x08006897
 800682c:	08006897 	.word	0x08006897
 8006830:	08006897 	.word	0x08006897
 8006834:	08006897 	.word	0x08006897
 8006838:	2b6e      	cmp	r3, #110	@ 0x6e
 800683a:	d809      	bhi.n	8006850 <_scanf_float+0x138>
 800683c:	2b60      	cmp	r3, #96	@ 0x60
 800683e:	d8b2      	bhi.n	80067a6 <_scanf_float+0x8e>
 8006840:	2b54      	cmp	r3, #84	@ 0x54
 8006842:	d07b      	beq.n	800693c <_scanf_float+0x224>
 8006844:	2b59      	cmp	r3, #89	@ 0x59
 8006846:	d199      	bne.n	800677c <_scanf_float+0x64>
 8006848:	2d07      	cmp	r5, #7
 800684a:	d197      	bne.n	800677c <_scanf_float+0x64>
 800684c:	2508      	movs	r5, #8
 800684e:	e02c      	b.n	80068aa <_scanf_float+0x192>
 8006850:	2b74      	cmp	r3, #116	@ 0x74
 8006852:	d073      	beq.n	800693c <_scanf_float+0x224>
 8006854:	2b79      	cmp	r3, #121	@ 0x79
 8006856:	e7f6      	b.n	8006846 <_scanf_float+0x12e>
 8006858:	6821      	ldr	r1, [r4, #0]
 800685a:	05c8      	lsls	r0, r1, #23
 800685c:	d51b      	bpl.n	8006896 <_scanf_float+0x17e>
 800685e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006862:	6021      	str	r1, [r4, #0]
 8006864:	f109 0901 	add.w	r9, r9, #1
 8006868:	f1bb 0f00 	cmp.w	fp, #0
 800686c:	d003      	beq.n	8006876 <_scanf_float+0x15e>
 800686e:	3201      	adds	r2, #1
 8006870:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006874:	60a2      	str	r2, [r4, #8]
 8006876:	68a3      	ldr	r3, [r4, #8]
 8006878:	3b01      	subs	r3, #1
 800687a:	60a3      	str	r3, [r4, #8]
 800687c:	6923      	ldr	r3, [r4, #16]
 800687e:	3301      	adds	r3, #1
 8006880:	6123      	str	r3, [r4, #16]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	3b01      	subs	r3, #1
 8006886:	2b00      	cmp	r3, #0
 8006888:	607b      	str	r3, [r7, #4]
 800688a:	f340 8087 	ble.w	800699c <_scanf_float+0x284>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	3301      	adds	r3, #1
 8006892:	603b      	str	r3, [r7, #0]
 8006894:	e765      	b.n	8006762 <_scanf_float+0x4a>
 8006896:	eb1a 0105 	adds.w	r1, sl, r5
 800689a:	f47f af6f 	bne.w	800677c <_scanf_float+0x64>
 800689e:	6822      	ldr	r2, [r4, #0]
 80068a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80068a4:	6022      	str	r2, [r4, #0]
 80068a6:	460d      	mov	r5, r1
 80068a8:	468a      	mov	sl, r1
 80068aa:	f806 3b01 	strb.w	r3, [r6], #1
 80068ae:	e7e2      	b.n	8006876 <_scanf_float+0x15e>
 80068b0:	6822      	ldr	r2, [r4, #0]
 80068b2:	0610      	lsls	r0, r2, #24
 80068b4:	f57f af62 	bpl.w	800677c <_scanf_float+0x64>
 80068b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068bc:	6022      	str	r2, [r4, #0]
 80068be:	e7f4      	b.n	80068aa <_scanf_float+0x192>
 80068c0:	f1ba 0f00 	cmp.w	sl, #0
 80068c4:	d10e      	bne.n	80068e4 <_scanf_float+0x1cc>
 80068c6:	f1b9 0f00 	cmp.w	r9, #0
 80068ca:	d10e      	bne.n	80068ea <_scanf_float+0x1d2>
 80068cc:	6822      	ldr	r2, [r4, #0]
 80068ce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80068d2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80068d6:	d108      	bne.n	80068ea <_scanf_float+0x1d2>
 80068d8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80068dc:	6022      	str	r2, [r4, #0]
 80068de:	f04f 0a01 	mov.w	sl, #1
 80068e2:	e7e2      	b.n	80068aa <_scanf_float+0x192>
 80068e4:	f1ba 0f02 	cmp.w	sl, #2
 80068e8:	d055      	beq.n	8006996 <_scanf_float+0x27e>
 80068ea:	2d01      	cmp	r5, #1
 80068ec:	d002      	beq.n	80068f4 <_scanf_float+0x1dc>
 80068ee:	2d04      	cmp	r5, #4
 80068f0:	f47f af44 	bne.w	800677c <_scanf_float+0x64>
 80068f4:	3501      	adds	r5, #1
 80068f6:	b2ed      	uxtb	r5, r5
 80068f8:	e7d7      	b.n	80068aa <_scanf_float+0x192>
 80068fa:	f1ba 0f01 	cmp.w	sl, #1
 80068fe:	f47f af3d 	bne.w	800677c <_scanf_float+0x64>
 8006902:	f04f 0a02 	mov.w	sl, #2
 8006906:	e7d0      	b.n	80068aa <_scanf_float+0x192>
 8006908:	b97d      	cbnz	r5, 800692a <_scanf_float+0x212>
 800690a:	f1b9 0f00 	cmp.w	r9, #0
 800690e:	f47f af38 	bne.w	8006782 <_scanf_float+0x6a>
 8006912:	6822      	ldr	r2, [r4, #0]
 8006914:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006918:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800691c:	f040 8108 	bne.w	8006b30 <_scanf_float+0x418>
 8006920:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006924:	6022      	str	r2, [r4, #0]
 8006926:	2501      	movs	r5, #1
 8006928:	e7bf      	b.n	80068aa <_scanf_float+0x192>
 800692a:	2d03      	cmp	r5, #3
 800692c:	d0e2      	beq.n	80068f4 <_scanf_float+0x1dc>
 800692e:	2d05      	cmp	r5, #5
 8006930:	e7de      	b.n	80068f0 <_scanf_float+0x1d8>
 8006932:	2d02      	cmp	r5, #2
 8006934:	f47f af22 	bne.w	800677c <_scanf_float+0x64>
 8006938:	2503      	movs	r5, #3
 800693a:	e7b6      	b.n	80068aa <_scanf_float+0x192>
 800693c:	2d06      	cmp	r5, #6
 800693e:	f47f af1d 	bne.w	800677c <_scanf_float+0x64>
 8006942:	2507      	movs	r5, #7
 8006944:	e7b1      	b.n	80068aa <_scanf_float+0x192>
 8006946:	6822      	ldr	r2, [r4, #0]
 8006948:	0591      	lsls	r1, r2, #22
 800694a:	f57f af17 	bpl.w	800677c <_scanf_float+0x64>
 800694e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006952:	6022      	str	r2, [r4, #0]
 8006954:	f8cd 9008 	str.w	r9, [sp, #8]
 8006958:	e7a7      	b.n	80068aa <_scanf_float+0x192>
 800695a:	6822      	ldr	r2, [r4, #0]
 800695c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006960:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006964:	d006      	beq.n	8006974 <_scanf_float+0x25c>
 8006966:	0550      	lsls	r0, r2, #21
 8006968:	f57f af08 	bpl.w	800677c <_scanf_float+0x64>
 800696c:	f1b9 0f00 	cmp.w	r9, #0
 8006970:	f000 80de 	beq.w	8006b30 <_scanf_float+0x418>
 8006974:	0591      	lsls	r1, r2, #22
 8006976:	bf58      	it	pl
 8006978:	9902      	ldrpl	r1, [sp, #8]
 800697a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800697e:	bf58      	it	pl
 8006980:	eba9 0101 	subpl.w	r1, r9, r1
 8006984:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006988:	bf58      	it	pl
 800698a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800698e:	6022      	str	r2, [r4, #0]
 8006990:	f04f 0900 	mov.w	r9, #0
 8006994:	e789      	b.n	80068aa <_scanf_float+0x192>
 8006996:	f04f 0a03 	mov.w	sl, #3
 800699a:	e786      	b.n	80068aa <_scanf_float+0x192>
 800699c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80069a0:	4639      	mov	r1, r7
 80069a2:	4640      	mov	r0, r8
 80069a4:	4798      	blx	r3
 80069a6:	2800      	cmp	r0, #0
 80069a8:	f43f aedb 	beq.w	8006762 <_scanf_float+0x4a>
 80069ac:	e6e6      	b.n	800677c <_scanf_float+0x64>
 80069ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80069b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069b6:	463a      	mov	r2, r7
 80069b8:	4640      	mov	r0, r8
 80069ba:	4798      	blx	r3
 80069bc:	6923      	ldr	r3, [r4, #16]
 80069be:	3b01      	subs	r3, #1
 80069c0:	6123      	str	r3, [r4, #16]
 80069c2:	e6e8      	b.n	8006796 <_scanf_float+0x7e>
 80069c4:	1e6b      	subs	r3, r5, #1
 80069c6:	2b06      	cmp	r3, #6
 80069c8:	d824      	bhi.n	8006a14 <_scanf_float+0x2fc>
 80069ca:	2d02      	cmp	r5, #2
 80069cc:	d836      	bhi.n	8006a3c <_scanf_float+0x324>
 80069ce:	9b01      	ldr	r3, [sp, #4]
 80069d0:	429e      	cmp	r6, r3
 80069d2:	f67f aee4 	bls.w	800679e <_scanf_float+0x86>
 80069d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80069da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069de:	463a      	mov	r2, r7
 80069e0:	4640      	mov	r0, r8
 80069e2:	4798      	blx	r3
 80069e4:	6923      	ldr	r3, [r4, #16]
 80069e6:	3b01      	subs	r3, #1
 80069e8:	6123      	str	r3, [r4, #16]
 80069ea:	e7f0      	b.n	80069ce <_scanf_float+0x2b6>
 80069ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80069f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80069f4:	463a      	mov	r2, r7
 80069f6:	4640      	mov	r0, r8
 80069f8:	4798      	blx	r3
 80069fa:	6923      	ldr	r3, [r4, #16]
 80069fc:	3b01      	subs	r3, #1
 80069fe:	6123      	str	r3, [r4, #16]
 8006a00:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a04:	fa5f fa8a 	uxtb.w	sl, sl
 8006a08:	f1ba 0f02 	cmp.w	sl, #2
 8006a0c:	d1ee      	bne.n	80069ec <_scanf_float+0x2d4>
 8006a0e:	3d03      	subs	r5, #3
 8006a10:	b2ed      	uxtb	r5, r5
 8006a12:	1b76      	subs	r6, r6, r5
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	05da      	lsls	r2, r3, #23
 8006a18:	d530      	bpl.n	8006a7c <_scanf_float+0x364>
 8006a1a:	055b      	lsls	r3, r3, #21
 8006a1c:	d511      	bpl.n	8006a42 <_scanf_float+0x32a>
 8006a1e:	9b01      	ldr	r3, [sp, #4]
 8006a20:	429e      	cmp	r6, r3
 8006a22:	f67f aebc 	bls.w	800679e <_scanf_float+0x86>
 8006a26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a2e:	463a      	mov	r2, r7
 8006a30:	4640      	mov	r0, r8
 8006a32:	4798      	blx	r3
 8006a34:	6923      	ldr	r3, [r4, #16]
 8006a36:	3b01      	subs	r3, #1
 8006a38:	6123      	str	r3, [r4, #16]
 8006a3a:	e7f0      	b.n	8006a1e <_scanf_float+0x306>
 8006a3c:	46aa      	mov	sl, r5
 8006a3e:	46b3      	mov	fp, r6
 8006a40:	e7de      	b.n	8006a00 <_scanf_float+0x2e8>
 8006a42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	2965      	cmp	r1, #101	@ 0x65
 8006a4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a4e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a52:	6123      	str	r3, [r4, #16]
 8006a54:	d00c      	beq.n	8006a70 <_scanf_float+0x358>
 8006a56:	2945      	cmp	r1, #69	@ 0x45
 8006a58:	d00a      	beq.n	8006a70 <_scanf_float+0x358>
 8006a5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a5e:	463a      	mov	r2, r7
 8006a60:	4640      	mov	r0, r8
 8006a62:	4798      	blx	r3
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	1eb5      	subs	r5, r6, #2
 8006a6e:	6123      	str	r3, [r4, #16]
 8006a70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a74:	463a      	mov	r2, r7
 8006a76:	4640      	mov	r0, r8
 8006a78:	4798      	blx	r3
 8006a7a:	462e      	mov	r6, r5
 8006a7c:	6822      	ldr	r2, [r4, #0]
 8006a7e:	f012 0210 	ands.w	r2, r2, #16
 8006a82:	d001      	beq.n	8006a88 <_scanf_float+0x370>
 8006a84:	2000      	movs	r0, #0
 8006a86:	e68b      	b.n	80067a0 <_scanf_float+0x88>
 8006a88:	7032      	strb	r2, [r6, #0]
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a94:	d11c      	bne.n	8006ad0 <_scanf_float+0x3b8>
 8006a96:	9b02      	ldr	r3, [sp, #8]
 8006a98:	454b      	cmp	r3, r9
 8006a9a:	eba3 0209 	sub.w	r2, r3, r9
 8006a9e:	d123      	bne.n	8006ae8 <_scanf_float+0x3d0>
 8006aa0:	9901      	ldr	r1, [sp, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	4640      	mov	r0, r8
 8006aa6:	f002 fbf7 	bl	8009298 <_strtod_r>
 8006aaa:	9b03      	ldr	r3, [sp, #12]
 8006aac:	6821      	ldr	r1, [r4, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f011 0f02 	tst.w	r1, #2
 8006ab4:	ec57 6b10 	vmov	r6, r7, d0
 8006ab8:	f103 0204 	add.w	r2, r3, #4
 8006abc:	d01f      	beq.n	8006afe <_scanf_float+0x3e6>
 8006abe:	9903      	ldr	r1, [sp, #12]
 8006ac0:	600a      	str	r2, [r1, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	e9c3 6700 	strd	r6, r7, [r3]
 8006ac8:	68e3      	ldr	r3, [r4, #12]
 8006aca:	3301      	adds	r3, #1
 8006acc:	60e3      	str	r3, [r4, #12]
 8006ace:	e7d9      	b.n	8006a84 <_scanf_float+0x36c>
 8006ad0:	9b04      	ldr	r3, [sp, #16]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0e4      	beq.n	8006aa0 <_scanf_float+0x388>
 8006ad6:	9905      	ldr	r1, [sp, #20]
 8006ad8:	230a      	movs	r3, #10
 8006ada:	3101      	adds	r1, #1
 8006adc:	4640      	mov	r0, r8
 8006ade:	f002 fc5b 	bl	8009398 <_strtol_r>
 8006ae2:	9b04      	ldr	r3, [sp, #16]
 8006ae4:	9e05      	ldr	r6, [sp, #20]
 8006ae6:	1ac2      	subs	r2, r0, r3
 8006ae8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006aec:	429e      	cmp	r6, r3
 8006aee:	bf28      	it	cs
 8006af0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006af4:	4910      	ldr	r1, [pc, #64]	@ (8006b38 <_scanf_float+0x420>)
 8006af6:	4630      	mov	r0, r6
 8006af8:	f000 f8e4 	bl	8006cc4 <siprintf>
 8006afc:	e7d0      	b.n	8006aa0 <_scanf_float+0x388>
 8006afe:	f011 0f04 	tst.w	r1, #4
 8006b02:	9903      	ldr	r1, [sp, #12]
 8006b04:	600a      	str	r2, [r1, #0]
 8006b06:	d1dc      	bne.n	8006ac2 <_scanf_float+0x3aa>
 8006b08:	681d      	ldr	r5, [r3, #0]
 8006b0a:	4632      	mov	r2, r6
 8006b0c:	463b      	mov	r3, r7
 8006b0e:	4630      	mov	r0, r6
 8006b10:	4639      	mov	r1, r7
 8006b12:	f7fa f813 	bl	8000b3c <__aeabi_dcmpun>
 8006b16:	b128      	cbz	r0, 8006b24 <_scanf_float+0x40c>
 8006b18:	4808      	ldr	r0, [pc, #32]	@ (8006b3c <_scanf_float+0x424>)
 8006b1a:	f000 f9b7 	bl	8006e8c <nanf>
 8006b1e:	ed85 0a00 	vstr	s0, [r5]
 8006b22:	e7d1      	b.n	8006ac8 <_scanf_float+0x3b0>
 8006b24:	4630      	mov	r0, r6
 8006b26:	4639      	mov	r1, r7
 8006b28:	f7fa f866 	bl	8000bf8 <__aeabi_d2f>
 8006b2c:	6028      	str	r0, [r5, #0]
 8006b2e:	e7cb      	b.n	8006ac8 <_scanf_float+0x3b0>
 8006b30:	f04f 0900 	mov.w	r9, #0
 8006b34:	e629      	b.n	800678a <_scanf_float+0x72>
 8006b36:	bf00      	nop
 8006b38:	0800ac7c 	.word	0x0800ac7c
 8006b3c:	0800b015 	.word	0x0800b015

08006b40 <std>:
 8006b40:	2300      	movs	r3, #0
 8006b42:	b510      	push	{r4, lr}
 8006b44:	4604      	mov	r4, r0
 8006b46:	e9c0 3300 	strd	r3, r3, [r0]
 8006b4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b4e:	6083      	str	r3, [r0, #8]
 8006b50:	8181      	strh	r1, [r0, #12]
 8006b52:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b54:	81c2      	strh	r2, [r0, #14]
 8006b56:	6183      	str	r3, [r0, #24]
 8006b58:	4619      	mov	r1, r3
 8006b5a:	2208      	movs	r2, #8
 8006b5c:	305c      	adds	r0, #92	@ 0x5c
 8006b5e:	f000 f914 	bl	8006d8a <memset>
 8006b62:	4b0d      	ldr	r3, [pc, #52]	@ (8006b98 <std+0x58>)
 8006b64:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b66:	4b0d      	ldr	r3, [pc, #52]	@ (8006b9c <std+0x5c>)
 8006b68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba0 <std+0x60>)
 8006b6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba4 <std+0x64>)
 8006b70:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba8 <std+0x68>)
 8006b74:	6224      	str	r4, [r4, #32]
 8006b76:	429c      	cmp	r4, r3
 8006b78:	d006      	beq.n	8006b88 <std+0x48>
 8006b7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b7e:	4294      	cmp	r4, r2
 8006b80:	d002      	beq.n	8006b88 <std+0x48>
 8006b82:	33d0      	adds	r3, #208	@ 0xd0
 8006b84:	429c      	cmp	r4, r3
 8006b86:	d105      	bne.n	8006b94 <std+0x54>
 8006b88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b90:	f000 b978 	b.w	8006e84 <__retarget_lock_init_recursive>
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	bf00      	nop
 8006b98:	08006d05 	.word	0x08006d05
 8006b9c:	08006d27 	.word	0x08006d27
 8006ba0:	08006d5f 	.word	0x08006d5f
 8006ba4:	08006d83 	.word	0x08006d83
 8006ba8:	20000454 	.word	0x20000454

08006bac <stdio_exit_handler>:
 8006bac:	4a02      	ldr	r2, [pc, #8]	@ (8006bb8 <stdio_exit_handler+0xc>)
 8006bae:	4903      	ldr	r1, [pc, #12]	@ (8006bbc <stdio_exit_handler+0x10>)
 8006bb0:	4803      	ldr	r0, [pc, #12]	@ (8006bc0 <stdio_exit_handler+0x14>)
 8006bb2:	f000 b869 	b.w	8006c88 <_fwalk_sglue>
 8006bb6:	bf00      	nop
 8006bb8:	2000009c 	.word	0x2000009c
 8006bbc:	08009755 	.word	0x08009755
 8006bc0:	200000ac 	.word	0x200000ac

08006bc4 <cleanup_stdio>:
 8006bc4:	6841      	ldr	r1, [r0, #4]
 8006bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <cleanup_stdio+0x34>)
 8006bc8:	4299      	cmp	r1, r3
 8006bca:	b510      	push	{r4, lr}
 8006bcc:	4604      	mov	r4, r0
 8006bce:	d001      	beq.n	8006bd4 <cleanup_stdio+0x10>
 8006bd0:	f002 fdc0 	bl	8009754 <_fflush_r>
 8006bd4:	68a1      	ldr	r1, [r4, #8]
 8006bd6:	4b09      	ldr	r3, [pc, #36]	@ (8006bfc <cleanup_stdio+0x38>)
 8006bd8:	4299      	cmp	r1, r3
 8006bda:	d002      	beq.n	8006be2 <cleanup_stdio+0x1e>
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f002 fdb9 	bl	8009754 <_fflush_r>
 8006be2:	68e1      	ldr	r1, [r4, #12]
 8006be4:	4b06      	ldr	r3, [pc, #24]	@ (8006c00 <cleanup_stdio+0x3c>)
 8006be6:	4299      	cmp	r1, r3
 8006be8:	d004      	beq.n	8006bf4 <cleanup_stdio+0x30>
 8006bea:	4620      	mov	r0, r4
 8006bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bf0:	f002 bdb0 	b.w	8009754 <_fflush_r>
 8006bf4:	bd10      	pop	{r4, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20000454 	.word	0x20000454
 8006bfc:	200004bc 	.word	0x200004bc
 8006c00:	20000524 	.word	0x20000524

08006c04 <global_stdio_init.part.0>:
 8006c04:	b510      	push	{r4, lr}
 8006c06:	4b0b      	ldr	r3, [pc, #44]	@ (8006c34 <global_stdio_init.part.0+0x30>)
 8006c08:	4c0b      	ldr	r4, [pc, #44]	@ (8006c38 <global_stdio_init.part.0+0x34>)
 8006c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8006c3c <global_stdio_init.part.0+0x38>)
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	2200      	movs	r2, #0
 8006c12:	2104      	movs	r1, #4
 8006c14:	f7ff ff94 	bl	8006b40 <std>
 8006c18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	2109      	movs	r1, #9
 8006c20:	f7ff ff8e 	bl	8006b40 <std>
 8006c24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c28:	2202      	movs	r2, #2
 8006c2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c2e:	2112      	movs	r1, #18
 8006c30:	f7ff bf86 	b.w	8006b40 <std>
 8006c34:	2000058c 	.word	0x2000058c
 8006c38:	20000454 	.word	0x20000454
 8006c3c:	08006bad 	.word	0x08006bad

08006c40 <__sfp_lock_acquire>:
 8006c40:	4801      	ldr	r0, [pc, #4]	@ (8006c48 <__sfp_lock_acquire+0x8>)
 8006c42:	f000 b920 	b.w	8006e86 <__retarget_lock_acquire_recursive>
 8006c46:	bf00      	nop
 8006c48:	20000595 	.word	0x20000595

08006c4c <__sfp_lock_release>:
 8006c4c:	4801      	ldr	r0, [pc, #4]	@ (8006c54 <__sfp_lock_release+0x8>)
 8006c4e:	f000 b91b 	b.w	8006e88 <__retarget_lock_release_recursive>
 8006c52:	bf00      	nop
 8006c54:	20000595 	.word	0x20000595

08006c58 <__sinit>:
 8006c58:	b510      	push	{r4, lr}
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	f7ff fff0 	bl	8006c40 <__sfp_lock_acquire>
 8006c60:	6a23      	ldr	r3, [r4, #32]
 8006c62:	b11b      	cbz	r3, 8006c6c <__sinit+0x14>
 8006c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c68:	f7ff bff0 	b.w	8006c4c <__sfp_lock_release>
 8006c6c:	4b04      	ldr	r3, [pc, #16]	@ (8006c80 <__sinit+0x28>)
 8006c6e:	6223      	str	r3, [r4, #32]
 8006c70:	4b04      	ldr	r3, [pc, #16]	@ (8006c84 <__sinit+0x2c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1f5      	bne.n	8006c64 <__sinit+0xc>
 8006c78:	f7ff ffc4 	bl	8006c04 <global_stdio_init.part.0>
 8006c7c:	e7f2      	b.n	8006c64 <__sinit+0xc>
 8006c7e:	bf00      	nop
 8006c80:	08006bc5 	.word	0x08006bc5
 8006c84:	2000058c 	.word	0x2000058c

08006c88 <_fwalk_sglue>:
 8006c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	4688      	mov	r8, r1
 8006c90:	4614      	mov	r4, r2
 8006c92:	2600      	movs	r6, #0
 8006c94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c98:	f1b9 0901 	subs.w	r9, r9, #1
 8006c9c:	d505      	bpl.n	8006caa <_fwalk_sglue+0x22>
 8006c9e:	6824      	ldr	r4, [r4, #0]
 8006ca0:	2c00      	cmp	r4, #0
 8006ca2:	d1f7      	bne.n	8006c94 <_fwalk_sglue+0xc>
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006caa:	89ab      	ldrh	r3, [r5, #12]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d907      	bls.n	8006cc0 <_fwalk_sglue+0x38>
 8006cb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	d003      	beq.n	8006cc0 <_fwalk_sglue+0x38>
 8006cb8:	4629      	mov	r1, r5
 8006cba:	4638      	mov	r0, r7
 8006cbc:	47c0      	blx	r8
 8006cbe:	4306      	orrs	r6, r0
 8006cc0:	3568      	adds	r5, #104	@ 0x68
 8006cc2:	e7e9      	b.n	8006c98 <_fwalk_sglue+0x10>

08006cc4 <siprintf>:
 8006cc4:	b40e      	push	{r1, r2, r3}
 8006cc6:	b500      	push	{lr}
 8006cc8:	b09c      	sub	sp, #112	@ 0x70
 8006cca:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ccc:	9002      	str	r0, [sp, #8]
 8006cce:	9006      	str	r0, [sp, #24]
 8006cd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006cd4:	4809      	ldr	r0, [pc, #36]	@ (8006cfc <siprintf+0x38>)
 8006cd6:	9107      	str	r1, [sp, #28]
 8006cd8:	9104      	str	r1, [sp, #16]
 8006cda:	4909      	ldr	r1, [pc, #36]	@ (8006d00 <siprintf+0x3c>)
 8006cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ce0:	9105      	str	r1, [sp, #20]
 8006ce2:	6800      	ldr	r0, [r0, #0]
 8006ce4:	9301      	str	r3, [sp, #4]
 8006ce6:	a902      	add	r1, sp, #8
 8006ce8:	f002 fbb4 	bl	8009454 <_svfiprintf_r>
 8006cec:	9b02      	ldr	r3, [sp, #8]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	701a      	strb	r2, [r3, #0]
 8006cf2:	b01c      	add	sp, #112	@ 0x70
 8006cf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cf8:	b003      	add	sp, #12
 8006cfa:	4770      	bx	lr
 8006cfc:	200000a8 	.word	0x200000a8
 8006d00:	ffff0208 	.word	0xffff0208

08006d04 <__sread>:
 8006d04:	b510      	push	{r4, lr}
 8006d06:	460c      	mov	r4, r1
 8006d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0c:	f000 f86c 	bl	8006de8 <_read_r>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	bfab      	itete	ge
 8006d14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d16:	89a3      	ldrhlt	r3, [r4, #12]
 8006d18:	181b      	addge	r3, r3, r0
 8006d1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d1e:	bfac      	ite	ge
 8006d20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d22:	81a3      	strhlt	r3, [r4, #12]
 8006d24:	bd10      	pop	{r4, pc}

08006d26 <__swrite>:
 8006d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d2a:	461f      	mov	r7, r3
 8006d2c:	898b      	ldrh	r3, [r1, #12]
 8006d2e:	05db      	lsls	r3, r3, #23
 8006d30:	4605      	mov	r5, r0
 8006d32:	460c      	mov	r4, r1
 8006d34:	4616      	mov	r6, r2
 8006d36:	d505      	bpl.n	8006d44 <__swrite+0x1e>
 8006d38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f000 f840 	bl	8006dc4 <_lseek_r>
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d4e:	81a3      	strh	r3, [r4, #12]
 8006d50:	4632      	mov	r2, r6
 8006d52:	463b      	mov	r3, r7
 8006d54:	4628      	mov	r0, r5
 8006d56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d5a:	f000 b857 	b.w	8006e0c <_write_r>

08006d5e <__sseek>:
 8006d5e:	b510      	push	{r4, lr}
 8006d60:	460c      	mov	r4, r1
 8006d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d66:	f000 f82d 	bl	8006dc4 <_lseek_r>
 8006d6a:	1c43      	adds	r3, r0, #1
 8006d6c:	89a3      	ldrh	r3, [r4, #12]
 8006d6e:	bf15      	itete	ne
 8006d70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d7a:	81a3      	strheq	r3, [r4, #12]
 8006d7c:	bf18      	it	ne
 8006d7e:	81a3      	strhne	r3, [r4, #12]
 8006d80:	bd10      	pop	{r4, pc}

08006d82 <__sclose>:
 8006d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d86:	f000 b80d 	b.w	8006da4 <_close_r>

08006d8a <memset>:
 8006d8a:	4402      	add	r2, r0
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d100      	bne.n	8006d94 <memset+0xa>
 8006d92:	4770      	bx	lr
 8006d94:	f803 1b01 	strb.w	r1, [r3], #1
 8006d98:	e7f9      	b.n	8006d8e <memset+0x4>
	...

08006d9c <_localeconv_r>:
 8006d9c:	4800      	ldr	r0, [pc, #0]	@ (8006da0 <_localeconv_r+0x4>)
 8006d9e:	4770      	bx	lr
 8006da0:	200001e8 	.word	0x200001e8

08006da4 <_close_r>:
 8006da4:	b538      	push	{r3, r4, r5, lr}
 8006da6:	4d06      	ldr	r5, [pc, #24]	@ (8006dc0 <_close_r+0x1c>)
 8006da8:	2300      	movs	r3, #0
 8006daa:	4604      	mov	r4, r0
 8006dac:	4608      	mov	r0, r1
 8006dae:	602b      	str	r3, [r5, #0]
 8006db0:	f7fa ffb6 	bl	8001d20 <_close>
 8006db4:	1c43      	adds	r3, r0, #1
 8006db6:	d102      	bne.n	8006dbe <_close_r+0x1a>
 8006db8:	682b      	ldr	r3, [r5, #0]
 8006dba:	b103      	cbz	r3, 8006dbe <_close_r+0x1a>
 8006dbc:	6023      	str	r3, [r4, #0]
 8006dbe:	bd38      	pop	{r3, r4, r5, pc}
 8006dc0:	20000590 	.word	0x20000590

08006dc4 <_lseek_r>:
 8006dc4:	b538      	push	{r3, r4, r5, lr}
 8006dc6:	4d07      	ldr	r5, [pc, #28]	@ (8006de4 <_lseek_r+0x20>)
 8006dc8:	4604      	mov	r4, r0
 8006dca:	4608      	mov	r0, r1
 8006dcc:	4611      	mov	r1, r2
 8006dce:	2200      	movs	r2, #0
 8006dd0:	602a      	str	r2, [r5, #0]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	f7fa ffcb 	bl	8001d6e <_lseek>
 8006dd8:	1c43      	adds	r3, r0, #1
 8006dda:	d102      	bne.n	8006de2 <_lseek_r+0x1e>
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	b103      	cbz	r3, 8006de2 <_lseek_r+0x1e>
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	bd38      	pop	{r3, r4, r5, pc}
 8006de4:	20000590 	.word	0x20000590

08006de8 <_read_r>:
 8006de8:	b538      	push	{r3, r4, r5, lr}
 8006dea:	4d07      	ldr	r5, [pc, #28]	@ (8006e08 <_read_r+0x20>)
 8006dec:	4604      	mov	r4, r0
 8006dee:	4608      	mov	r0, r1
 8006df0:	4611      	mov	r1, r2
 8006df2:	2200      	movs	r2, #0
 8006df4:	602a      	str	r2, [r5, #0]
 8006df6:	461a      	mov	r2, r3
 8006df8:	f7fa ff59 	bl	8001cae <_read>
 8006dfc:	1c43      	adds	r3, r0, #1
 8006dfe:	d102      	bne.n	8006e06 <_read_r+0x1e>
 8006e00:	682b      	ldr	r3, [r5, #0]
 8006e02:	b103      	cbz	r3, 8006e06 <_read_r+0x1e>
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	20000590 	.word	0x20000590

08006e0c <_write_r>:
 8006e0c:	b538      	push	{r3, r4, r5, lr}
 8006e0e:	4d07      	ldr	r5, [pc, #28]	@ (8006e2c <_write_r+0x20>)
 8006e10:	4604      	mov	r4, r0
 8006e12:	4608      	mov	r0, r1
 8006e14:	4611      	mov	r1, r2
 8006e16:	2200      	movs	r2, #0
 8006e18:	602a      	str	r2, [r5, #0]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f7fa ff64 	bl	8001ce8 <_write>
 8006e20:	1c43      	adds	r3, r0, #1
 8006e22:	d102      	bne.n	8006e2a <_write_r+0x1e>
 8006e24:	682b      	ldr	r3, [r5, #0]
 8006e26:	b103      	cbz	r3, 8006e2a <_write_r+0x1e>
 8006e28:	6023      	str	r3, [r4, #0]
 8006e2a:	bd38      	pop	{r3, r4, r5, pc}
 8006e2c:	20000590 	.word	0x20000590

08006e30 <__errno>:
 8006e30:	4b01      	ldr	r3, [pc, #4]	@ (8006e38 <__errno+0x8>)
 8006e32:	6818      	ldr	r0, [r3, #0]
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop
 8006e38:	200000a8 	.word	0x200000a8

08006e3c <__libc_init_array>:
 8006e3c:	b570      	push	{r4, r5, r6, lr}
 8006e3e:	4d0d      	ldr	r5, [pc, #52]	@ (8006e74 <__libc_init_array+0x38>)
 8006e40:	4c0d      	ldr	r4, [pc, #52]	@ (8006e78 <__libc_init_array+0x3c>)
 8006e42:	1b64      	subs	r4, r4, r5
 8006e44:	10a4      	asrs	r4, r4, #2
 8006e46:	2600      	movs	r6, #0
 8006e48:	42a6      	cmp	r6, r4
 8006e4a:	d109      	bne.n	8006e60 <__libc_init_array+0x24>
 8006e4c:	4d0b      	ldr	r5, [pc, #44]	@ (8006e7c <__libc_init_array+0x40>)
 8006e4e:	4c0c      	ldr	r4, [pc, #48]	@ (8006e80 <__libc_init_array+0x44>)
 8006e50:	f003 fee0 	bl	800ac14 <_init>
 8006e54:	1b64      	subs	r4, r4, r5
 8006e56:	10a4      	asrs	r4, r4, #2
 8006e58:	2600      	movs	r6, #0
 8006e5a:	42a6      	cmp	r6, r4
 8006e5c:	d105      	bne.n	8006e6a <__libc_init_array+0x2e>
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
 8006e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e64:	4798      	blx	r3
 8006e66:	3601      	adds	r6, #1
 8006e68:	e7ee      	b.n	8006e48 <__libc_init_array+0xc>
 8006e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e6e:	4798      	blx	r3
 8006e70:	3601      	adds	r6, #1
 8006e72:	e7f2      	b.n	8006e5a <__libc_init_array+0x1e>
 8006e74:	0800b0f0 	.word	0x0800b0f0
 8006e78:	0800b0f0 	.word	0x0800b0f0
 8006e7c:	0800b0f0 	.word	0x0800b0f0
 8006e80:	0800b0f4 	.word	0x0800b0f4

08006e84 <__retarget_lock_init_recursive>:
 8006e84:	4770      	bx	lr

08006e86 <__retarget_lock_acquire_recursive>:
 8006e86:	4770      	bx	lr

08006e88 <__retarget_lock_release_recursive>:
 8006e88:	4770      	bx	lr
	...

08006e8c <nanf>:
 8006e8c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006e94 <nanf+0x8>
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	7fc00000 	.word	0x7fc00000

08006e98 <quorem>:
 8006e98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e9c:	6903      	ldr	r3, [r0, #16]
 8006e9e:	690c      	ldr	r4, [r1, #16]
 8006ea0:	42a3      	cmp	r3, r4
 8006ea2:	4607      	mov	r7, r0
 8006ea4:	db7e      	blt.n	8006fa4 <quorem+0x10c>
 8006ea6:	3c01      	subs	r4, #1
 8006ea8:	f101 0814 	add.w	r8, r1, #20
 8006eac:	00a3      	lsls	r3, r4, #2
 8006eae:	f100 0514 	add.w	r5, r0, #20
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ebe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006eca:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ece:	d32e      	bcc.n	8006f2e <quorem+0x96>
 8006ed0:	f04f 0a00 	mov.w	sl, #0
 8006ed4:	46c4      	mov	ip, r8
 8006ed6:	46ae      	mov	lr, r5
 8006ed8:	46d3      	mov	fp, sl
 8006eda:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ede:	b298      	uxth	r0, r3
 8006ee0:	fb06 a000 	mla	r0, r6, r0, sl
 8006ee4:	0c02      	lsrs	r2, r0, #16
 8006ee6:	0c1b      	lsrs	r3, r3, #16
 8006ee8:	fb06 2303 	mla	r3, r6, r3, r2
 8006eec:	f8de 2000 	ldr.w	r2, [lr]
 8006ef0:	b280      	uxth	r0, r0
 8006ef2:	b292      	uxth	r2, r2
 8006ef4:	1a12      	subs	r2, r2, r0
 8006ef6:	445a      	add	r2, fp
 8006ef8:	f8de 0000 	ldr.w	r0, [lr]
 8006efc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f06:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f0a:	b292      	uxth	r2, r2
 8006f0c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f10:	45e1      	cmp	r9, ip
 8006f12:	f84e 2b04 	str.w	r2, [lr], #4
 8006f16:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f1a:	d2de      	bcs.n	8006eda <quorem+0x42>
 8006f1c:	9b00      	ldr	r3, [sp, #0]
 8006f1e:	58eb      	ldr	r3, [r5, r3]
 8006f20:	b92b      	cbnz	r3, 8006f2e <quorem+0x96>
 8006f22:	9b01      	ldr	r3, [sp, #4]
 8006f24:	3b04      	subs	r3, #4
 8006f26:	429d      	cmp	r5, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	d32f      	bcc.n	8006f8c <quorem+0xf4>
 8006f2c:	613c      	str	r4, [r7, #16]
 8006f2e:	4638      	mov	r0, r7
 8006f30:	f001 f9c2 	bl	80082b8 <__mcmp>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	db25      	blt.n	8006f84 <quorem+0xec>
 8006f38:	4629      	mov	r1, r5
 8006f3a:	2000      	movs	r0, #0
 8006f3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f40:	f8d1 c000 	ldr.w	ip, [r1]
 8006f44:	fa1f fe82 	uxth.w	lr, r2
 8006f48:	fa1f f38c 	uxth.w	r3, ip
 8006f4c:	eba3 030e 	sub.w	r3, r3, lr
 8006f50:	4403      	add	r3, r0
 8006f52:	0c12      	lsrs	r2, r2, #16
 8006f54:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f58:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f62:	45c1      	cmp	r9, r8
 8006f64:	f841 3b04 	str.w	r3, [r1], #4
 8006f68:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f6c:	d2e6      	bcs.n	8006f3c <quorem+0xa4>
 8006f6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f76:	b922      	cbnz	r2, 8006f82 <quorem+0xea>
 8006f78:	3b04      	subs	r3, #4
 8006f7a:	429d      	cmp	r5, r3
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	d30b      	bcc.n	8006f98 <quorem+0x100>
 8006f80:	613c      	str	r4, [r7, #16]
 8006f82:	3601      	adds	r6, #1
 8006f84:	4630      	mov	r0, r6
 8006f86:	b003      	add	sp, #12
 8006f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8c:	6812      	ldr	r2, [r2, #0]
 8006f8e:	3b04      	subs	r3, #4
 8006f90:	2a00      	cmp	r2, #0
 8006f92:	d1cb      	bne.n	8006f2c <quorem+0x94>
 8006f94:	3c01      	subs	r4, #1
 8006f96:	e7c6      	b.n	8006f26 <quorem+0x8e>
 8006f98:	6812      	ldr	r2, [r2, #0]
 8006f9a:	3b04      	subs	r3, #4
 8006f9c:	2a00      	cmp	r2, #0
 8006f9e:	d1ef      	bne.n	8006f80 <quorem+0xe8>
 8006fa0:	3c01      	subs	r4, #1
 8006fa2:	e7ea      	b.n	8006f7a <quorem+0xe2>
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	e7ee      	b.n	8006f86 <quorem+0xee>

08006fa8 <_dtoa_r>:
 8006fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fac:	69c7      	ldr	r7, [r0, #28]
 8006fae:	b099      	sub	sp, #100	@ 0x64
 8006fb0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006fb4:	ec55 4b10 	vmov	r4, r5, d0
 8006fb8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006fba:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fbc:	4683      	mov	fp, r0
 8006fbe:	920e      	str	r2, [sp, #56]	@ 0x38
 8006fc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fc2:	b97f      	cbnz	r7, 8006fe4 <_dtoa_r+0x3c>
 8006fc4:	2010      	movs	r0, #16
 8006fc6:	f000 fdfd 	bl	8007bc4 <malloc>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	f8cb 001c 	str.w	r0, [fp, #28]
 8006fd0:	b920      	cbnz	r0, 8006fdc <_dtoa_r+0x34>
 8006fd2:	4ba7      	ldr	r3, [pc, #668]	@ (8007270 <_dtoa_r+0x2c8>)
 8006fd4:	21ef      	movs	r1, #239	@ 0xef
 8006fd6:	48a7      	ldr	r0, [pc, #668]	@ (8007274 <_dtoa_r+0x2cc>)
 8006fd8:	f002 fc36 	bl	8009848 <__assert_func>
 8006fdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006fe0:	6007      	str	r7, [r0, #0]
 8006fe2:	60c7      	str	r7, [r0, #12]
 8006fe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006fe8:	6819      	ldr	r1, [r3, #0]
 8006fea:	b159      	cbz	r1, 8007004 <_dtoa_r+0x5c>
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	604a      	str	r2, [r1, #4]
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4093      	lsls	r3, r2
 8006ff4:	608b      	str	r3, [r1, #8]
 8006ff6:	4658      	mov	r0, fp
 8006ff8:	f000 feda 	bl	8007db0 <_Bfree>
 8006ffc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007000:	2200      	movs	r2, #0
 8007002:	601a      	str	r2, [r3, #0]
 8007004:	1e2b      	subs	r3, r5, #0
 8007006:	bfb9      	ittee	lt
 8007008:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800700c:	9303      	strlt	r3, [sp, #12]
 800700e:	2300      	movge	r3, #0
 8007010:	6033      	strge	r3, [r6, #0]
 8007012:	9f03      	ldr	r7, [sp, #12]
 8007014:	4b98      	ldr	r3, [pc, #608]	@ (8007278 <_dtoa_r+0x2d0>)
 8007016:	bfbc      	itt	lt
 8007018:	2201      	movlt	r2, #1
 800701a:	6032      	strlt	r2, [r6, #0]
 800701c:	43bb      	bics	r3, r7
 800701e:	d112      	bne.n	8007046 <_dtoa_r+0x9e>
 8007020:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007022:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007026:	6013      	str	r3, [r2, #0]
 8007028:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800702c:	4323      	orrs	r3, r4
 800702e:	f000 854d 	beq.w	8007acc <_dtoa_r+0xb24>
 8007032:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007034:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800728c <_dtoa_r+0x2e4>
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 854f 	beq.w	8007adc <_dtoa_r+0xb34>
 800703e:	f10a 0303 	add.w	r3, sl, #3
 8007042:	f000 bd49 	b.w	8007ad8 <_dtoa_r+0xb30>
 8007046:	ed9d 7b02 	vldr	d7, [sp, #8]
 800704a:	2200      	movs	r2, #0
 800704c:	ec51 0b17 	vmov	r0, r1, d7
 8007050:	2300      	movs	r3, #0
 8007052:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007056:	f7f9 fd3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800705a:	4680      	mov	r8, r0
 800705c:	b158      	cbz	r0, 8007076 <_dtoa_r+0xce>
 800705e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007060:	2301      	movs	r3, #1
 8007062:	6013      	str	r3, [r2, #0]
 8007064:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007066:	b113      	cbz	r3, 800706e <_dtoa_r+0xc6>
 8007068:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800706a:	4b84      	ldr	r3, [pc, #528]	@ (800727c <_dtoa_r+0x2d4>)
 800706c:	6013      	str	r3, [r2, #0]
 800706e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007290 <_dtoa_r+0x2e8>
 8007072:	f000 bd33 	b.w	8007adc <_dtoa_r+0xb34>
 8007076:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800707a:	aa16      	add	r2, sp, #88	@ 0x58
 800707c:	a917      	add	r1, sp, #92	@ 0x5c
 800707e:	4658      	mov	r0, fp
 8007080:	f001 fa3a 	bl	80084f8 <__d2b>
 8007084:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007088:	4681      	mov	r9, r0
 800708a:	2e00      	cmp	r6, #0
 800708c:	d077      	beq.n	800717e <_dtoa_r+0x1d6>
 800708e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007090:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007098:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800709c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80070a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80070a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80070a8:	4619      	mov	r1, r3
 80070aa:	2200      	movs	r2, #0
 80070ac:	4b74      	ldr	r3, [pc, #464]	@ (8007280 <_dtoa_r+0x2d8>)
 80070ae:	f7f9 f8f3 	bl	8000298 <__aeabi_dsub>
 80070b2:	a369      	add	r3, pc, #420	@ (adr r3, 8007258 <_dtoa_r+0x2b0>)
 80070b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b8:	f7f9 faa6 	bl	8000608 <__aeabi_dmul>
 80070bc:	a368      	add	r3, pc, #416	@ (adr r3, 8007260 <_dtoa_r+0x2b8>)
 80070be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c2:	f7f9 f8eb 	bl	800029c <__adddf3>
 80070c6:	4604      	mov	r4, r0
 80070c8:	4630      	mov	r0, r6
 80070ca:	460d      	mov	r5, r1
 80070cc:	f7f9 fa32 	bl	8000534 <__aeabi_i2d>
 80070d0:	a365      	add	r3, pc, #404	@ (adr r3, 8007268 <_dtoa_r+0x2c0>)
 80070d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d6:	f7f9 fa97 	bl	8000608 <__aeabi_dmul>
 80070da:	4602      	mov	r2, r0
 80070dc:	460b      	mov	r3, r1
 80070de:	4620      	mov	r0, r4
 80070e0:	4629      	mov	r1, r5
 80070e2:	f7f9 f8db 	bl	800029c <__adddf3>
 80070e6:	4604      	mov	r4, r0
 80070e8:	460d      	mov	r5, r1
 80070ea:	f7f9 fd3d 	bl	8000b68 <__aeabi_d2iz>
 80070ee:	2200      	movs	r2, #0
 80070f0:	4607      	mov	r7, r0
 80070f2:	2300      	movs	r3, #0
 80070f4:	4620      	mov	r0, r4
 80070f6:	4629      	mov	r1, r5
 80070f8:	f7f9 fcf8 	bl	8000aec <__aeabi_dcmplt>
 80070fc:	b140      	cbz	r0, 8007110 <_dtoa_r+0x168>
 80070fe:	4638      	mov	r0, r7
 8007100:	f7f9 fa18 	bl	8000534 <__aeabi_i2d>
 8007104:	4622      	mov	r2, r4
 8007106:	462b      	mov	r3, r5
 8007108:	f7f9 fce6 	bl	8000ad8 <__aeabi_dcmpeq>
 800710c:	b900      	cbnz	r0, 8007110 <_dtoa_r+0x168>
 800710e:	3f01      	subs	r7, #1
 8007110:	2f16      	cmp	r7, #22
 8007112:	d851      	bhi.n	80071b8 <_dtoa_r+0x210>
 8007114:	4b5b      	ldr	r3, [pc, #364]	@ (8007284 <_dtoa_r+0x2dc>)
 8007116:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800711a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007122:	f7f9 fce3 	bl	8000aec <__aeabi_dcmplt>
 8007126:	2800      	cmp	r0, #0
 8007128:	d048      	beq.n	80071bc <_dtoa_r+0x214>
 800712a:	3f01      	subs	r7, #1
 800712c:	2300      	movs	r3, #0
 800712e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007130:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007132:	1b9b      	subs	r3, r3, r6
 8007134:	1e5a      	subs	r2, r3, #1
 8007136:	bf44      	itt	mi
 8007138:	f1c3 0801 	rsbmi	r8, r3, #1
 800713c:	2300      	movmi	r3, #0
 800713e:	9208      	str	r2, [sp, #32]
 8007140:	bf54      	ite	pl
 8007142:	f04f 0800 	movpl.w	r8, #0
 8007146:	9308      	strmi	r3, [sp, #32]
 8007148:	2f00      	cmp	r7, #0
 800714a:	db39      	blt.n	80071c0 <_dtoa_r+0x218>
 800714c:	9b08      	ldr	r3, [sp, #32]
 800714e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007150:	443b      	add	r3, r7
 8007152:	9308      	str	r3, [sp, #32]
 8007154:	2300      	movs	r3, #0
 8007156:	930a      	str	r3, [sp, #40]	@ 0x28
 8007158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800715a:	2b09      	cmp	r3, #9
 800715c:	d864      	bhi.n	8007228 <_dtoa_r+0x280>
 800715e:	2b05      	cmp	r3, #5
 8007160:	bfc4      	itt	gt
 8007162:	3b04      	subgt	r3, #4
 8007164:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007168:	f1a3 0302 	sub.w	r3, r3, #2
 800716c:	bfcc      	ite	gt
 800716e:	2400      	movgt	r4, #0
 8007170:	2401      	movle	r4, #1
 8007172:	2b03      	cmp	r3, #3
 8007174:	d863      	bhi.n	800723e <_dtoa_r+0x296>
 8007176:	e8df f003 	tbb	[pc, r3]
 800717a:	372a      	.short	0x372a
 800717c:	5535      	.short	0x5535
 800717e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007182:	441e      	add	r6, r3
 8007184:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007188:	2b20      	cmp	r3, #32
 800718a:	bfc1      	itttt	gt
 800718c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007190:	409f      	lslgt	r7, r3
 8007192:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007196:	fa24 f303 	lsrgt.w	r3, r4, r3
 800719a:	bfd6      	itet	le
 800719c:	f1c3 0320 	rsble	r3, r3, #32
 80071a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80071a4:	fa04 f003 	lslle.w	r0, r4, r3
 80071a8:	f7f9 f9b4 	bl	8000514 <__aeabi_ui2d>
 80071ac:	2201      	movs	r2, #1
 80071ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80071b2:	3e01      	subs	r6, #1
 80071b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80071b6:	e777      	b.n	80070a8 <_dtoa_r+0x100>
 80071b8:	2301      	movs	r3, #1
 80071ba:	e7b8      	b.n	800712e <_dtoa_r+0x186>
 80071bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80071be:	e7b7      	b.n	8007130 <_dtoa_r+0x188>
 80071c0:	427b      	negs	r3, r7
 80071c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80071c4:	2300      	movs	r3, #0
 80071c6:	eba8 0807 	sub.w	r8, r8, r7
 80071ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071cc:	e7c4      	b.n	8007158 <_dtoa_r+0x1b0>
 80071ce:	2300      	movs	r3, #0
 80071d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	dc35      	bgt.n	8007244 <_dtoa_r+0x29c>
 80071d8:	2301      	movs	r3, #1
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	9307      	str	r3, [sp, #28]
 80071de:	461a      	mov	r2, r3
 80071e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80071e2:	e00b      	b.n	80071fc <_dtoa_r+0x254>
 80071e4:	2301      	movs	r3, #1
 80071e6:	e7f3      	b.n	80071d0 <_dtoa_r+0x228>
 80071e8:	2300      	movs	r3, #0
 80071ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071ee:	18fb      	adds	r3, r7, r3
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	3301      	adds	r3, #1
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	9307      	str	r3, [sp, #28]
 80071f8:	bfb8      	it	lt
 80071fa:	2301      	movlt	r3, #1
 80071fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007200:	2100      	movs	r1, #0
 8007202:	2204      	movs	r2, #4
 8007204:	f102 0514 	add.w	r5, r2, #20
 8007208:	429d      	cmp	r5, r3
 800720a:	d91f      	bls.n	800724c <_dtoa_r+0x2a4>
 800720c:	6041      	str	r1, [r0, #4]
 800720e:	4658      	mov	r0, fp
 8007210:	f000 fd8e 	bl	8007d30 <_Balloc>
 8007214:	4682      	mov	sl, r0
 8007216:	2800      	cmp	r0, #0
 8007218:	d13c      	bne.n	8007294 <_dtoa_r+0x2ec>
 800721a:	4b1b      	ldr	r3, [pc, #108]	@ (8007288 <_dtoa_r+0x2e0>)
 800721c:	4602      	mov	r2, r0
 800721e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007222:	e6d8      	b.n	8006fd6 <_dtoa_r+0x2e>
 8007224:	2301      	movs	r3, #1
 8007226:	e7e0      	b.n	80071ea <_dtoa_r+0x242>
 8007228:	2401      	movs	r4, #1
 800722a:	2300      	movs	r3, #0
 800722c:	9309      	str	r3, [sp, #36]	@ 0x24
 800722e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007230:	f04f 33ff 	mov.w	r3, #4294967295
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	9307      	str	r3, [sp, #28]
 8007238:	2200      	movs	r2, #0
 800723a:	2312      	movs	r3, #18
 800723c:	e7d0      	b.n	80071e0 <_dtoa_r+0x238>
 800723e:	2301      	movs	r3, #1
 8007240:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007242:	e7f5      	b.n	8007230 <_dtoa_r+0x288>
 8007244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	9307      	str	r3, [sp, #28]
 800724a:	e7d7      	b.n	80071fc <_dtoa_r+0x254>
 800724c:	3101      	adds	r1, #1
 800724e:	0052      	lsls	r2, r2, #1
 8007250:	e7d8      	b.n	8007204 <_dtoa_r+0x25c>
 8007252:	bf00      	nop
 8007254:	f3af 8000 	nop.w
 8007258:	636f4361 	.word	0x636f4361
 800725c:	3fd287a7 	.word	0x3fd287a7
 8007260:	8b60c8b3 	.word	0x8b60c8b3
 8007264:	3fc68a28 	.word	0x3fc68a28
 8007268:	509f79fb 	.word	0x509f79fb
 800726c:	3fd34413 	.word	0x3fd34413
 8007270:	0800ac8e 	.word	0x0800ac8e
 8007274:	0800aca5 	.word	0x0800aca5
 8007278:	7ff00000 	.word	0x7ff00000
 800727c:	0800ac59 	.word	0x0800ac59
 8007280:	3ff80000 	.word	0x3ff80000
 8007284:	0800ada0 	.word	0x0800ada0
 8007288:	0800acfd 	.word	0x0800acfd
 800728c:	0800ac8a 	.word	0x0800ac8a
 8007290:	0800ac58 	.word	0x0800ac58
 8007294:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007298:	6018      	str	r0, [r3, #0]
 800729a:	9b07      	ldr	r3, [sp, #28]
 800729c:	2b0e      	cmp	r3, #14
 800729e:	f200 80a4 	bhi.w	80073ea <_dtoa_r+0x442>
 80072a2:	2c00      	cmp	r4, #0
 80072a4:	f000 80a1 	beq.w	80073ea <_dtoa_r+0x442>
 80072a8:	2f00      	cmp	r7, #0
 80072aa:	dd33      	ble.n	8007314 <_dtoa_r+0x36c>
 80072ac:	4bad      	ldr	r3, [pc, #692]	@ (8007564 <_dtoa_r+0x5bc>)
 80072ae:	f007 020f 	and.w	r2, r7, #15
 80072b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072b6:	ed93 7b00 	vldr	d7, [r3]
 80072ba:	05f8      	lsls	r0, r7, #23
 80072bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80072c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072c4:	d516      	bpl.n	80072f4 <_dtoa_r+0x34c>
 80072c6:	4ba8      	ldr	r3, [pc, #672]	@ (8007568 <_dtoa_r+0x5c0>)
 80072c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072d0:	f7f9 fac4 	bl	800085c <__aeabi_ddiv>
 80072d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072d8:	f004 040f 	and.w	r4, r4, #15
 80072dc:	2603      	movs	r6, #3
 80072de:	4da2      	ldr	r5, [pc, #648]	@ (8007568 <_dtoa_r+0x5c0>)
 80072e0:	b954      	cbnz	r4, 80072f8 <_dtoa_r+0x350>
 80072e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072ea:	f7f9 fab7 	bl	800085c <__aeabi_ddiv>
 80072ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072f2:	e028      	b.n	8007346 <_dtoa_r+0x39e>
 80072f4:	2602      	movs	r6, #2
 80072f6:	e7f2      	b.n	80072de <_dtoa_r+0x336>
 80072f8:	07e1      	lsls	r1, r4, #31
 80072fa:	d508      	bpl.n	800730e <_dtoa_r+0x366>
 80072fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007300:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007304:	f7f9 f980 	bl	8000608 <__aeabi_dmul>
 8007308:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800730c:	3601      	adds	r6, #1
 800730e:	1064      	asrs	r4, r4, #1
 8007310:	3508      	adds	r5, #8
 8007312:	e7e5      	b.n	80072e0 <_dtoa_r+0x338>
 8007314:	f000 80d2 	beq.w	80074bc <_dtoa_r+0x514>
 8007318:	427c      	negs	r4, r7
 800731a:	4b92      	ldr	r3, [pc, #584]	@ (8007564 <_dtoa_r+0x5bc>)
 800731c:	4d92      	ldr	r5, [pc, #584]	@ (8007568 <_dtoa_r+0x5c0>)
 800731e:	f004 020f 	and.w	r2, r4, #15
 8007322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800732e:	f7f9 f96b 	bl	8000608 <__aeabi_dmul>
 8007332:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007336:	1124      	asrs	r4, r4, #4
 8007338:	2300      	movs	r3, #0
 800733a:	2602      	movs	r6, #2
 800733c:	2c00      	cmp	r4, #0
 800733e:	f040 80b2 	bne.w	80074a6 <_dtoa_r+0x4fe>
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1d3      	bne.n	80072ee <_dtoa_r+0x346>
 8007346:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007348:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 80b7 	beq.w	80074c0 <_dtoa_r+0x518>
 8007352:	4b86      	ldr	r3, [pc, #536]	@ (800756c <_dtoa_r+0x5c4>)
 8007354:	2200      	movs	r2, #0
 8007356:	4620      	mov	r0, r4
 8007358:	4629      	mov	r1, r5
 800735a:	f7f9 fbc7 	bl	8000aec <__aeabi_dcmplt>
 800735e:	2800      	cmp	r0, #0
 8007360:	f000 80ae 	beq.w	80074c0 <_dtoa_r+0x518>
 8007364:	9b07      	ldr	r3, [sp, #28]
 8007366:	2b00      	cmp	r3, #0
 8007368:	f000 80aa 	beq.w	80074c0 <_dtoa_r+0x518>
 800736c:	9b00      	ldr	r3, [sp, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	dd37      	ble.n	80073e2 <_dtoa_r+0x43a>
 8007372:	1e7b      	subs	r3, r7, #1
 8007374:	9304      	str	r3, [sp, #16]
 8007376:	4620      	mov	r0, r4
 8007378:	4b7d      	ldr	r3, [pc, #500]	@ (8007570 <_dtoa_r+0x5c8>)
 800737a:	2200      	movs	r2, #0
 800737c:	4629      	mov	r1, r5
 800737e:	f7f9 f943 	bl	8000608 <__aeabi_dmul>
 8007382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007386:	9c00      	ldr	r4, [sp, #0]
 8007388:	3601      	adds	r6, #1
 800738a:	4630      	mov	r0, r6
 800738c:	f7f9 f8d2 	bl	8000534 <__aeabi_i2d>
 8007390:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007394:	f7f9 f938 	bl	8000608 <__aeabi_dmul>
 8007398:	4b76      	ldr	r3, [pc, #472]	@ (8007574 <_dtoa_r+0x5cc>)
 800739a:	2200      	movs	r2, #0
 800739c:	f7f8 ff7e 	bl	800029c <__adddf3>
 80073a0:	4605      	mov	r5, r0
 80073a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80073a6:	2c00      	cmp	r4, #0
 80073a8:	f040 808d 	bne.w	80074c6 <_dtoa_r+0x51e>
 80073ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073b0:	4b71      	ldr	r3, [pc, #452]	@ (8007578 <_dtoa_r+0x5d0>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	f7f8 ff70 	bl	8000298 <__aeabi_dsub>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073c0:	462a      	mov	r2, r5
 80073c2:	4633      	mov	r3, r6
 80073c4:	f7f9 fbb0 	bl	8000b28 <__aeabi_dcmpgt>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	f040 828b 	bne.w	80078e4 <_dtoa_r+0x93c>
 80073ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073d2:	462a      	mov	r2, r5
 80073d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073d8:	f7f9 fb88 	bl	8000aec <__aeabi_dcmplt>
 80073dc:	2800      	cmp	r0, #0
 80073de:	f040 8128 	bne.w	8007632 <_dtoa_r+0x68a>
 80073e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80073e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80073ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f2c0 815a 	blt.w	80076a6 <_dtoa_r+0x6fe>
 80073f2:	2f0e      	cmp	r7, #14
 80073f4:	f300 8157 	bgt.w	80076a6 <_dtoa_r+0x6fe>
 80073f8:	4b5a      	ldr	r3, [pc, #360]	@ (8007564 <_dtoa_r+0x5bc>)
 80073fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073fe:	ed93 7b00 	vldr	d7, [r3]
 8007402:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007404:	2b00      	cmp	r3, #0
 8007406:	ed8d 7b00 	vstr	d7, [sp]
 800740a:	da03      	bge.n	8007414 <_dtoa_r+0x46c>
 800740c:	9b07      	ldr	r3, [sp, #28]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f340 8101 	ble.w	8007616 <_dtoa_r+0x66e>
 8007414:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007418:	4656      	mov	r6, sl
 800741a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800741e:	4620      	mov	r0, r4
 8007420:	4629      	mov	r1, r5
 8007422:	f7f9 fa1b 	bl	800085c <__aeabi_ddiv>
 8007426:	f7f9 fb9f 	bl	8000b68 <__aeabi_d2iz>
 800742a:	4680      	mov	r8, r0
 800742c:	f7f9 f882 	bl	8000534 <__aeabi_i2d>
 8007430:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007434:	f7f9 f8e8 	bl	8000608 <__aeabi_dmul>
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	4620      	mov	r0, r4
 800743e:	4629      	mov	r1, r5
 8007440:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007444:	f7f8 ff28 	bl	8000298 <__aeabi_dsub>
 8007448:	f806 4b01 	strb.w	r4, [r6], #1
 800744c:	9d07      	ldr	r5, [sp, #28]
 800744e:	eba6 040a 	sub.w	r4, r6, sl
 8007452:	42a5      	cmp	r5, r4
 8007454:	4602      	mov	r2, r0
 8007456:	460b      	mov	r3, r1
 8007458:	f040 8117 	bne.w	800768a <_dtoa_r+0x6e2>
 800745c:	f7f8 ff1e 	bl	800029c <__adddf3>
 8007460:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007464:	4604      	mov	r4, r0
 8007466:	460d      	mov	r5, r1
 8007468:	f7f9 fb5e 	bl	8000b28 <__aeabi_dcmpgt>
 800746c:	2800      	cmp	r0, #0
 800746e:	f040 80f9 	bne.w	8007664 <_dtoa_r+0x6bc>
 8007472:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007476:	4620      	mov	r0, r4
 8007478:	4629      	mov	r1, r5
 800747a:	f7f9 fb2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800747e:	b118      	cbz	r0, 8007488 <_dtoa_r+0x4e0>
 8007480:	f018 0f01 	tst.w	r8, #1
 8007484:	f040 80ee 	bne.w	8007664 <_dtoa_r+0x6bc>
 8007488:	4649      	mov	r1, r9
 800748a:	4658      	mov	r0, fp
 800748c:	f000 fc90 	bl	8007db0 <_Bfree>
 8007490:	2300      	movs	r3, #0
 8007492:	7033      	strb	r3, [r6, #0]
 8007494:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007496:	3701      	adds	r7, #1
 8007498:	601f      	str	r7, [r3, #0]
 800749a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 831d 	beq.w	8007adc <_dtoa_r+0xb34>
 80074a2:	601e      	str	r6, [r3, #0]
 80074a4:	e31a      	b.n	8007adc <_dtoa_r+0xb34>
 80074a6:	07e2      	lsls	r2, r4, #31
 80074a8:	d505      	bpl.n	80074b6 <_dtoa_r+0x50e>
 80074aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074ae:	f7f9 f8ab 	bl	8000608 <__aeabi_dmul>
 80074b2:	3601      	adds	r6, #1
 80074b4:	2301      	movs	r3, #1
 80074b6:	1064      	asrs	r4, r4, #1
 80074b8:	3508      	adds	r5, #8
 80074ba:	e73f      	b.n	800733c <_dtoa_r+0x394>
 80074bc:	2602      	movs	r6, #2
 80074be:	e742      	b.n	8007346 <_dtoa_r+0x39e>
 80074c0:	9c07      	ldr	r4, [sp, #28]
 80074c2:	9704      	str	r7, [sp, #16]
 80074c4:	e761      	b.n	800738a <_dtoa_r+0x3e2>
 80074c6:	4b27      	ldr	r3, [pc, #156]	@ (8007564 <_dtoa_r+0x5bc>)
 80074c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074d2:	4454      	add	r4, sl
 80074d4:	2900      	cmp	r1, #0
 80074d6:	d053      	beq.n	8007580 <_dtoa_r+0x5d8>
 80074d8:	4928      	ldr	r1, [pc, #160]	@ (800757c <_dtoa_r+0x5d4>)
 80074da:	2000      	movs	r0, #0
 80074dc:	f7f9 f9be 	bl	800085c <__aeabi_ddiv>
 80074e0:	4633      	mov	r3, r6
 80074e2:	462a      	mov	r2, r5
 80074e4:	f7f8 fed8 	bl	8000298 <__aeabi_dsub>
 80074e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074ec:	4656      	mov	r6, sl
 80074ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074f2:	f7f9 fb39 	bl	8000b68 <__aeabi_d2iz>
 80074f6:	4605      	mov	r5, r0
 80074f8:	f7f9 f81c 	bl	8000534 <__aeabi_i2d>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007504:	f7f8 fec8 	bl	8000298 <__aeabi_dsub>
 8007508:	3530      	adds	r5, #48	@ 0x30
 800750a:	4602      	mov	r2, r0
 800750c:	460b      	mov	r3, r1
 800750e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007512:	f806 5b01 	strb.w	r5, [r6], #1
 8007516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800751a:	f7f9 fae7 	bl	8000aec <__aeabi_dcmplt>
 800751e:	2800      	cmp	r0, #0
 8007520:	d171      	bne.n	8007606 <_dtoa_r+0x65e>
 8007522:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007526:	4911      	ldr	r1, [pc, #68]	@ (800756c <_dtoa_r+0x5c4>)
 8007528:	2000      	movs	r0, #0
 800752a:	f7f8 feb5 	bl	8000298 <__aeabi_dsub>
 800752e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007532:	f7f9 fadb 	bl	8000aec <__aeabi_dcmplt>
 8007536:	2800      	cmp	r0, #0
 8007538:	f040 8095 	bne.w	8007666 <_dtoa_r+0x6be>
 800753c:	42a6      	cmp	r6, r4
 800753e:	f43f af50 	beq.w	80073e2 <_dtoa_r+0x43a>
 8007542:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007546:	4b0a      	ldr	r3, [pc, #40]	@ (8007570 <_dtoa_r+0x5c8>)
 8007548:	2200      	movs	r2, #0
 800754a:	f7f9 f85d 	bl	8000608 <__aeabi_dmul>
 800754e:	4b08      	ldr	r3, [pc, #32]	@ (8007570 <_dtoa_r+0x5c8>)
 8007550:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007554:	2200      	movs	r2, #0
 8007556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800755a:	f7f9 f855 	bl	8000608 <__aeabi_dmul>
 800755e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007562:	e7c4      	b.n	80074ee <_dtoa_r+0x546>
 8007564:	0800ada0 	.word	0x0800ada0
 8007568:	0800ad78 	.word	0x0800ad78
 800756c:	3ff00000 	.word	0x3ff00000
 8007570:	40240000 	.word	0x40240000
 8007574:	401c0000 	.word	0x401c0000
 8007578:	40140000 	.word	0x40140000
 800757c:	3fe00000 	.word	0x3fe00000
 8007580:	4631      	mov	r1, r6
 8007582:	4628      	mov	r0, r5
 8007584:	f7f9 f840 	bl	8000608 <__aeabi_dmul>
 8007588:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800758c:	9415      	str	r4, [sp, #84]	@ 0x54
 800758e:	4656      	mov	r6, sl
 8007590:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007594:	f7f9 fae8 	bl	8000b68 <__aeabi_d2iz>
 8007598:	4605      	mov	r5, r0
 800759a:	f7f8 ffcb 	bl	8000534 <__aeabi_i2d>
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075a6:	f7f8 fe77 	bl	8000298 <__aeabi_dsub>
 80075aa:	3530      	adds	r5, #48	@ 0x30
 80075ac:	f806 5b01 	strb.w	r5, [r6], #1
 80075b0:	4602      	mov	r2, r0
 80075b2:	460b      	mov	r3, r1
 80075b4:	42a6      	cmp	r6, r4
 80075b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075ba:	f04f 0200 	mov.w	r2, #0
 80075be:	d124      	bne.n	800760a <_dtoa_r+0x662>
 80075c0:	4bac      	ldr	r3, [pc, #688]	@ (8007874 <_dtoa_r+0x8cc>)
 80075c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80075c6:	f7f8 fe69 	bl	800029c <__adddf3>
 80075ca:	4602      	mov	r2, r0
 80075cc:	460b      	mov	r3, r1
 80075ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075d2:	f7f9 faa9 	bl	8000b28 <__aeabi_dcmpgt>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	d145      	bne.n	8007666 <_dtoa_r+0x6be>
 80075da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80075de:	49a5      	ldr	r1, [pc, #660]	@ (8007874 <_dtoa_r+0x8cc>)
 80075e0:	2000      	movs	r0, #0
 80075e2:	f7f8 fe59 	bl	8000298 <__aeabi_dsub>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ee:	f7f9 fa7d 	bl	8000aec <__aeabi_dcmplt>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	f43f aef5 	beq.w	80073e2 <_dtoa_r+0x43a>
 80075f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80075fa:	1e73      	subs	r3, r6, #1
 80075fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80075fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007602:	2b30      	cmp	r3, #48	@ 0x30
 8007604:	d0f8      	beq.n	80075f8 <_dtoa_r+0x650>
 8007606:	9f04      	ldr	r7, [sp, #16]
 8007608:	e73e      	b.n	8007488 <_dtoa_r+0x4e0>
 800760a:	4b9b      	ldr	r3, [pc, #620]	@ (8007878 <_dtoa_r+0x8d0>)
 800760c:	f7f8 fffc 	bl	8000608 <__aeabi_dmul>
 8007610:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007614:	e7bc      	b.n	8007590 <_dtoa_r+0x5e8>
 8007616:	d10c      	bne.n	8007632 <_dtoa_r+0x68a>
 8007618:	4b98      	ldr	r3, [pc, #608]	@ (800787c <_dtoa_r+0x8d4>)
 800761a:	2200      	movs	r2, #0
 800761c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007620:	f7f8 fff2 	bl	8000608 <__aeabi_dmul>
 8007624:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007628:	f7f9 fa74 	bl	8000b14 <__aeabi_dcmpge>
 800762c:	2800      	cmp	r0, #0
 800762e:	f000 8157 	beq.w	80078e0 <_dtoa_r+0x938>
 8007632:	2400      	movs	r4, #0
 8007634:	4625      	mov	r5, r4
 8007636:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007638:	43db      	mvns	r3, r3
 800763a:	9304      	str	r3, [sp, #16]
 800763c:	4656      	mov	r6, sl
 800763e:	2700      	movs	r7, #0
 8007640:	4621      	mov	r1, r4
 8007642:	4658      	mov	r0, fp
 8007644:	f000 fbb4 	bl	8007db0 <_Bfree>
 8007648:	2d00      	cmp	r5, #0
 800764a:	d0dc      	beq.n	8007606 <_dtoa_r+0x65e>
 800764c:	b12f      	cbz	r7, 800765a <_dtoa_r+0x6b2>
 800764e:	42af      	cmp	r7, r5
 8007650:	d003      	beq.n	800765a <_dtoa_r+0x6b2>
 8007652:	4639      	mov	r1, r7
 8007654:	4658      	mov	r0, fp
 8007656:	f000 fbab 	bl	8007db0 <_Bfree>
 800765a:	4629      	mov	r1, r5
 800765c:	4658      	mov	r0, fp
 800765e:	f000 fba7 	bl	8007db0 <_Bfree>
 8007662:	e7d0      	b.n	8007606 <_dtoa_r+0x65e>
 8007664:	9704      	str	r7, [sp, #16]
 8007666:	4633      	mov	r3, r6
 8007668:	461e      	mov	r6, r3
 800766a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800766e:	2a39      	cmp	r2, #57	@ 0x39
 8007670:	d107      	bne.n	8007682 <_dtoa_r+0x6da>
 8007672:	459a      	cmp	sl, r3
 8007674:	d1f8      	bne.n	8007668 <_dtoa_r+0x6c0>
 8007676:	9a04      	ldr	r2, [sp, #16]
 8007678:	3201      	adds	r2, #1
 800767a:	9204      	str	r2, [sp, #16]
 800767c:	2230      	movs	r2, #48	@ 0x30
 800767e:	f88a 2000 	strb.w	r2, [sl]
 8007682:	781a      	ldrb	r2, [r3, #0]
 8007684:	3201      	adds	r2, #1
 8007686:	701a      	strb	r2, [r3, #0]
 8007688:	e7bd      	b.n	8007606 <_dtoa_r+0x65e>
 800768a:	4b7b      	ldr	r3, [pc, #492]	@ (8007878 <_dtoa_r+0x8d0>)
 800768c:	2200      	movs	r2, #0
 800768e:	f7f8 ffbb 	bl	8000608 <__aeabi_dmul>
 8007692:	2200      	movs	r2, #0
 8007694:	2300      	movs	r3, #0
 8007696:	4604      	mov	r4, r0
 8007698:	460d      	mov	r5, r1
 800769a:	f7f9 fa1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800769e:	2800      	cmp	r0, #0
 80076a0:	f43f aebb 	beq.w	800741a <_dtoa_r+0x472>
 80076a4:	e6f0      	b.n	8007488 <_dtoa_r+0x4e0>
 80076a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80076a8:	2a00      	cmp	r2, #0
 80076aa:	f000 80db 	beq.w	8007864 <_dtoa_r+0x8bc>
 80076ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076b0:	2a01      	cmp	r2, #1
 80076b2:	f300 80bf 	bgt.w	8007834 <_dtoa_r+0x88c>
 80076b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80076b8:	2a00      	cmp	r2, #0
 80076ba:	f000 80b7 	beq.w	800782c <_dtoa_r+0x884>
 80076be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076c4:	4646      	mov	r6, r8
 80076c6:	9a08      	ldr	r2, [sp, #32]
 80076c8:	2101      	movs	r1, #1
 80076ca:	441a      	add	r2, r3
 80076cc:	4658      	mov	r0, fp
 80076ce:	4498      	add	r8, r3
 80076d0:	9208      	str	r2, [sp, #32]
 80076d2:	f000 fc6b 	bl	8007fac <__i2b>
 80076d6:	4605      	mov	r5, r0
 80076d8:	b15e      	cbz	r6, 80076f2 <_dtoa_r+0x74a>
 80076da:	9b08      	ldr	r3, [sp, #32]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	dd08      	ble.n	80076f2 <_dtoa_r+0x74a>
 80076e0:	42b3      	cmp	r3, r6
 80076e2:	9a08      	ldr	r2, [sp, #32]
 80076e4:	bfa8      	it	ge
 80076e6:	4633      	movge	r3, r6
 80076e8:	eba8 0803 	sub.w	r8, r8, r3
 80076ec:	1af6      	subs	r6, r6, r3
 80076ee:	1ad3      	subs	r3, r2, r3
 80076f0:	9308      	str	r3, [sp, #32]
 80076f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076f4:	b1f3      	cbz	r3, 8007734 <_dtoa_r+0x78c>
 80076f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 80b7 	beq.w	800786c <_dtoa_r+0x8c4>
 80076fe:	b18c      	cbz	r4, 8007724 <_dtoa_r+0x77c>
 8007700:	4629      	mov	r1, r5
 8007702:	4622      	mov	r2, r4
 8007704:	4658      	mov	r0, fp
 8007706:	f000 fd11 	bl	800812c <__pow5mult>
 800770a:	464a      	mov	r2, r9
 800770c:	4601      	mov	r1, r0
 800770e:	4605      	mov	r5, r0
 8007710:	4658      	mov	r0, fp
 8007712:	f000 fc61 	bl	8007fd8 <__multiply>
 8007716:	4649      	mov	r1, r9
 8007718:	9004      	str	r0, [sp, #16]
 800771a:	4658      	mov	r0, fp
 800771c:	f000 fb48 	bl	8007db0 <_Bfree>
 8007720:	9b04      	ldr	r3, [sp, #16]
 8007722:	4699      	mov	r9, r3
 8007724:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007726:	1b1a      	subs	r2, r3, r4
 8007728:	d004      	beq.n	8007734 <_dtoa_r+0x78c>
 800772a:	4649      	mov	r1, r9
 800772c:	4658      	mov	r0, fp
 800772e:	f000 fcfd 	bl	800812c <__pow5mult>
 8007732:	4681      	mov	r9, r0
 8007734:	2101      	movs	r1, #1
 8007736:	4658      	mov	r0, fp
 8007738:	f000 fc38 	bl	8007fac <__i2b>
 800773c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800773e:	4604      	mov	r4, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	f000 81cf 	beq.w	8007ae4 <_dtoa_r+0xb3c>
 8007746:	461a      	mov	r2, r3
 8007748:	4601      	mov	r1, r0
 800774a:	4658      	mov	r0, fp
 800774c:	f000 fcee 	bl	800812c <__pow5mult>
 8007750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007752:	2b01      	cmp	r3, #1
 8007754:	4604      	mov	r4, r0
 8007756:	f300 8095 	bgt.w	8007884 <_dtoa_r+0x8dc>
 800775a:	9b02      	ldr	r3, [sp, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	f040 8087 	bne.w	8007870 <_dtoa_r+0x8c8>
 8007762:	9b03      	ldr	r3, [sp, #12]
 8007764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007768:	2b00      	cmp	r3, #0
 800776a:	f040 8089 	bne.w	8007880 <_dtoa_r+0x8d8>
 800776e:	9b03      	ldr	r3, [sp, #12]
 8007770:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007774:	0d1b      	lsrs	r3, r3, #20
 8007776:	051b      	lsls	r3, r3, #20
 8007778:	b12b      	cbz	r3, 8007786 <_dtoa_r+0x7de>
 800777a:	9b08      	ldr	r3, [sp, #32]
 800777c:	3301      	adds	r3, #1
 800777e:	9308      	str	r3, [sp, #32]
 8007780:	f108 0801 	add.w	r8, r8, #1
 8007784:	2301      	movs	r3, #1
 8007786:	930a      	str	r3, [sp, #40]	@ 0x28
 8007788:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 81b0 	beq.w	8007af0 <_dtoa_r+0xb48>
 8007790:	6923      	ldr	r3, [r4, #16]
 8007792:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007796:	6918      	ldr	r0, [r3, #16]
 8007798:	f000 fbbc 	bl	8007f14 <__hi0bits>
 800779c:	f1c0 0020 	rsb	r0, r0, #32
 80077a0:	9b08      	ldr	r3, [sp, #32]
 80077a2:	4418      	add	r0, r3
 80077a4:	f010 001f 	ands.w	r0, r0, #31
 80077a8:	d077      	beq.n	800789a <_dtoa_r+0x8f2>
 80077aa:	f1c0 0320 	rsb	r3, r0, #32
 80077ae:	2b04      	cmp	r3, #4
 80077b0:	dd6b      	ble.n	800788a <_dtoa_r+0x8e2>
 80077b2:	9b08      	ldr	r3, [sp, #32]
 80077b4:	f1c0 001c 	rsb	r0, r0, #28
 80077b8:	4403      	add	r3, r0
 80077ba:	4480      	add	r8, r0
 80077bc:	4406      	add	r6, r0
 80077be:	9308      	str	r3, [sp, #32]
 80077c0:	f1b8 0f00 	cmp.w	r8, #0
 80077c4:	dd05      	ble.n	80077d2 <_dtoa_r+0x82a>
 80077c6:	4649      	mov	r1, r9
 80077c8:	4642      	mov	r2, r8
 80077ca:	4658      	mov	r0, fp
 80077cc:	f000 fd08 	bl	80081e0 <__lshift>
 80077d0:	4681      	mov	r9, r0
 80077d2:	9b08      	ldr	r3, [sp, #32]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	dd05      	ble.n	80077e4 <_dtoa_r+0x83c>
 80077d8:	4621      	mov	r1, r4
 80077da:	461a      	mov	r2, r3
 80077dc:	4658      	mov	r0, fp
 80077de:	f000 fcff 	bl	80081e0 <__lshift>
 80077e2:	4604      	mov	r4, r0
 80077e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d059      	beq.n	800789e <_dtoa_r+0x8f6>
 80077ea:	4621      	mov	r1, r4
 80077ec:	4648      	mov	r0, r9
 80077ee:	f000 fd63 	bl	80082b8 <__mcmp>
 80077f2:	2800      	cmp	r0, #0
 80077f4:	da53      	bge.n	800789e <_dtoa_r+0x8f6>
 80077f6:	1e7b      	subs	r3, r7, #1
 80077f8:	9304      	str	r3, [sp, #16]
 80077fa:	4649      	mov	r1, r9
 80077fc:	2300      	movs	r3, #0
 80077fe:	220a      	movs	r2, #10
 8007800:	4658      	mov	r0, fp
 8007802:	f000 faf7 	bl	8007df4 <__multadd>
 8007806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007808:	4681      	mov	r9, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	f000 8172 	beq.w	8007af4 <_dtoa_r+0xb4c>
 8007810:	2300      	movs	r3, #0
 8007812:	4629      	mov	r1, r5
 8007814:	220a      	movs	r2, #10
 8007816:	4658      	mov	r0, fp
 8007818:	f000 faec 	bl	8007df4 <__multadd>
 800781c:	9b00      	ldr	r3, [sp, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	4605      	mov	r5, r0
 8007822:	dc67      	bgt.n	80078f4 <_dtoa_r+0x94c>
 8007824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007826:	2b02      	cmp	r3, #2
 8007828:	dc41      	bgt.n	80078ae <_dtoa_r+0x906>
 800782a:	e063      	b.n	80078f4 <_dtoa_r+0x94c>
 800782c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800782e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007832:	e746      	b.n	80076c2 <_dtoa_r+0x71a>
 8007834:	9b07      	ldr	r3, [sp, #28]
 8007836:	1e5c      	subs	r4, r3, #1
 8007838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800783a:	42a3      	cmp	r3, r4
 800783c:	bfbf      	itttt	lt
 800783e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007840:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007842:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007844:	1ae3      	sublt	r3, r4, r3
 8007846:	bfb4      	ite	lt
 8007848:	18d2      	addlt	r2, r2, r3
 800784a:	1b1c      	subge	r4, r3, r4
 800784c:	9b07      	ldr	r3, [sp, #28]
 800784e:	bfbc      	itt	lt
 8007850:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007852:	2400      	movlt	r4, #0
 8007854:	2b00      	cmp	r3, #0
 8007856:	bfb5      	itete	lt
 8007858:	eba8 0603 	sublt.w	r6, r8, r3
 800785c:	9b07      	ldrge	r3, [sp, #28]
 800785e:	2300      	movlt	r3, #0
 8007860:	4646      	movge	r6, r8
 8007862:	e730      	b.n	80076c6 <_dtoa_r+0x71e>
 8007864:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007866:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007868:	4646      	mov	r6, r8
 800786a:	e735      	b.n	80076d8 <_dtoa_r+0x730>
 800786c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800786e:	e75c      	b.n	800772a <_dtoa_r+0x782>
 8007870:	2300      	movs	r3, #0
 8007872:	e788      	b.n	8007786 <_dtoa_r+0x7de>
 8007874:	3fe00000 	.word	0x3fe00000
 8007878:	40240000 	.word	0x40240000
 800787c:	40140000 	.word	0x40140000
 8007880:	9b02      	ldr	r3, [sp, #8]
 8007882:	e780      	b.n	8007786 <_dtoa_r+0x7de>
 8007884:	2300      	movs	r3, #0
 8007886:	930a      	str	r3, [sp, #40]	@ 0x28
 8007888:	e782      	b.n	8007790 <_dtoa_r+0x7e8>
 800788a:	d099      	beq.n	80077c0 <_dtoa_r+0x818>
 800788c:	9a08      	ldr	r2, [sp, #32]
 800788e:	331c      	adds	r3, #28
 8007890:	441a      	add	r2, r3
 8007892:	4498      	add	r8, r3
 8007894:	441e      	add	r6, r3
 8007896:	9208      	str	r2, [sp, #32]
 8007898:	e792      	b.n	80077c0 <_dtoa_r+0x818>
 800789a:	4603      	mov	r3, r0
 800789c:	e7f6      	b.n	800788c <_dtoa_r+0x8e4>
 800789e:	9b07      	ldr	r3, [sp, #28]
 80078a0:	9704      	str	r7, [sp, #16]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	dc20      	bgt.n	80078e8 <_dtoa_r+0x940>
 80078a6:	9300      	str	r3, [sp, #0]
 80078a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078aa:	2b02      	cmp	r3, #2
 80078ac:	dd1e      	ble.n	80078ec <_dtoa_r+0x944>
 80078ae:	9b00      	ldr	r3, [sp, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	f47f aec0 	bne.w	8007636 <_dtoa_r+0x68e>
 80078b6:	4621      	mov	r1, r4
 80078b8:	2205      	movs	r2, #5
 80078ba:	4658      	mov	r0, fp
 80078bc:	f000 fa9a 	bl	8007df4 <__multadd>
 80078c0:	4601      	mov	r1, r0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4648      	mov	r0, r9
 80078c6:	f000 fcf7 	bl	80082b8 <__mcmp>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f77f aeb3 	ble.w	8007636 <_dtoa_r+0x68e>
 80078d0:	4656      	mov	r6, sl
 80078d2:	2331      	movs	r3, #49	@ 0x31
 80078d4:	f806 3b01 	strb.w	r3, [r6], #1
 80078d8:	9b04      	ldr	r3, [sp, #16]
 80078da:	3301      	adds	r3, #1
 80078dc:	9304      	str	r3, [sp, #16]
 80078de:	e6ae      	b.n	800763e <_dtoa_r+0x696>
 80078e0:	9c07      	ldr	r4, [sp, #28]
 80078e2:	9704      	str	r7, [sp, #16]
 80078e4:	4625      	mov	r5, r4
 80078e6:	e7f3      	b.n	80078d0 <_dtoa_r+0x928>
 80078e8:	9b07      	ldr	r3, [sp, #28]
 80078ea:	9300      	str	r3, [sp, #0]
 80078ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f000 8104 	beq.w	8007afc <_dtoa_r+0xb54>
 80078f4:	2e00      	cmp	r6, #0
 80078f6:	dd05      	ble.n	8007904 <_dtoa_r+0x95c>
 80078f8:	4629      	mov	r1, r5
 80078fa:	4632      	mov	r2, r6
 80078fc:	4658      	mov	r0, fp
 80078fe:	f000 fc6f 	bl	80081e0 <__lshift>
 8007902:	4605      	mov	r5, r0
 8007904:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007906:	2b00      	cmp	r3, #0
 8007908:	d05a      	beq.n	80079c0 <_dtoa_r+0xa18>
 800790a:	6869      	ldr	r1, [r5, #4]
 800790c:	4658      	mov	r0, fp
 800790e:	f000 fa0f 	bl	8007d30 <_Balloc>
 8007912:	4606      	mov	r6, r0
 8007914:	b928      	cbnz	r0, 8007922 <_dtoa_r+0x97a>
 8007916:	4b84      	ldr	r3, [pc, #528]	@ (8007b28 <_dtoa_r+0xb80>)
 8007918:	4602      	mov	r2, r0
 800791a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800791e:	f7ff bb5a 	b.w	8006fd6 <_dtoa_r+0x2e>
 8007922:	692a      	ldr	r2, [r5, #16]
 8007924:	3202      	adds	r2, #2
 8007926:	0092      	lsls	r2, r2, #2
 8007928:	f105 010c 	add.w	r1, r5, #12
 800792c:	300c      	adds	r0, #12
 800792e:	f001 ff75 	bl	800981c <memcpy>
 8007932:	2201      	movs	r2, #1
 8007934:	4631      	mov	r1, r6
 8007936:	4658      	mov	r0, fp
 8007938:	f000 fc52 	bl	80081e0 <__lshift>
 800793c:	f10a 0301 	add.w	r3, sl, #1
 8007940:	9307      	str	r3, [sp, #28]
 8007942:	9b00      	ldr	r3, [sp, #0]
 8007944:	4453      	add	r3, sl
 8007946:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007948:	9b02      	ldr	r3, [sp, #8]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	462f      	mov	r7, r5
 8007950:	930a      	str	r3, [sp, #40]	@ 0x28
 8007952:	4605      	mov	r5, r0
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	4621      	mov	r1, r4
 8007958:	3b01      	subs	r3, #1
 800795a:	4648      	mov	r0, r9
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	f7ff fa9b 	bl	8006e98 <quorem>
 8007962:	4639      	mov	r1, r7
 8007964:	9002      	str	r0, [sp, #8]
 8007966:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800796a:	4648      	mov	r0, r9
 800796c:	f000 fca4 	bl	80082b8 <__mcmp>
 8007970:	462a      	mov	r2, r5
 8007972:	9008      	str	r0, [sp, #32]
 8007974:	4621      	mov	r1, r4
 8007976:	4658      	mov	r0, fp
 8007978:	f000 fcba 	bl	80082f0 <__mdiff>
 800797c:	68c2      	ldr	r2, [r0, #12]
 800797e:	4606      	mov	r6, r0
 8007980:	bb02      	cbnz	r2, 80079c4 <_dtoa_r+0xa1c>
 8007982:	4601      	mov	r1, r0
 8007984:	4648      	mov	r0, r9
 8007986:	f000 fc97 	bl	80082b8 <__mcmp>
 800798a:	4602      	mov	r2, r0
 800798c:	4631      	mov	r1, r6
 800798e:	4658      	mov	r0, fp
 8007990:	920e      	str	r2, [sp, #56]	@ 0x38
 8007992:	f000 fa0d 	bl	8007db0 <_Bfree>
 8007996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007998:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800799a:	9e07      	ldr	r6, [sp, #28]
 800799c:	ea43 0102 	orr.w	r1, r3, r2
 80079a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079a2:	4319      	orrs	r1, r3
 80079a4:	d110      	bne.n	80079c8 <_dtoa_r+0xa20>
 80079a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079aa:	d029      	beq.n	8007a00 <_dtoa_r+0xa58>
 80079ac:	9b08      	ldr	r3, [sp, #32]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	dd02      	ble.n	80079b8 <_dtoa_r+0xa10>
 80079b2:	9b02      	ldr	r3, [sp, #8]
 80079b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80079b8:	9b00      	ldr	r3, [sp, #0]
 80079ba:	f883 8000 	strb.w	r8, [r3]
 80079be:	e63f      	b.n	8007640 <_dtoa_r+0x698>
 80079c0:	4628      	mov	r0, r5
 80079c2:	e7bb      	b.n	800793c <_dtoa_r+0x994>
 80079c4:	2201      	movs	r2, #1
 80079c6:	e7e1      	b.n	800798c <_dtoa_r+0x9e4>
 80079c8:	9b08      	ldr	r3, [sp, #32]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	db04      	blt.n	80079d8 <_dtoa_r+0xa30>
 80079ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079d0:	430b      	orrs	r3, r1
 80079d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079d4:	430b      	orrs	r3, r1
 80079d6:	d120      	bne.n	8007a1a <_dtoa_r+0xa72>
 80079d8:	2a00      	cmp	r2, #0
 80079da:	dded      	ble.n	80079b8 <_dtoa_r+0xa10>
 80079dc:	4649      	mov	r1, r9
 80079de:	2201      	movs	r2, #1
 80079e0:	4658      	mov	r0, fp
 80079e2:	f000 fbfd 	bl	80081e0 <__lshift>
 80079e6:	4621      	mov	r1, r4
 80079e8:	4681      	mov	r9, r0
 80079ea:	f000 fc65 	bl	80082b8 <__mcmp>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	dc03      	bgt.n	80079fa <_dtoa_r+0xa52>
 80079f2:	d1e1      	bne.n	80079b8 <_dtoa_r+0xa10>
 80079f4:	f018 0f01 	tst.w	r8, #1
 80079f8:	d0de      	beq.n	80079b8 <_dtoa_r+0xa10>
 80079fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079fe:	d1d8      	bne.n	80079b2 <_dtoa_r+0xa0a>
 8007a00:	9a00      	ldr	r2, [sp, #0]
 8007a02:	2339      	movs	r3, #57	@ 0x39
 8007a04:	7013      	strb	r3, [r2, #0]
 8007a06:	4633      	mov	r3, r6
 8007a08:	461e      	mov	r6, r3
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a10:	2a39      	cmp	r2, #57	@ 0x39
 8007a12:	d052      	beq.n	8007aba <_dtoa_r+0xb12>
 8007a14:	3201      	adds	r2, #1
 8007a16:	701a      	strb	r2, [r3, #0]
 8007a18:	e612      	b.n	8007640 <_dtoa_r+0x698>
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	dd07      	ble.n	8007a2e <_dtoa_r+0xa86>
 8007a1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a22:	d0ed      	beq.n	8007a00 <_dtoa_r+0xa58>
 8007a24:	9a00      	ldr	r2, [sp, #0]
 8007a26:	f108 0301 	add.w	r3, r8, #1
 8007a2a:	7013      	strb	r3, [r2, #0]
 8007a2c:	e608      	b.n	8007640 <_dtoa_r+0x698>
 8007a2e:	9b07      	ldr	r3, [sp, #28]
 8007a30:	9a07      	ldr	r2, [sp, #28]
 8007a32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d028      	beq.n	8007a8e <_dtoa_r+0xae6>
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	2300      	movs	r3, #0
 8007a40:	220a      	movs	r2, #10
 8007a42:	4658      	mov	r0, fp
 8007a44:	f000 f9d6 	bl	8007df4 <__multadd>
 8007a48:	42af      	cmp	r7, r5
 8007a4a:	4681      	mov	r9, r0
 8007a4c:	f04f 0300 	mov.w	r3, #0
 8007a50:	f04f 020a 	mov.w	r2, #10
 8007a54:	4639      	mov	r1, r7
 8007a56:	4658      	mov	r0, fp
 8007a58:	d107      	bne.n	8007a6a <_dtoa_r+0xac2>
 8007a5a:	f000 f9cb 	bl	8007df4 <__multadd>
 8007a5e:	4607      	mov	r7, r0
 8007a60:	4605      	mov	r5, r0
 8007a62:	9b07      	ldr	r3, [sp, #28]
 8007a64:	3301      	adds	r3, #1
 8007a66:	9307      	str	r3, [sp, #28]
 8007a68:	e774      	b.n	8007954 <_dtoa_r+0x9ac>
 8007a6a:	f000 f9c3 	bl	8007df4 <__multadd>
 8007a6e:	4629      	mov	r1, r5
 8007a70:	4607      	mov	r7, r0
 8007a72:	2300      	movs	r3, #0
 8007a74:	220a      	movs	r2, #10
 8007a76:	4658      	mov	r0, fp
 8007a78:	f000 f9bc 	bl	8007df4 <__multadd>
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	e7f0      	b.n	8007a62 <_dtoa_r+0xaba>
 8007a80:	9b00      	ldr	r3, [sp, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	bfcc      	ite	gt
 8007a86:	461e      	movgt	r6, r3
 8007a88:	2601      	movle	r6, #1
 8007a8a:	4456      	add	r6, sl
 8007a8c:	2700      	movs	r7, #0
 8007a8e:	4649      	mov	r1, r9
 8007a90:	2201      	movs	r2, #1
 8007a92:	4658      	mov	r0, fp
 8007a94:	f000 fba4 	bl	80081e0 <__lshift>
 8007a98:	4621      	mov	r1, r4
 8007a9a:	4681      	mov	r9, r0
 8007a9c:	f000 fc0c 	bl	80082b8 <__mcmp>
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	dcb0      	bgt.n	8007a06 <_dtoa_r+0xa5e>
 8007aa4:	d102      	bne.n	8007aac <_dtoa_r+0xb04>
 8007aa6:	f018 0f01 	tst.w	r8, #1
 8007aaa:	d1ac      	bne.n	8007a06 <_dtoa_r+0xa5e>
 8007aac:	4633      	mov	r3, r6
 8007aae:	461e      	mov	r6, r3
 8007ab0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ab4:	2a30      	cmp	r2, #48	@ 0x30
 8007ab6:	d0fa      	beq.n	8007aae <_dtoa_r+0xb06>
 8007ab8:	e5c2      	b.n	8007640 <_dtoa_r+0x698>
 8007aba:	459a      	cmp	sl, r3
 8007abc:	d1a4      	bne.n	8007a08 <_dtoa_r+0xa60>
 8007abe:	9b04      	ldr	r3, [sp, #16]
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	9304      	str	r3, [sp, #16]
 8007ac4:	2331      	movs	r3, #49	@ 0x31
 8007ac6:	f88a 3000 	strb.w	r3, [sl]
 8007aca:	e5b9      	b.n	8007640 <_dtoa_r+0x698>
 8007acc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ace:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007b2c <_dtoa_r+0xb84>
 8007ad2:	b11b      	cbz	r3, 8007adc <_dtoa_r+0xb34>
 8007ad4:	f10a 0308 	add.w	r3, sl, #8
 8007ad8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007ada:	6013      	str	r3, [r2, #0]
 8007adc:	4650      	mov	r0, sl
 8007ade:	b019      	add	sp, #100	@ 0x64
 8007ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	f77f ae37 	ble.w	800775a <_dtoa_r+0x7b2>
 8007aec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aee:	930a      	str	r3, [sp, #40]	@ 0x28
 8007af0:	2001      	movs	r0, #1
 8007af2:	e655      	b.n	80077a0 <_dtoa_r+0x7f8>
 8007af4:	9b00      	ldr	r3, [sp, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f77f aed6 	ble.w	80078a8 <_dtoa_r+0x900>
 8007afc:	4656      	mov	r6, sl
 8007afe:	4621      	mov	r1, r4
 8007b00:	4648      	mov	r0, r9
 8007b02:	f7ff f9c9 	bl	8006e98 <quorem>
 8007b06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b0a:	f806 8b01 	strb.w	r8, [r6], #1
 8007b0e:	9b00      	ldr	r3, [sp, #0]
 8007b10:	eba6 020a 	sub.w	r2, r6, sl
 8007b14:	4293      	cmp	r3, r2
 8007b16:	ddb3      	ble.n	8007a80 <_dtoa_r+0xad8>
 8007b18:	4649      	mov	r1, r9
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	220a      	movs	r2, #10
 8007b1e:	4658      	mov	r0, fp
 8007b20:	f000 f968 	bl	8007df4 <__multadd>
 8007b24:	4681      	mov	r9, r0
 8007b26:	e7ea      	b.n	8007afe <_dtoa_r+0xb56>
 8007b28:	0800acfd 	.word	0x0800acfd
 8007b2c:	0800ac81 	.word	0x0800ac81

08007b30 <_free_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	4605      	mov	r5, r0
 8007b34:	2900      	cmp	r1, #0
 8007b36:	d041      	beq.n	8007bbc <_free_r+0x8c>
 8007b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b3c:	1f0c      	subs	r4, r1, #4
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bfb8      	it	lt
 8007b42:	18e4      	addlt	r4, r4, r3
 8007b44:	f000 f8e8 	bl	8007d18 <__malloc_lock>
 8007b48:	4a1d      	ldr	r2, [pc, #116]	@ (8007bc0 <_free_r+0x90>)
 8007b4a:	6813      	ldr	r3, [r2, #0]
 8007b4c:	b933      	cbnz	r3, 8007b5c <_free_r+0x2c>
 8007b4e:	6063      	str	r3, [r4, #4]
 8007b50:	6014      	str	r4, [r2, #0]
 8007b52:	4628      	mov	r0, r5
 8007b54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b58:	f000 b8e4 	b.w	8007d24 <__malloc_unlock>
 8007b5c:	42a3      	cmp	r3, r4
 8007b5e:	d908      	bls.n	8007b72 <_free_r+0x42>
 8007b60:	6820      	ldr	r0, [r4, #0]
 8007b62:	1821      	adds	r1, r4, r0
 8007b64:	428b      	cmp	r3, r1
 8007b66:	bf01      	itttt	eq
 8007b68:	6819      	ldreq	r1, [r3, #0]
 8007b6a:	685b      	ldreq	r3, [r3, #4]
 8007b6c:	1809      	addeq	r1, r1, r0
 8007b6e:	6021      	streq	r1, [r4, #0]
 8007b70:	e7ed      	b.n	8007b4e <_free_r+0x1e>
 8007b72:	461a      	mov	r2, r3
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	b10b      	cbz	r3, 8007b7c <_free_r+0x4c>
 8007b78:	42a3      	cmp	r3, r4
 8007b7a:	d9fa      	bls.n	8007b72 <_free_r+0x42>
 8007b7c:	6811      	ldr	r1, [r2, #0]
 8007b7e:	1850      	adds	r0, r2, r1
 8007b80:	42a0      	cmp	r0, r4
 8007b82:	d10b      	bne.n	8007b9c <_free_r+0x6c>
 8007b84:	6820      	ldr	r0, [r4, #0]
 8007b86:	4401      	add	r1, r0
 8007b88:	1850      	adds	r0, r2, r1
 8007b8a:	4283      	cmp	r3, r0
 8007b8c:	6011      	str	r1, [r2, #0]
 8007b8e:	d1e0      	bne.n	8007b52 <_free_r+0x22>
 8007b90:	6818      	ldr	r0, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	6053      	str	r3, [r2, #4]
 8007b96:	4408      	add	r0, r1
 8007b98:	6010      	str	r0, [r2, #0]
 8007b9a:	e7da      	b.n	8007b52 <_free_r+0x22>
 8007b9c:	d902      	bls.n	8007ba4 <_free_r+0x74>
 8007b9e:	230c      	movs	r3, #12
 8007ba0:	602b      	str	r3, [r5, #0]
 8007ba2:	e7d6      	b.n	8007b52 <_free_r+0x22>
 8007ba4:	6820      	ldr	r0, [r4, #0]
 8007ba6:	1821      	adds	r1, r4, r0
 8007ba8:	428b      	cmp	r3, r1
 8007baa:	bf04      	itt	eq
 8007bac:	6819      	ldreq	r1, [r3, #0]
 8007bae:	685b      	ldreq	r3, [r3, #4]
 8007bb0:	6063      	str	r3, [r4, #4]
 8007bb2:	bf04      	itt	eq
 8007bb4:	1809      	addeq	r1, r1, r0
 8007bb6:	6021      	streq	r1, [r4, #0]
 8007bb8:	6054      	str	r4, [r2, #4]
 8007bba:	e7ca      	b.n	8007b52 <_free_r+0x22>
 8007bbc:	bd38      	pop	{r3, r4, r5, pc}
 8007bbe:	bf00      	nop
 8007bc0:	2000059c 	.word	0x2000059c

08007bc4 <malloc>:
 8007bc4:	4b02      	ldr	r3, [pc, #8]	@ (8007bd0 <malloc+0xc>)
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	f000 b825 	b.w	8007c18 <_malloc_r>
 8007bce:	bf00      	nop
 8007bd0:	200000a8 	.word	0x200000a8

08007bd4 <sbrk_aligned>:
 8007bd4:	b570      	push	{r4, r5, r6, lr}
 8007bd6:	4e0f      	ldr	r6, [pc, #60]	@ (8007c14 <sbrk_aligned+0x40>)
 8007bd8:	460c      	mov	r4, r1
 8007bda:	6831      	ldr	r1, [r6, #0]
 8007bdc:	4605      	mov	r5, r0
 8007bde:	b911      	cbnz	r1, 8007be6 <sbrk_aligned+0x12>
 8007be0:	f001 fe0c 	bl	80097fc <_sbrk_r>
 8007be4:	6030      	str	r0, [r6, #0]
 8007be6:	4621      	mov	r1, r4
 8007be8:	4628      	mov	r0, r5
 8007bea:	f001 fe07 	bl	80097fc <_sbrk_r>
 8007bee:	1c43      	adds	r3, r0, #1
 8007bf0:	d103      	bne.n	8007bfa <sbrk_aligned+0x26>
 8007bf2:	f04f 34ff 	mov.w	r4, #4294967295
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	bd70      	pop	{r4, r5, r6, pc}
 8007bfa:	1cc4      	adds	r4, r0, #3
 8007bfc:	f024 0403 	bic.w	r4, r4, #3
 8007c00:	42a0      	cmp	r0, r4
 8007c02:	d0f8      	beq.n	8007bf6 <sbrk_aligned+0x22>
 8007c04:	1a21      	subs	r1, r4, r0
 8007c06:	4628      	mov	r0, r5
 8007c08:	f001 fdf8 	bl	80097fc <_sbrk_r>
 8007c0c:	3001      	adds	r0, #1
 8007c0e:	d1f2      	bne.n	8007bf6 <sbrk_aligned+0x22>
 8007c10:	e7ef      	b.n	8007bf2 <sbrk_aligned+0x1e>
 8007c12:	bf00      	nop
 8007c14:	20000598 	.word	0x20000598

08007c18 <_malloc_r>:
 8007c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	1ccd      	adds	r5, r1, #3
 8007c1e:	f025 0503 	bic.w	r5, r5, #3
 8007c22:	3508      	adds	r5, #8
 8007c24:	2d0c      	cmp	r5, #12
 8007c26:	bf38      	it	cc
 8007c28:	250c      	movcc	r5, #12
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	4606      	mov	r6, r0
 8007c2e:	db01      	blt.n	8007c34 <_malloc_r+0x1c>
 8007c30:	42a9      	cmp	r1, r5
 8007c32:	d904      	bls.n	8007c3e <_malloc_r+0x26>
 8007c34:	230c      	movs	r3, #12
 8007c36:	6033      	str	r3, [r6, #0]
 8007c38:	2000      	movs	r0, #0
 8007c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d14 <_malloc_r+0xfc>
 8007c42:	f000 f869 	bl	8007d18 <__malloc_lock>
 8007c46:	f8d8 3000 	ldr.w	r3, [r8]
 8007c4a:	461c      	mov	r4, r3
 8007c4c:	bb44      	cbnz	r4, 8007ca0 <_malloc_r+0x88>
 8007c4e:	4629      	mov	r1, r5
 8007c50:	4630      	mov	r0, r6
 8007c52:	f7ff ffbf 	bl	8007bd4 <sbrk_aligned>
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	4604      	mov	r4, r0
 8007c5a:	d158      	bne.n	8007d0e <_malloc_r+0xf6>
 8007c5c:	f8d8 4000 	ldr.w	r4, [r8]
 8007c60:	4627      	mov	r7, r4
 8007c62:	2f00      	cmp	r7, #0
 8007c64:	d143      	bne.n	8007cee <_malloc_r+0xd6>
 8007c66:	2c00      	cmp	r4, #0
 8007c68:	d04b      	beq.n	8007d02 <_malloc_r+0xea>
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	4639      	mov	r1, r7
 8007c6e:	4630      	mov	r0, r6
 8007c70:	eb04 0903 	add.w	r9, r4, r3
 8007c74:	f001 fdc2 	bl	80097fc <_sbrk_r>
 8007c78:	4581      	cmp	r9, r0
 8007c7a:	d142      	bne.n	8007d02 <_malloc_r+0xea>
 8007c7c:	6821      	ldr	r1, [r4, #0]
 8007c7e:	1a6d      	subs	r5, r5, r1
 8007c80:	4629      	mov	r1, r5
 8007c82:	4630      	mov	r0, r6
 8007c84:	f7ff ffa6 	bl	8007bd4 <sbrk_aligned>
 8007c88:	3001      	adds	r0, #1
 8007c8a:	d03a      	beq.n	8007d02 <_malloc_r+0xea>
 8007c8c:	6823      	ldr	r3, [r4, #0]
 8007c8e:	442b      	add	r3, r5
 8007c90:	6023      	str	r3, [r4, #0]
 8007c92:	f8d8 3000 	ldr.w	r3, [r8]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	bb62      	cbnz	r2, 8007cf4 <_malloc_r+0xdc>
 8007c9a:	f8c8 7000 	str.w	r7, [r8]
 8007c9e:	e00f      	b.n	8007cc0 <_malloc_r+0xa8>
 8007ca0:	6822      	ldr	r2, [r4, #0]
 8007ca2:	1b52      	subs	r2, r2, r5
 8007ca4:	d420      	bmi.n	8007ce8 <_malloc_r+0xd0>
 8007ca6:	2a0b      	cmp	r2, #11
 8007ca8:	d917      	bls.n	8007cda <_malloc_r+0xc2>
 8007caa:	1961      	adds	r1, r4, r5
 8007cac:	42a3      	cmp	r3, r4
 8007cae:	6025      	str	r5, [r4, #0]
 8007cb0:	bf18      	it	ne
 8007cb2:	6059      	strne	r1, [r3, #4]
 8007cb4:	6863      	ldr	r3, [r4, #4]
 8007cb6:	bf08      	it	eq
 8007cb8:	f8c8 1000 	streq.w	r1, [r8]
 8007cbc:	5162      	str	r2, [r4, r5]
 8007cbe:	604b      	str	r3, [r1, #4]
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f000 f82f 	bl	8007d24 <__malloc_unlock>
 8007cc6:	f104 000b 	add.w	r0, r4, #11
 8007cca:	1d23      	adds	r3, r4, #4
 8007ccc:	f020 0007 	bic.w	r0, r0, #7
 8007cd0:	1ac2      	subs	r2, r0, r3
 8007cd2:	bf1c      	itt	ne
 8007cd4:	1a1b      	subne	r3, r3, r0
 8007cd6:	50a3      	strne	r3, [r4, r2]
 8007cd8:	e7af      	b.n	8007c3a <_malloc_r+0x22>
 8007cda:	6862      	ldr	r2, [r4, #4]
 8007cdc:	42a3      	cmp	r3, r4
 8007cde:	bf0c      	ite	eq
 8007ce0:	f8c8 2000 	streq.w	r2, [r8]
 8007ce4:	605a      	strne	r2, [r3, #4]
 8007ce6:	e7eb      	b.n	8007cc0 <_malloc_r+0xa8>
 8007ce8:	4623      	mov	r3, r4
 8007cea:	6864      	ldr	r4, [r4, #4]
 8007cec:	e7ae      	b.n	8007c4c <_malloc_r+0x34>
 8007cee:	463c      	mov	r4, r7
 8007cf0:	687f      	ldr	r7, [r7, #4]
 8007cf2:	e7b6      	b.n	8007c62 <_malloc_r+0x4a>
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	42a3      	cmp	r3, r4
 8007cfa:	d1fb      	bne.n	8007cf4 <_malloc_r+0xdc>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	6053      	str	r3, [r2, #4]
 8007d00:	e7de      	b.n	8007cc0 <_malloc_r+0xa8>
 8007d02:	230c      	movs	r3, #12
 8007d04:	6033      	str	r3, [r6, #0]
 8007d06:	4630      	mov	r0, r6
 8007d08:	f000 f80c 	bl	8007d24 <__malloc_unlock>
 8007d0c:	e794      	b.n	8007c38 <_malloc_r+0x20>
 8007d0e:	6005      	str	r5, [r0, #0]
 8007d10:	e7d6      	b.n	8007cc0 <_malloc_r+0xa8>
 8007d12:	bf00      	nop
 8007d14:	2000059c 	.word	0x2000059c

08007d18 <__malloc_lock>:
 8007d18:	4801      	ldr	r0, [pc, #4]	@ (8007d20 <__malloc_lock+0x8>)
 8007d1a:	f7ff b8b4 	b.w	8006e86 <__retarget_lock_acquire_recursive>
 8007d1e:	bf00      	nop
 8007d20:	20000594 	.word	0x20000594

08007d24 <__malloc_unlock>:
 8007d24:	4801      	ldr	r0, [pc, #4]	@ (8007d2c <__malloc_unlock+0x8>)
 8007d26:	f7ff b8af 	b.w	8006e88 <__retarget_lock_release_recursive>
 8007d2a:	bf00      	nop
 8007d2c:	20000594 	.word	0x20000594

08007d30 <_Balloc>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	69c6      	ldr	r6, [r0, #28]
 8007d34:	4604      	mov	r4, r0
 8007d36:	460d      	mov	r5, r1
 8007d38:	b976      	cbnz	r6, 8007d58 <_Balloc+0x28>
 8007d3a:	2010      	movs	r0, #16
 8007d3c:	f7ff ff42 	bl	8007bc4 <malloc>
 8007d40:	4602      	mov	r2, r0
 8007d42:	61e0      	str	r0, [r4, #28]
 8007d44:	b920      	cbnz	r0, 8007d50 <_Balloc+0x20>
 8007d46:	4b18      	ldr	r3, [pc, #96]	@ (8007da8 <_Balloc+0x78>)
 8007d48:	4818      	ldr	r0, [pc, #96]	@ (8007dac <_Balloc+0x7c>)
 8007d4a:	216b      	movs	r1, #107	@ 0x6b
 8007d4c:	f001 fd7c 	bl	8009848 <__assert_func>
 8007d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d54:	6006      	str	r6, [r0, #0]
 8007d56:	60c6      	str	r6, [r0, #12]
 8007d58:	69e6      	ldr	r6, [r4, #28]
 8007d5a:	68f3      	ldr	r3, [r6, #12]
 8007d5c:	b183      	cbz	r3, 8007d80 <_Balloc+0x50>
 8007d5e:	69e3      	ldr	r3, [r4, #28]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d66:	b9b8      	cbnz	r0, 8007d98 <_Balloc+0x68>
 8007d68:	2101      	movs	r1, #1
 8007d6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007d6e:	1d72      	adds	r2, r6, #5
 8007d70:	0092      	lsls	r2, r2, #2
 8007d72:	4620      	mov	r0, r4
 8007d74:	f001 fd86 	bl	8009884 <_calloc_r>
 8007d78:	b160      	cbz	r0, 8007d94 <_Balloc+0x64>
 8007d7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d7e:	e00e      	b.n	8007d9e <_Balloc+0x6e>
 8007d80:	2221      	movs	r2, #33	@ 0x21
 8007d82:	2104      	movs	r1, #4
 8007d84:	4620      	mov	r0, r4
 8007d86:	f001 fd7d 	bl	8009884 <_calloc_r>
 8007d8a:	69e3      	ldr	r3, [r4, #28]
 8007d8c:	60f0      	str	r0, [r6, #12]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e4      	bne.n	8007d5e <_Balloc+0x2e>
 8007d94:	2000      	movs	r0, #0
 8007d96:	bd70      	pop	{r4, r5, r6, pc}
 8007d98:	6802      	ldr	r2, [r0, #0]
 8007d9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d9e:	2300      	movs	r3, #0
 8007da0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007da4:	e7f7      	b.n	8007d96 <_Balloc+0x66>
 8007da6:	bf00      	nop
 8007da8:	0800ac8e 	.word	0x0800ac8e
 8007dac:	0800ad0e 	.word	0x0800ad0e

08007db0 <_Bfree>:
 8007db0:	b570      	push	{r4, r5, r6, lr}
 8007db2:	69c6      	ldr	r6, [r0, #28]
 8007db4:	4605      	mov	r5, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	b976      	cbnz	r6, 8007dd8 <_Bfree+0x28>
 8007dba:	2010      	movs	r0, #16
 8007dbc:	f7ff ff02 	bl	8007bc4 <malloc>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	61e8      	str	r0, [r5, #28]
 8007dc4:	b920      	cbnz	r0, 8007dd0 <_Bfree+0x20>
 8007dc6:	4b09      	ldr	r3, [pc, #36]	@ (8007dec <_Bfree+0x3c>)
 8007dc8:	4809      	ldr	r0, [pc, #36]	@ (8007df0 <_Bfree+0x40>)
 8007dca:	218f      	movs	r1, #143	@ 0x8f
 8007dcc:	f001 fd3c 	bl	8009848 <__assert_func>
 8007dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dd4:	6006      	str	r6, [r0, #0]
 8007dd6:	60c6      	str	r6, [r0, #12]
 8007dd8:	b13c      	cbz	r4, 8007dea <_Bfree+0x3a>
 8007dda:	69eb      	ldr	r3, [r5, #28]
 8007ddc:	6862      	ldr	r2, [r4, #4]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007de4:	6021      	str	r1, [r4, #0]
 8007de6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007dea:	bd70      	pop	{r4, r5, r6, pc}
 8007dec:	0800ac8e 	.word	0x0800ac8e
 8007df0:	0800ad0e 	.word	0x0800ad0e

08007df4 <__multadd>:
 8007df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df8:	690d      	ldr	r5, [r1, #16]
 8007dfa:	4607      	mov	r7, r0
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	461e      	mov	r6, r3
 8007e00:	f101 0c14 	add.w	ip, r1, #20
 8007e04:	2000      	movs	r0, #0
 8007e06:	f8dc 3000 	ldr.w	r3, [ip]
 8007e0a:	b299      	uxth	r1, r3
 8007e0c:	fb02 6101 	mla	r1, r2, r1, r6
 8007e10:	0c1e      	lsrs	r6, r3, #16
 8007e12:	0c0b      	lsrs	r3, r1, #16
 8007e14:	fb02 3306 	mla	r3, r2, r6, r3
 8007e18:	b289      	uxth	r1, r1
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e20:	4285      	cmp	r5, r0
 8007e22:	f84c 1b04 	str.w	r1, [ip], #4
 8007e26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e2a:	dcec      	bgt.n	8007e06 <__multadd+0x12>
 8007e2c:	b30e      	cbz	r6, 8007e72 <__multadd+0x7e>
 8007e2e:	68a3      	ldr	r3, [r4, #8]
 8007e30:	42ab      	cmp	r3, r5
 8007e32:	dc19      	bgt.n	8007e68 <__multadd+0x74>
 8007e34:	6861      	ldr	r1, [r4, #4]
 8007e36:	4638      	mov	r0, r7
 8007e38:	3101      	adds	r1, #1
 8007e3a:	f7ff ff79 	bl	8007d30 <_Balloc>
 8007e3e:	4680      	mov	r8, r0
 8007e40:	b928      	cbnz	r0, 8007e4e <__multadd+0x5a>
 8007e42:	4602      	mov	r2, r0
 8007e44:	4b0c      	ldr	r3, [pc, #48]	@ (8007e78 <__multadd+0x84>)
 8007e46:	480d      	ldr	r0, [pc, #52]	@ (8007e7c <__multadd+0x88>)
 8007e48:	21ba      	movs	r1, #186	@ 0xba
 8007e4a:	f001 fcfd 	bl	8009848 <__assert_func>
 8007e4e:	6922      	ldr	r2, [r4, #16]
 8007e50:	3202      	adds	r2, #2
 8007e52:	f104 010c 	add.w	r1, r4, #12
 8007e56:	0092      	lsls	r2, r2, #2
 8007e58:	300c      	adds	r0, #12
 8007e5a:	f001 fcdf 	bl	800981c <memcpy>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4638      	mov	r0, r7
 8007e62:	f7ff ffa5 	bl	8007db0 <_Bfree>
 8007e66:	4644      	mov	r4, r8
 8007e68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e6c:	3501      	adds	r5, #1
 8007e6e:	615e      	str	r6, [r3, #20]
 8007e70:	6125      	str	r5, [r4, #16]
 8007e72:	4620      	mov	r0, r4
 8007e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e78:	0800acfd 	.word	0x0800acfd
 8007e7c:	0800ad0e 	.word	0x0800ad0e

08007e80 <__s2b>:
 8007e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e84:	460c      	mov	r4, r1
 8007e86:	4615      	mov	r5, r2
 8007e88:	461f      	mov	r7, r3
 8007e8a:	2209      	movs	r2, #9
 8007e8c:	3308      	adds	r3, #8
 8007e8e:	4606      	mov	r6, r0
 8007e90:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e94:	2100      	movs	r1, #0
 8007e96:	2201      	movs	r2, #1
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	db09      	blt.n	8007eb0 <__s2b+0x30>
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f7ff ff47 	bl	8007d30 <_Balloc>
 8007ea2:	b940      	cbnz	r0, 8007eb6 <__s2b+0x36>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	4b19      	ldr	r3, [pc, #100]	@ (8007f0c <__s2b+0x8c>)
 8007ea8:	4819      	ldr	r0, [pc, #100]	@ (8007f10 <__s2b+0x90>)
 8007eaa:	21d3      	movs	r1, #211	@ 0xd3
 8007eac:	f001 fccc 	bl	8009848 <__assert_func>
 8007eb0:	0052      	lsls	r2, r2, #1
 8007eb2:	3101      	adds	r1, #1
 8007eb4:	e7f0      	b.n	8007e98 <__s2b+0x18>
 8007eb6:	9b08      	ldr	r3, [sp, #32]
 8007eb8:	6143      	str	r3, [r0, #20]
 8007eba:	2d09      	cmp	r5, #9
 8007ebc:	f04f 0301 	mov.w	r3, #1
 8007ec0:	6103      	str	r3, [r0, #16]
 8007ec2:	dd16      	ble.n	8007ef2 <__s2b+0x72>
 8007ec4:	f104 0909 	add.w	r9, r4, #9
 8007ec8:	46c8      	mov	r8, r9
 8007eca:	442c      	add	r4, r5
 8007ecc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ed0:	4601      	mov	r1, r0
 8007ed2:	3b30      	subs	r3, #48	@ 0x30
 8007ed4:	220a      	movs	r2, #10
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f7ff ff8c 	bl	8007df4 <__multadd>
 8007edc:	45a0      	cmp	r8, r4
 8007ede:	d1f5      	bne.n	8007ecc <__s2b+0x4c>
 8007ee0:	f1a5 0408 	sub.w	r4, r5, #8
 8007ee4:	444c      	add	r4, r9
 8007ee6:	1b2d      	subs	r5, r5, r4
 8007ee8:	1963      	adds	r3, r4, r5
 8007eea:	42bb      	cmp	r3, r7
 8007eec:	db04      	blt.n	8007ef8 <__s2b+0x78>
 8007eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ef2:	340a      	adds	r4, #10
 8007ef4:	2509      	movs	r5, #9
 8007ef6:	e7f6      	b.n	8007ee6 <__s2b+0x66>
 8007ef8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007efc:	4601      	mov	r1, r0
 8007efe:	3b30      	subs	r3, #48	@ 0x30
 8007f00:	220a      	movs	r2, #10
 8007f02:	4630      	mov	r0, r6
 8007f04:	f7ff ff76 	bl	8007df4 <__multadd>
 8007f08:	e7ee      	b.n	8007ee8 <__s2b+0x68>
 8007f0a:	bf00      	nop
 8007f0c:	0800acfd 	.word	0x0800acfd
 8007f10:	0800ad0e 	.word	0x0800ad0e

08007f14 <__hi0bits>:
 8007f14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f18:	4603      	mov	r3, r0
 8007f1a:	bf36      	itet	cc
 8007f1c:	0403      	lslcc	r3, r0, #16
 8007f1e:	2000      	movcs	r0, #0
 8007f20:	2010      	movcc	r0, #16
 8007f22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f26:	bf3c      	itt	cc
 8007f28:	021b      	lslcc	r3, r3, #8
 8007f2a:	3008      	addcc	r0, #8
 8007f2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f30:	bf3c      	itt	cc
 8007f32:	011b      	lslcc	r3, r3, #4
 8007f34:	3004      	addcc	r0, #4
 8007f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f3a:	bf3c      	itt	cc
 8007f3c:	009b      	lslcc	r3, r3, #2
 8007f3e:	3002      	addcc	r0, #2
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	db05      	blt.n	8007f50 <__hi0bits+0x3c>
 8007f44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f48:	f100 0001 	add.w	r0, r0, #1
 8007f4c:	bf08      	it	eq
 8007f4e:	2020      	moveq	r0, #32
 8007f50:	4770      	bx	lr

08007f52 <__lo0bits>:
 8007f52:	6803      	ldr	r3, [r0, #0]
 8007f54:	4602      	mov	r2, r0
 8007f56:	f013 0007 	ands.w	r0, r3, #7
 8007f5a:	d00b      	beq.n	8007f74 <__lo0bits+0x22>
 8007f5c:	07d9      	lsls	r1, r3, #31
 8007f5e:	d421      	bmi.n	8007fa4 <__lo0bits+0x52>
 8007f60:	0798      	lsls	r0, r3, #30
 8007f62:	bf49      	itett	mi
 8007f64:	085b      	lsrmi	r3, r3, #1
 8007f66:	089b      	lsrpl	r3, r3, #2
 8007f68:	2001      	movmi	r0, #1
 8007f6a:	6013      	strmi	r3, [r2, #0]
 8007f6c:	bf5c      	itt	pl
 8007f6e:	6013      	strpl	r3, [r2, #0]
 8007f70:	2002      	movpl	r0, #2
 8007f72:	4770      	bx	lr
 8007f74:	b299      	uxth	r1, r3
 8007f76:	b909      	cbnz	r1, 8007f7c <__lo0bits+0x2a>
 8007f78:	0c1b      	lsrs	r3, r3, #16
 8007f7a:	2010      	movs	r0, #16
 8007f7c:	b2d9      	uxtb	r1, r3
 8007f7e:	b909      	cbnz	r1, 8007f84 <__lo0bits+0x32>
 8007f80:	3008      	adds	r0, #8
 8007f82:	0a1b      	lsrs	r3, r3, #8
 8007f84:	0719      	lsls	r1, r3, #28
 8007f86:	bf04      	itt	eq
 8007f88:	091b      	lsreq	r3, r3, #4
 8007f8a:	3004      	addeq	r0, #4
 8007f8c:	0799      	lsls	r1, r3, #30
 8007f8e:	bf04      	itt	eq
 8007f90:	089b      	lsreq	r3, r3, #2
 8007f92:	3002      	addeq	r0, #2
 8007f94:	07d9      	lsls	r1, r3, #31
 8007f96:	d403      	bmi.n	8007fa0 <__lo0bits+0x4e>
 8007f98:	085b      	lsrs	r3, r3, #1
 8007f9a:	f100 0001 	add.w	r0, r0, #1
 8007f9e:	d003      	beq.n	8007fa8 <__lo0bits+0x56>
 8007fa0:	6013      	str	r3, [r2, #0]
 8007fa2:	4770      	bx	lr
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	4770      	bx	lr
 8007fa8:	2020      	movs	r0, #32
 8007faa:	4770      	bx	lr

08007fac <__i2b>:
 8007fac:	b510      	push	{r4, lr}
 8007fae:	460c      	mov	r4, r1
 8007fb0:	2101      	movs	r1, #1
 8007fb2:	f7ff febd 	bl	8007d30 <_Balloc>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	b928      	cbnz	r0, 8007fc6 <__i2b+0x1a>
 8007fba:	4b05      	ldr	r3, [pc, #20]	@ (8007fd0 <__i2b+0x24>)
 8007fbc:	4805      	ldr	r0, [pc, #20]	@ (8007fd4 <__i2b+0x28>)
 8007fbe:	f240 1145 	movw	r1, #325	@ 0x145
 8007fc2:	f001 fc41 	bl	8009848 <__assert_func>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	6144      	str	r4, [r0, #20]
 8007fca:	6103      	str	r3, [r0, #16]
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	bf00      	nop
 8007fd0:	0800acfd 	.word	0x0800acfd
 8007fd4:	0800ad0e 	.word	0x0800ad0e

08007fd8 <__multiply>:
 8007fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fdc:	4614      	mov	r4, r2
 8007fde:	690a      	ldr	r2, [r1, #16]
 8007fe0:	6923      	ldr	r3, [r4, #16]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	bfa8      	it	ge
 8007fe6:	4623      	movge	r3, r4
 8007fe8:	460f      	mov	r7, r1
 8007fea:	bfa4      	itt	ge
 8007fec:	460c      	movge	r4, r1
 8007fee:	461f      	movge	r7, r3
 8007ff0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007ff4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007ff8:	68a3      	ldr	r3, [r4, #8]
 8007ffa:	6861      	ldr	r1, [r4, #4]
 8007ffc:	eb0a 0609 	add.w	r6, sl, r9
 8008000:	42b3      	cmp	r3, r6
 8008002:	b085      	sub	sp, #20
 8008004:	bfb8      	it	lt
 8008006:	3101      	addlt	r1, #1
 8008008:	f7ff fe92 	bl	8007d30 <_Balloc>
 800800c:	b930      	cbnz	r0, 800801c <__multiply+0x44>
 800800e:	4602      	mov	r2, r0
 8008010:	4b44      	ldr	r3, [pc, #272]	@ (8008124 <__multiply+0x14c>)
 8008012:	4845      	ldr	r0, [pc, #276]	@ (8008128 <__multiply+0x150>)
 8008014:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008018:	f001 fc16 	bl	8009848 <__assert_func>
 800801c:	f100 0514 	add.w	r5, r0, #20
 8008020:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008024:	462b      	mov	r3, r5
 8008026:	2200      	movs	r2, #0
 8008028:	4543      	cmp	r3, r8
 800802a:	d321      	bcc.n	8008070 <__multiply+0x98>
 800802c:	f107 0114 	add.w	r1, r7, #20
 8008030:	f104 0214 	add.w	r2, r4, #20
 8008034:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008038:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800803c:	9302      	str	r3, [sp, #8]
 800803e:	1b13      	subs	r3, r2, r4
 8008040:	3b15      	subs	r3, #21
 8008042:	f023 0303 	bic.w	r3, r3, #3
 8008046:	3304      	adds	r3, #4
 8008048:	f104 0715 	add.w	r7, r4, #21
 800804c:	42ba      	cmp	r2, r7
 800804e:	bf38      	it	cc
 8008050:	2304      	movcc	r3, #4
 8008052:	9301      	str	r3, [sp, #4]
 8008054:	9b02      	ldr	r3, [sp, #8]
 8008056:	9103      	str	r1, [sp, #12]
 8008058:	428b      	cmp	r3, r1
 800805a:	d80c      	bhi.n	8008076 <__multiply+0x9e>
 800805c:	2e00      	cmp	r6, #0
 800805e:	dd03      	ble.n	8008068 <__multiply+0x90>
 8008060:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008064:	2b00      	cmp	r3, #0
 8008066:	d05b      	beq.n	8008120 <__multiply+0x148>
 8008068:	6106      	str	r6, [r0, #16]
 800806a:	b005      	add	sp, #20
 800806c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008070:	f843 2b04 	str.w	r2, [r3], #4
 8008074:	e7d8      	b.n	8008028 <__multiply+0x50>
 8008076:	f8b1 a000 	ldrh.w	sl, [r1]
 800807a:	f1ba 0f00 	cmp.w	sl, #0
 800807e:	d024      	beq.n	80080ca <__multiply+0xf2>
 8008080:	f104 0e14 	add.w	lr, r4, #20
 8008084:	46a9      	mov	r9, r5
 8008086:	f04f 0c00 	mov.w	ip, #0
 800808a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800808e:	f8d9 3000 	ldr.w	r3, [r9]
 8008092:	fa1f fb87 	uxth.w	fp, r7
 8008096:	b29b      	uxth	r3, r3
 8008098:	fb0a 330b 	mla	r3, sl, fp, r3
 800809c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80080a0:	f8d9 7000 	ldr.w	r7, [r9]
 80080a4:	4463      	add	r3, ip
 80080a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080aa:	fb0a c70b 	mla	r7, sl, fp, ip
 80080ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080b8:	4572      	cmp	r2, lr
 80080ba:	f849 3b04 	str.w	r3, [r9], #4
 80080be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080c2:	d8e2      	bhi.n	800808a <__multiply+0xb2>
 80080c4:	9b01      	ldr	r3, [sp, #4]
 80080c6:	f845 c003 	str.w	ip, [r5, r3]
 80080ca:	9b03      	ldr	r3, [sp, #12]
 80080cc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080d0:	3104      	adds	r1, #4
 80080d2:	f1b9 0f00 	cmp.w	r9, #0
 80080d6:	d021      	beq.n	800811c <__multiply+0x144>
 80080d8:	682b      	ldr	r3, [r5, #0]
 80080da:	f104 0c14 	add.w	ip, r4, #20
 80080de:	46ae      	mov	lr, r5
 80080e0:	f04f 0a00 	mov.w	sl, #0
 80080e4:	f8bc b000 	ldrh.w	fp, [ip]
 80080e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80080ec:	fb09 770b 	mla	r7, r9, fp, r7
 80080f0:	4457      	add	r7, sl
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080f8:	f84e 3b04 	str.w	r3, [lr], #4
 80080fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008100:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008104:	f8be 3000 	ldrh.w	r3, [lr]
 8008108:	fb09 330a 	mla	r3, r9, sl, r3
 800810c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008110:	4562      	cmp	r2, ip
 8008112:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008116:	d8e5      	bhi.n	80080e4 <__multiply+0x10c>
 8008118:	9f01      	ldr	r7, [sp, #4]
 800811a:	51eb      	str	r3, [r5, r7]
 800811c:	3504      	adds	r5, #4
 800811e:	e799      	b.n	8008054 <__multiply+0x7c>
 8008120:	3e01      	subs	r6, #1
 8008122:	e79b      	b.n	800805c <__multiply+0x84>
 8008124:	0800acfd 	.word	0x0800acfd
 8008128:	0800ad0e 	.word	0x0800ad0e

0800812c <__pow5mult>:
 800812c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008130:	4615      	mov	r5, r2
 8008132:	f012 0203 	ands.w	r2, r2, #3
 8008136:	4607      	mov	r7, r0
 8008138:	460e      	mov	r6, r1
 800813a:	d007      	beq.n	800814c <__pow5mult+0x20>
 800813c:	4c25      	ldr	r4, [pc, #148]	@ (80081d4 <__pow5mult+0xa8>)
 800813e:	3a01      	subs	r2, #1
 8008140:	2300      	movs	r3, #0
 8008142:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008146:	f7ff fe55 	bl	8007df4 <__multadd>
 800814a:	4606      	mov	r6, r0
 800814c:	10ad      	asrs	r5, r5, #2
 800814e:	d03d      	beq.n	80081cc <__pow5mult+0xa0>
 8008150:	69fc      	ldr	r4, [r7, #28]
 8008152:	b97c      	cbnz	r4, 8008174 <__pow5mult+0x48>
 8008154:	2010      	movs	r0, #16
 8008156:	f7ff fd35 	bl	8007bc4 <malloc>
 800815a:	4602      	mov	r2, r0
 800815c:	61f8      	str	r0, [r7, #28]
 800815e:	b928      	cbnz	r0, 800816c <__pow5mult+0x40>
 8008160:	4b1d      	ldr	r3, [pc, #116]	@ (80081d8 <__pow5mult+0xac>)
 8008162:	481e      	ldr	r0, [pc, #120]	@ (80081dc <__pow5mult+0xb0>)
 8008164:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008168:	f001 fb6e 	bl	8009848 <__assert_func>
 800816c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008170:	6004      	str	r4, [r0, #0]
 8008172:	60c4      	str	r4, [r0, #12]
 8008174:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008178:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800817c:	b94c      	cbnz	r4, 8008192 <__pow5mult+0x66>
 800817e:	f240 2171 	movw	r1, #625	@ 0x271
 8008182:	4638      	mov	r0, r7
 8008184:	f7ff ff12 	bl	8007fac <__i2b>
 8008188:	2300      	movs	r3, #0
 800818a:	f8c8 0008 	str.w	r0, [r8, #8]
 800818e:	4604      	mov	r4, r0
 8008190:	6003      	str	r3, [r0, #0]
 8008192:	f04f 0900 	mov.w	r9, #0
 8008196:	07eb      	lsls	r3, r5, #31
 8008198:	d50a      	bpl.n	80081b0 <__pow5mult+0x84>
 800819a:	4631      	mov	r1, r6
 800819c:	4622      	mov	r2, r4
 800819e:	4638      	mov	r0, r7
 80081a0:	f7ff ff1a 	bl	8007fd8 <__multiply>
 80081a4:	4631      	mov	r1, r6
 80081a6:	4680      	mov	r8, r0
 80081a8:	4638      	mov	r0, r7
 80081aa:	f7ff fe01 	bl	8007db0 <_Bfree>
 80081ae:	4646      	mov	r6, r8
 80081b0:	106d      	asrs	r5, r5, #1
 80081b2:	d00b      	beq.n	80081cc <__pow5mult+0xa0>
 80081b4:	6820      	ldr	r0, [r4, #0]
 80081b6:	b938      	cbnz	r0, 80081c8 <__pow5mult+0x9c>
 80081b8:	4622      	mov	r2, r4
 80081ba:	4621      	mov	r1, r4
 80081bc:	4638      	mov	r0, r7
 80081be:	f7ff ff0b 	bl	8007fd8 <__multiply>
 80081c2:	6020      	str	r0, [r4, #0]
 80081c4:	f8c0 9000 	str.w	r9, [r0]
 80081c8:	4604      	mov	r4, r0
 80081ca:	e7e4      	b.n	8008196 <__pow5mult+0x6a>
 80081cc:	4630      	mov	r0, r6
 80081ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081d2:	bf00      	nop
 80081d4:	0800ad68 	.word	0x0800ad68
 80081d8:	0800ac8e 	.word	0x0800ac8e
 80081dc:	0800ad0e 	.word	0x0800ad0e

080081e0 <__lshift>:
 80081e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e4:	460c      	mov	r4, r1
 80081e6:	6849      	ldr	r1, [r1, #4]
 80081e8:	6923      	ldr	r3, [r4, #16]
 80081ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081ee:	68a3      	ldr	r3, [r4, #8]
 80081f0:	4607      	mov	r7, r0
 80081f2:	4691      	mov	r9, r2
 80081f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081f8:	f108 0601 	add.w	r6, r8, #1
 80081fc:	42b3      	cmp	r3, r6
 80081fe:	db0b      	blt.n	8008218 <__lshift+0x38>
 8008200:	4638      	mov	r0, r7
 8008202:	f7ff fd95 	bl	8007d30 <_Balloc>
 8008206:	4605      	mov	r5, r0
 8008208:	b948      	cbnz	r0, 800821e <__lshift+0x3e>
 800820a:	4602      	mov	r2, r0
 800820c:	4b28      	ldr	r3, [pc, #160]	@ (80082b0 <__lshift+0xd0>)
 800820e:	4829      	ldr	r0, [pc, #164]	@ (80082b4 <__lshift+0xd4>)
 8008210:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008214:	f001 fb18 	bl	8009848 <__assert_func>
 8008218:	3101      	adds	r1, #1
 800821a:	005b      	lsls	r3, r3, #1
 800821c:	e7ee      	b.n	80081fc <__lshift+0x1c>
 800821e:	2300      	movs	r3, #0
 8008220:	f100 0114 	add.w	r1, r0, #20
 8008224:	f100 0210 	add.w	r2, r0, #16
 8008228:	4618      	mov	r0, r3
 800822a:	4553      	cmp	r3, sl
 800822c:	db33      	blt.n	8008296 <__lshift+0xb6>
 800822e:	6920      	ldr	r0, [r4, #16]
 8008230:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008234:	f104 0314 	add.w	r3, r4, #20
 8008238:	f019 091f 	ands.w	r9, r9, #31
 800823c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008240:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008244:	d02b      	beq.n	800829e <__lshift+0xbe>
 8008246:	f1c9 0e20 	rsb	lr, r9, #32
 800824a:	468a      	mov	sl, r1
 800824c:	2200      	movs	r2, #0
 800824e:	6818      	ldr	r0, [r3, #0]
 8008250:	fa00 f009 	lsl.w	r0, r0, r9
 8008254:	4310      	orrs	r0, r2
 8008256:	f84a 0b04 	str.w	r0, [sl], #4
 800825a:	f853 2b04 	ldr.w	r2, [r3], #4
 800825e:	459c      	cmp	ip, r3
 8008260:	fa22 f20e 	lsr.w	r2, r2, lr
 8008264:	d8f3      	bhi.n	800824e <__lshift+0x6e>
 8008266:	ebac 0304 	sub.w	r3, ip, r4
 800826a:	3b15      	subs	r3, #21
 800826c:	f023 0303 	bic.w	r3, r3, #3
 8008270:	3304      	adds	r3, #4
 8008272:	f104 0015 	add.w	r0, r4, #21
 8008276:	4584      	cmp	ip, r0
 8008278:	bf38      	it	cc
 800827a:	2304      	movcc	r3, #4
 800827c:	50ca      	str	r2, [r1, r3]
 800827e:	b10a      	cbz	r2, 8008284 <__lshift+0xa4>
 8008280:	f108 0602 	add.w	r6, r8, #2
 8008284:	3e01      	subs	r6, #1
 8008286:	4638      	mov	r0, r7
 8008288:	612e      	str	r6, [r5, #16]
 800828a:	4621      	mov	r1, r4
 800828c:	f7ff fd90 	bl	8007db0 <_Bfree>
 8008290:	4628      	mov	r0, r5
 8008292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008296:	f842 0f04 	str.w	r0, [r2, #4]!
 800829a:	3301      	adds	r3, #1
 800829c:	e7c5      	b.n	800822a <__lshift+0x4a>
 800829e:	3904      	subs	r1, #4
 80082a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80082a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80082a8:	459c      	cmp	ip, r3
 80082aa:	d8f9      	bhi.n	80082a0 <__lshift+0xc0>
 80082ac:	e7ea      	b.n	8008284 <__lshift+0xa4>
 80082ae:	bf00      	nop
 80082b0:	0800acfd 	.word	0x0800acfd
 80082b4:	0800ad0e 	.word	0x0800ad0e

080082b8 <__mcmp>:
 80082b8:	690a      	ldr	r2, [r1, #16]
 80082ba:	4603      	mov	r3, r0
 80082bc:	6900      	ldr	r0, [r0, #16]
 80082be:	1a80      	subs	r0, r0, r2
 80082c0:	b530      	push	{r4, r5, lr}
 80082c2:	d10e      	bne.n	80082e2 <__mcmp+0x2a>
 80082c4:	3314      	adds	r3, #20
 80082c6:	3114      	adds	r1, #20
 80082c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082d8:	4295      	cmp	r5, r2
 80082da:	d003      	beq.n	80082e4 <__mcmp+0x2c>
 80082dc:	d205      	bcs.n	80082ea <__mcmp+0x32>
 80082de:	f04f 30ff 	mov.w	r0, #4294967295
 80082e2:	bd30      	pop	{r4, r5, pc}
 80082e4:	42a3      	cmp	r3, r4
 80082e6:	d3f3      	bcc.n	80082d0 <__mcmp+0x18>
 80082e8:	e7fb      	b.n	80082e2 <__mcmp+0x2a>
 80082ea:	2001      	movs	r0, #1
 80082ec:	e7f9      	b.n	80082e2 <__mcmp+0x2a>
	...

080082f0 <__mdiff>:
 80082f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	4689      	mov	r9, r1
 80082f6:	4606      	mov	r6, r0
 80082f8:	4611      	mov	r1, r2
 80082fa:	4648      	mov	r0, r9
 80082fc:	4614      	mov	r4, r2
 80082fe:	f7ff ffdb 	bl	80082b8 <__mcmp>
 8008302:	1e05      	subs	r5, r0, #0
 8008304:	d112      	bne.n	800832c <__mdiff+0x3c>
 8008306:	4629      	mov	r1, r5
 8008308:	4630      	mov	r0, r6
 800830a:	f7ff fd11 	bl	8007d30 <_Balloc>
 800830e:	4602      	mov	r2, r0
 8008310:	b928      	cbnz	r0, 800831e <__mdiff+0x2e>
 8008312:	4b3f      	ldr	r3, [pc, #252]	@ (8008410 <__mdiff+0x120>)
 8008314:	f240 2137 	movw	r1, #567	@ 0x237
 8008318:	483e      	ldr	r0, [pc, #248]	@ (8008414 <__mdiff+0x124>)
 800831a:	f001 fa95 	bl	8009848 <__assert_func>
 800831e:	2301      	movs	r3, #1
 8008320:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008324:	4610      	mov	r0, r2
 8008326:	b003      	add	sp, #12
 8008328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832c:	bfbc      	itt	lt
 800832e:	464b      	movlt	r3, r9
 8008330:	46a1      	movlt	r9, r4
 8008332:	4630      	mov	r0, r6
 8008334:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008338:	bfba      	itte	lt
 800833a:	461c      	movlt	r4, r3
 800833c:	2501      	movlt	r5, #1
 800833e:	2500      	movge	r5, #0
 8008340:	f7ff fcf6 	bl	8007d30 <_Balloc>
 8008344:	4602      	mov	r2, r0
 8008346:	b918      	cbnz	r0, 8008350 <__mdiff+0x60>
 8008348:	4b31      	ldr	r3, [pc, #196]	@ (8008410 <__mdiff+0x120>)
 800834a:	f240 2145 	movw	r1, #581	@ 0x245
 800834e:	e7e3      	b.n	8008318 <__mdiff+0x28>
 8008350:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008354:	6926      	ldr	r6, [r4, #16]
 8008356:	60c5      	str	r5, [r0, #12]
 8008358:	f109 0310 	add.w	r3, r9, #16
 800835c:	f109 0514 	add.w	r5, r9, #20
 8008360:	f104 0e14 	add.w	lr, r4, #20
 8008364:	f100 0b14 	add.w	fp, r0, #20
 8008368:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800836c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008370:	9301      	str	r3, [sp, #4]
 8008372:	46d9      	mov	r9, fp
 8008374:	f04f 0c00 	mov.w	ip, #0
 8008378:	9b01      	ldr	r3, [sp, #4]
 800837a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800837e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008382:	9301      	str	r3, [sp, #4]
 8008384:	fa1f f38a 	uxth.w	r3, sl
 8008388:	4619      	mov	r1, r3
 800838a:	b283      	uxth	r3, r0
 800838c:	1acb      	subs	r3, r1, r3
 800838e:	0c00      	lsrs	r0, r0, #16
 8008390:	4463      	add	r3, ip
 8008392:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008396:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800839a:	b29b      	uxth	r3, r3
 800839c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80083a0:	4576      	cmp	r6, lr
 80083a2:	f849 3b04 	str.w	r3, [r9], #4
 80083a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083aa:	d8e5      	bhi.n	8008378 <__mdiff+0x88>
 80083ac:	1b33      	subs	r3, r6, r4
 80083ae:	3b15      	subs	r3, #21
 80083b0:	f023 0303 	bic.w	r3, r3, #3
 80083b4:	3415      	adds	r4, #21
 80083b6:	3304      	adds	r3, #4
 80083b8:	42a6      	cmp	r6, r4
 80083ba:	bf38      	it	cc
 80083bc:	2304      	movcc	r3, #4
 80083be:	441d      	add	r5, r3
 80083c0:	445b      	add	r3, fp
 80083c2:	461e      	mov	r6, r3
 80083c4:	462c      	mov	r4, r5
 80083c6:	4544      	cmp	r4, r8
 80083c8:	d30e      	bcc.n	80083e8 <__mdiff+0xf8>
 80083ca:	f108 0103 	add.w	r1, r8, #3
 80083ce:	1b49      	subs	r1, r1, r5
 80083d0:	f021 0103 	bic.w	r1, r1, #3
 80083d4:	3d03      	subs	r5, #3
 80083d6:	45a8      	cmp	r8, r5
 80083d8:	bf38      	it	cc
 80083da:	2100      	movcc	r1, #0
 80083dc:	440b      	add	r3, r1
 80083de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083e2:	b191      	cbz	r1, 800840a <__mdiff+0x11a>
 80083e4:	6117      	str	r7, [r2, #16]
 80083e6:	e79d      	b.n	8008324 <__mdiff+0x34>
 80083e8:	f854 1b04 	ldr.w	r1, [r4], #4
 80083ec:	46e6      	mov	lr, ip
 80083ee:	0c08      	lsrs	r0, r1, #16
 80083f0:	fa1c fc81 	uxtah	ip, ip, r1
 80083f4:	4471      	add	r1, lr
 80083f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80083fa:	b289      	uxth	r1, r1
 80083fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008400:	f846 1b04 	str.w	r1, [r6], #4
 8008404:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008408:	e7dd      	b.n	80083c6 <__mdiff+0xd6>
 800840a:	3f01      	subs	r7, #1
 800840c:	e7e7      	b.n	80083de <__mdiff+0xee>
 800840e:	bf00      	nop
 8008410:	0800acfd 	.word	0x0800acfd
 8008414:	0800ad0e 	.word	0x0800ad0e

08008418 <__ulp>:
 8008418:	b082      	sub	sp, #8
 800841a:	ed8d 0b00 	vstr	d0, [sp]
 800841e:	9a01      	ldr	r2, [sp, #4]
 8008420:	4b0f      	ldr	r3, [pc, #60]	@ (8008460 <__ulp+0x48>)
 8008422:	4013      	ands	r3, r2
 8008424:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008428:	2b00      	cmp	r3, #0
 800842a:	dc08      	bgt.n	800843e <__ulp+0x26>
 800842c:	425b      	negs	r3, r3
 800842e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008432:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008436:	da04      	bge.n	8008442 <__ulp+0x2a>
 8008438:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800843c:	4113      	asrs	r3, r2
 800843e:	2200      	movs	r2, #0
 8008440:	e008      	b.n	8008454 <__ulp+0x3c>
 8008442:	f1a2 0314 	sub.w	r3, r2, #20
 8008446:	2b1e      	cmp	r3, #30
 8008448:	bfda      	itte	le
 800844a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800844e:	40da      	lsrle	r2, r3
 8008450:	2201      	movgt	r2, #1
 8008452:	2300      	movs	r3, #0
 8008454:	4619      	mov	r1, r3
 8008456:	4610      	mov	r0, r2
 8008458:	ec41 0b10 	vmov	d0, r0, r1
 800845c:	b002      	add	sp, #8
 800845e:	4770      	bx	lr
 8008460:	7ff00000 	.word	0x7ff00000

08008464 <__b2d>:
 8008464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008468:	6906      	ldr	r6, [r0, #16]
 800846a:	f100 0814 	add.w	r8, r0, #20
 800846e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008472:	1f37      	subs	r7, r6, #4
 8008474:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008478:	4610      	mov	r0, r2
 800847a:	f7ff fd4b 	bl	8007f14 <__hi0bits>
 800847e:	f1c0 0320 	rsb	r3, r0, #32
 8008482:	280a      	cmp	r0, #10
 8008484:	600b      	str	r3, [r1, #0]
 8008486:	491b      	ldr	r1, [pc, #108]	@ (80084f4 <__b2d+0x90>)
 8008488:	dc15      	bgt.n	80084b6 <__b2d+0x52>
 800848a:	f1c0 0c0b 	rsb	ip, r0, #11
 800848e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008492:	45b8      	cmp	r8, r7
 8008494:	ea43 0501 	orr.w	r5, r3, r1
 8008498:	bf34      	ite	cc
 800849a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800849e:	2300      	movcs	r3, #0
 80084a0:	3015      	adds	r0, #21
 80084a2:	fa02 f000 	lsl.w	r0, r2, r0
 80084a6:	fa23 f30c 	lsr.w	r3, r3, ip
 80084aa:	4303      	orrs	r3, r0
 80084ac:	461c      	mov	r4, r3
 80084ae:	ec45 4b10 	vmov	d0, r4, r5
 80084b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b6:	45b8      	cmp	r8, r7
 80084b8:	bf3a      	itte	cc
 80084ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80084be:	f1a6 0708 	subcc.w	r7, r6, #8
 80084c2:	2300      	movcs	r3, #0
 80084c4:	380b      	subs	r0, #11
 80084c6:	d012      	beq.n	80084ee <__b2d+0x8a>
 80084c8:	f1c0 0120 	rsb	r1, r0, #32
 80084cc:	fa23 f401 	lsr.w	r4, r3, r1
 80084d0:	4082      	lsls	r2, r0
 80084d2:	4322      	orrs	r2, r4
 80084d4:	4547      	cmp	r7, r8
 80084d6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80084da:	bf8c      	ite	hi
 80084dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80084e0:	2200      	movls	r2, #0
 80084e2:	4083      	lsls	r3, r0
 80084e4:	40ca      	lsrs	r2, r1
 80084e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80084ea:	4313      	orrs	r3, r2
 80084ec:	e7de      	b.n	80084ac <__b2d+0x48>
 80084ee:	ea42 0501 	orr.w	r5, r2, r1
 80084f2:	e7db      	b.n	80084ac <__b2d+0x48>
 80084f4:	3ff00000 	.word	0x3ff00000

080084f8 <__d2b>:
 80084f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084fc:	460f      	mov	r7, r1
 80084fe:	2101      	movs	r1, #1
 8008500:	ec59 8b10 	vmov	r8, r9, d0
 8008504:	4616      	mov	r6, r2
 8008506:	f7ff fc13 	bl	8007d30 <_Balloc>
 800850a:	4604      	mov	r4, r0
 800850c:	b930      	cbnz	r0, 800851c <__d2b+0x24>
 800850e:	4602      	mov	r2, r0
 8008510:	4b23      	ldr	r3, [pc, #140]	@ (80085a0 <__d2b+0xa8>)
 8008512:	4824      	ldr	r0, [pc, #144]	@ (80085a4 <__d2b+0xac>)
 8008514:	f240 310f 	movw	r1, #783	@ 0x30f
 8008518:	f001 f996 	bl	8009848 <__assert_func>
 800851c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008520:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008524:	b10d      	cbz	r5, 800852a <__d2b+0x32>
 8008526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800852a:	9301      	str	r3, [sp, #4]
 800852c:	f1b8 0300 	subs.w	r3, r8, #0
 8008530:	d023      	beq.n	800857a <__d2b+0x82>
 8008532:	4668      	mov	r0, sp
 8008534:	9300      	str	r3, [sp, #0]
 8008536:	f7ff fd0c 	bl	8007f52 <__lo0bits>
 800853a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800853e:	b1d0      	cbz	r0, 8008576 <__d2b+0x7e>
 8008540:	f1c0 0320 	rsb	r3, r0, #32
 8008544:	fa02 f303 	lsl.w	r3, r2, r3
 8008548:	430b      	orrs	r3, r1
 800854a:	40c2      	lsrs	r2, r0
 800854c:	6163      	str	r3, [r4, #20]
 800854e:	9201      	str	r2, [sp, #4]
 8008550:	9b01      	ldr	r3, [sp, #4]
 8008552:	61a3      	str	r3, [r4, #24]
 8008554:	2b00      	cmp	r3, #0
 8008556:	bf0c      	ite	eq
 8008558:	2201      	moveq	r2, #1
 800855a:	2202      	movne	r2, #2
 800855c:	6122      	str	r2, [r4, #16]
 800855e:	b1a5      	cbz	r5, 800858a <__d2b+0x92>
 8008560:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008564:	4405      	add	r5, r0
 8008566:	603d      	str	r5, [r7, #0]
 8008568:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800856c:	6030      	str	r0, [r6, #0]
 800856e:	4620      	mov	r0, r4
 8008570:	b003      	add	sp, #12
 8008572:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008576:	6161      	str	r1, [r4, #20]
 8008578:	e7ea      	b.n	8008550 <__d2b+0x58>
 800857a:	a801      	add	r0, sp, #4
 800857c:	f7ff fce9 	bl	8007f52 <__lo0bits>
 8008580:	9b01      	ldr	r3, [sp, #4]
 8008582:	6163      	str	r3, [r4, #20]
 8008584:	3020      	adds	r0, #32
 8008586:	2201      	movs	r2, #1
 8008588:	e7e8      	b.n	800855c <__d2b+0x64>
 800858a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800858e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008592:	6038      	str	r0, [r7, #0]
 8008594:	6918      	ldr	r0, [r3, #16]
 8008596:	f7ff fcbd 	bl	8007f14 <__hi0bits>
 800859a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800859e:	e7e5      	b.n	800856c <__d2b+0x74>
 80085a0:	0800acfd 	.word	0x0800acfd
 80085a4:	0800ad0e 	.word	0x0800ad0e

080085a8 <__ratio>:
 80085a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ac:	b085      	sub	sp, #20
 80085ae:	e9cd 1000 	strd	r1, r0, [sp]
 80085b2:	a902      	add	r1, sp, #8
 80085b4:	f7ff ff56 	bl	8008464 <__b2d>
 80085b8:	9800      	ldr	r0, [sp, #0]
 80085ba:	a903      	add	r1, sp, #12
 80085bc:	ec55 4b10 	vmov	r4, r5, d0
 80085c0:	f7ff ff50 	bl	8008464 <__b2d>
 80085c4:	9b01      	ldr	r3, [sp, #4]
 80085c6:	6919      	ldr	r1, [r3, #16]
 80085c8:	9b00      	ldr	r3, [sp, #0]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	1ac9      	subs	r1, r1, r3
 80085ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80085d2:	1a9b      	subs	r3, r3, r2
 80085d4:	ec5b ab10 	vmov	sl, fp, d0
 80085d8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80085dc:	2b00      	cmp	r3, #0
 80085de:	bfce      	itee	gt
 80085e0:	462a      	movgt	r2, r5
 80085e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80085e6:	465a      	movle	r2, fp
 80085e8:	462f      	mov	r7, r5
 80085ea:	46d9      	mov	r9, fp
 80085ec:	bfcc      	ite	gt
 80085ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80085f2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80085f6:	464b      	mov	r3, r9
 80085f8:	4652      	mov	r2, sl
 80085fa:	4620      	mov	r0, r4
 80085fc:	4639      	mov	r1, r7
 80085fe:	f7f8 f92d 	bl	800085c <__aeabi_ddiv>
 8008602:	ec41 0b10 	vmov	d0, r0, r1
 8008606:	b005      	add	sp, #20
 8008608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800860c <__copybits>:
 800860c:	3901      	subs	r1, #1
 800860e:	b570      	push	{r4, r5, r6, lr}
 8008610:	1149      	asrs	r1, r1, #5
 8008612:	6914      	ldr	r4, [r2, #16]
 8008614:	3101      	adds	r1, #1
 8008616:	f102 0314 	add.w	r3, r2, #20
 800861a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800861e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008622:	1f05      	subs	r5, r0, #4
 8008624:	42a3      	cmp	r3, r4
 8008626:	d30c      	bcc.n	8008642 <__copybits+0x36>
 8008628:	1aa3      	subs	r3, r4, r2
 800862a:	3b11      	subs	r3, #17
 800862c:	f023 0303 	bic.w	r3, r3, #3
 8008630:	3211      	adds	r2, #17
 8008632:	42a2      	cmp	r2, r4
 8008634:	bf88      	it	hi
 8008636:	2300      	movhi	r3, #0
 8008638:	4418      	add	r0, r3
 800863a:	2300      	movs	r3, #0
 800863c:	4288      	cmp	r0, r1
 800863e:	d305      	bcc.n	800864c <__copybits+0x40>
 8008640:	bd70      	pop	{r4, r5, r6, pc}
 8008642:	f853 6b04 	ldr.w	r6, [r3], #4
 8008646:	f845 6f04 	str.w	r6, [r5, #4]!
 800864a:	e7eb      	b.n	8008624 <__copybits+0x18>
 800864c:	f840 3b04 	str.w	r3, [r0], #4
 8008650:	e7f4      	b.n	800863c <__copybits+0x30>

08008652 <__any_on>:
 8008652:	f100 0214 	add.w	r2, r0, #20
 8008656:	6900      	ldr	r0, [r0, #16]
 8008658:	114b      	asrs	r3, r1, #5
 800865a:	4298      	cmp	r0, r3
 800865c:	b510      	push	{r4, lr}
 800865e:	db11      	blt.n	8008684 <__any_on+0x32>
 8008660:	dd0a      	ble.n	8008678 <__any_on+0x26>
 8008662:	f011 011f 	ands.w	r1, r1, #31
 8008666:	d007      	beq.n	8008678 <__any_on+0x26>
 8008668:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800866c:	fa24 f001 	lsr.w	r0, r4, r1
 8008670:	fa00 f101 	lsl.w	r1, r0, r1
 8008674:	428c      	cmp	r4, r1
 8008676:	d10b      	bne.n	8008690 <__any_on+0x3e>
 8008678:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800867c:	4293      	cmp	r3, r2
 800867e:	d803      	bhi.n	8008688 <__any_on+0x36>
 8008680:	2000      	movs	r0, #0
 8008682:	bd10      	pop	{r4, pc}
 8008684:	4603      	mov	r3, r0
 8008686:	e7f7      	b.n	8008678 <__any_on+0x26>
 8008688:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800868c:	2900      	cmp	r1, #0
 800868e:	d0f5      	beq.n	800867c <__any_on+0x2a>
 8008690:	2001      	movs	r0, #1
 8008692:	e7f6      	b.n	8008682 <__any_on+0x30>

08008694 <sulp>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	4604      	mov	r4, r0
 8008698:	460d      	mov	r5, r1
 800869a:	ec45 4b10 	vmov	d0, r4, r5
 800869e:	4616      	mov	r6, r2
 80086a0:	f7ff feba 	bl	8008418 <__ulp>
 80086a4:	ec51 0b10 	vmov	r0, r1, d0
 80086a8:	b17e      	cbz	r6, 80086ca <sulp+0x36>
 80086aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80086ae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	dd09      	ble.n	80086ca <sulp+0x36>
 80086b6:	051b      	lsls	r3, r3, #20
 80086b8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80086bc:	2400      	movs	r4, #0
 80086be:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80086c2:	4622      	mov	r2, r4
 80086c4:	462b      	mov	r3, r5
 80086c6:	f7f7 ff9f 	bl	8000608 <__aeabi_dmul>
 80086ca:	ec41 0b10 	vmov	d0, r0, r1
 80086ce:	bd70      	pop	{r4, r5, r6, pc}

080086d0 <_strtod_l>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	b09f      	sub	sp, #124	@ 0x7c
 80086d6:	460c      	mov	r4, r1
 80086d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80086da:	2200      	movs	r2, #0
 80086dc:	921a      	str	r2, [sp, #104]	@ 0x68
 80086de:	9005      	str	r0, [sp, #20]
 80086e0:	f04f 0a00 	mov.w	sl, #0
 80086e4:	f04f 0b00 	mov.w	fp, #0
 80086e8:	460a      	mov	r2, r1
 80086ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80086ec:	7811      	ldrb	r1, [r2, #0]
 80086ee:	292b      	cmp	r1, #43	@ 0x2b
 80086f0:	d04a      	beq.n	8008788 <_strtod_l+0xb8>
 80086f2:	d838      	bhi.n	8008766 <_strtod_l+0x96>
 80086f4:	290d      	cmp	r1, #13
 80086f6:	d832      	bhi.n	800875e <_strtod_l+0x8e>
 80086f8:	2908      	cmp	r1, #8
 80086fa:	d832      	bhi.n	8008762 <_strtod_l+0x92>
 80086fc:	2900      	cmp	r1, #0
 80086fe:	d03b      	beq.n	8008778 <_strtod_l+0xa8>
 8008700:	2200      	movs	r2, #0
 8008702:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008704:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008706:	782a      	ldrb	r2, [r5, #0]
 8008708:	2a30      	cmp	r2, #48	@ 0x30
 800870a:	f040 80b3 	bne.w	8008874 <_strtod_l+0x1a4>
 800870e:	786a      	ldrb	r2, [r5, #1]
 8008710:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008714:	2a58      	cmp	r2, #88	@ 0x58
 8008716:	d16e      	bne.n	80087f6 <_strtod_l+0x126>
 8008718:	9302      	str	r3, [sp, #8]
 800871a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	4a8e      	ldr	r2, [pc, #568]	@ (800895c <_strtod_l+0x28c>)
 8008724:	9805      	ldr	r0, [sp, #20]
 8008726:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008728:	a919      	add	r1, sp, #100	@ 0x64
 800872a:	f001 f927 	bl	800997c <__gethex>
 800872e:	f010 060f 	ands.w	r6, r0, #15
 8008732:	4604      	mov	r4, r0
 8008734:	d005      	beq.n	8008742 <_strtod_l+0x72>
 8008736:	2e06      	cmp	r6, #6
 8008738:	d128      	bne.n	800878c <_strtod_l+0xbc>
 800873a:	3501      	adds	r5, #1
 800873c:	2300      	movs	r3, #0
 800873e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008740:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008742:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008744:	2b00      	cmp	r3, #0
 8008746:	f040 858e 	bne.w	8009266 <_strtod_l+0xb96>
 800874a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800874c:	b1cb      	cbz	r3, 8008782 <_strtod_l+0xb2>
 800874e:	4652      	mov	r2, sl
 8008750:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008754:	ec43 2b10 	vmov	d0, r2, r3
 8008758:	b01f      	add	sp, #124	@ 0x7c
 800875a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800875e:	2920      	cmp	r1, #32
 8008760:	d1ce      	bne.n	8008700 <_strtod_l+0x30>
 8008762:	3201      	adds	r2, #1
 8008764:	e7c1      	b.n	80086ea <_strtod_l+0x1a>
 8008766:	292d      	cmp	r1, #45	@ 0x2d
 8008768:	d1ca      	bne.n	8008700 <_strtod_l+0x30>
 800876a:	2101      	movs	r1, #1
 800876c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800876e:	1c51      	adds	r1, r2, #1
 8008770:	9119      	str	r1, [sp, #100]	@ 0x64
 8008772:	7852      	ldrb	r2, [r2, #1]
 8008774:	2a00      	cmp	r2, #0
 8008776:	d1c5      	bne.n	8008704 <_strtod_l+0x34>
 8008778:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800877a:	9419      	str	r4, [sp, #100]	@ 0x64
 800877c:	2b00      	cmp	r3, #0
 800877e:	f040 8570 	bne.w	8009262 <_strtod_l+0xb92>
 8008782:	4652      	mov	r2, sl
 8008784:	465b      	mov	r3, fp
 8008786:	e7e5      	b.n	8008754 <_strtod_l+0x84>
 8008788:	2100      	movs	r1, #0
 800878a:	e7ef      	b.n	800876c <_strtod_l+0x9c>
 800878c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800878e:	b13a      	cbz	r2, 80087a0 <_strtod_l+0xd0>
 8008790:	2135      	movs	r1, #53	@ 0x35
 8008792:	a81c      	add	r0, sp, #112	@ 0x70
 8008794:	f7ff ff3a 	bl	800860c <__copybits>
 8008798:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800879a:	9805      	ldr	r0, [sp, #20]
 800879c:	f7ff fb08 	bl	8007db0 <_Bfree>
 80087a0:	3e01      	subs	r6, #1
 80087a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80087a4:	2e04      	cmp	r6, #4
 80087a6:	d806      	bhi.n	80087b6 <_strtod_l+0xe6>
 80087a8:	e8df f006 	tbb	[pc, r6]
 80087ac:	201d0314 	.word	0x201d0314
 80087b0:	14          	.byte	0x14
 80087b1:	00          	.byte	0x00
 80087b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80087b6:	05e1      	lsls	r1, r4, #23
 80087b8:	bf48      	it	mi
 80087ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80087be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087c2:	0d1b      	lsrs	r3, r3, #20
 80087c4:	051b      	lsls	r3, r3, #20
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1bb      	bne.n	8008742 <_strtod_l+0x72>
 80087ca:	f7fe fb31 	bl	8006e30 <__errno>
 80087ce:	2322      	movs	r3, #34	@ 0x22
 80087d0:	6003      	str	r3, [r0, #0]
 80087d2:	e7b6      	b.n	8008742 <_strtod_l+0x72>
 80087d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80087d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80087dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80087e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087e4:	e7e7      	b.n	80087b6 <_strtod_l+0xe6>
 80087e6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008964 <_strtod_l+0x294>
 80087ea:	e7e4      	b.n	80087b6 <_strtod_l+0xe6>
 80087ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80087f0:	f04f 3aff 	mov.w	sl, #4294967295
 80087f4:	e7df      	b.n	80087b6 <_strtod_l+0xe6>
 80087f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087f8:	1c5a      	adds	r2, r3, #1
 80087fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80087fc:	785b      	ldrb	r3, [r3, #1]
 80087fe:	2b30      	cmp	r3, #48	@ 0x30
 8008800:	d0f9      	beq.n	80087f6 <_strtod_l+0x126>
 8008802:	2b00      	cmp	r3, #0
 8008804:	d09d      	beq.n	8008742 <_strtod_l+0x72>
 8008806:	2301      	movs	r3, #1
 8008808:	9309      	str	r3, [sp, #36]	@ 0x24
 800880a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800880c:	930c      	str	r3, [sp, #48]	@ 0x30
 800880e:	2300      	movs	r3, #0
 8008810:	9308      	str	r3, [sp, #32]
 8008812:	930a      	str	r3, [sp, #40]	@ 0x28
 8008814:	461f      	mov	r7, r3
 8008816:	220a      	movs	r2, #10
 8008818:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800881a:	7805      	ldrb	r5, [r0, #0]
 800881c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008820:	b2d9      	uxtb	r1, r3
 8008822:	2909      	cmp	r1, #9
 8008824:	d928      	bls.n	8008878 <_strtod_l+0x1a8>
 8008826:	494e      	ldr	r1, [pc, #312]	@ (8008960 <_strtod_l+0x290>)
 8008828:	2201      	movs	r2, #1
 800882a:	f000 ffd5 	bl	80097d8 <strncmp>
 800882e:	2800      	cmp	r0, #0
 8008830:	d032      	beq.n	8008898 <_strtod_l+0x1c8>
 8008832:	2000      	movs	r0, #0
 8008834:	462a      	mov	r2, r5
 8008836:	4681      	mov	r9, r0
 8008838:	463d      	mov	r5, r7
 800883a:	4603      	mov	r3, r0
 800883c:	2a65      	cmp	r2, #101	@ 0x65
 800883e:	d001      	beq.n	8008844 <_strtod_l+0x174>
 8008840:	2a45      	cmp	r2, #69	@ 0x45
 8008842:	d114      	bne.n	800886e <_strtod_l+0x19e>
 8008844:	b91d      	cbnz	r5, 800884e <_strtod_l+0x17e>
 8008846:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008848:	4302      	orrs	r2, r0
 800884a:	d095      	beq.n	8008778 <_strtod_l+0xa8>
 800884c:	2500      	movs	r5, #0
 800884e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008850:	1c62      	adds	r2, r4, #1
 8008852:	9219      	str	r2, [sp, #100]	@ 0x64
 8008854:	7862      	ldrb	r2, [r4, #1]
 8008856:	2a2b      	cmp	r2, #43	@ 0x2b
 8008858:	d077      	beq.n	800894a <_strtod_l+0x27a>
 800885a:	2a2d      	cmp	r2, #45	@ 0x2d
 800885c:	d07b      	beq.n	8008956 <_strtod_l+0x286>
 800885e:	f04f 0c00 	mov.w	ip, #0
 8008862:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008866:	2909      	cmp	r1, #9
 8008868:	f240 8082 	bls.w	8008970 <_strtod_l+0x2a0>
 800886c:	9419      	str	r4, [sp, #100]	@ 0x64
 800886e:	f04f 0800 	mov.w	r8, #0
 8008872:	e0a2      	b.n	80089ba <_strtod_l+0x2ea>
 8008874:	2300      	movs	r3, #0
 8008876:	e7c7      	b.n	8008808 <_strtod_l+0x138>
 8008878:	2f08      	cmp	r7, #8
 800887a:	bfd5      	itete	le
 800887c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800887e:	9908      	ldrgt	r1, [sp, #32]
 8008880:	fb02 3301 	mlale	r3, r2, r1, r3
 8008884:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008888:	f100 0001 	add.w	r0, r0, #1
 800888c:	bfd4      	ite	le
 800888e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008890:	9308      	strgt	r3, [sp, #32]
 8008892:	3701      	adds	r7, #1
 8008894:	9019      	str	r0, [sp, #100]	@ 0x64
 8008896:	e7bf      	b.n	8008818 <_strtod_l+0x148>
 8008898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800889a:	1c5a      	adds	r2, r3, #1
 800889c:	9219      	str	r2, [sp, #100]	@ 0x64
 800889e:	785a      	ldrb	r2, [r3, #1]
 80088a0:	b37f      	cbz	r7, 8008902 <_strtod_l+0x232>
 80088a2:	4681      	mov	r9, r0
 80088a4:	463d      	mov	r5, r7
 80088a6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80088aa:	2b09      	cmp	r3, #9
 80088ac:	d912      	bls.n	80088d4 <_strtod_l+0x204>
 80088ae:	2301      	movs	r3, #1
 80088b0:	e7c4      	b.n	800883c <_strtod_l+0x16c>
 80088b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088b4:	1c5a      	adds	r2, r3, #1
 80088b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80088b8:	785a      	ldrb	r2, [r3, #1]
 80088ba:	3001      	adds	r0, #1
 80088bc:	2a30      	cmp	r2, #48	@ 0x30
 80088be:	d0f8      	beq.n	80088b2 <_strtod_l+0x1e2>
 80088c0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80088c4:	2b08      	cmp	r3, #8
 80088c6:	f200 84d3 	bhi.w	8009270 <_strtod_l+0xba0>
 80088ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80088ce:	4681      	mov	r9, r0
 80088d0:	2000      	movs	r0, #0
 80088d2:	4605      	mov	r5, r0
 80088d4:	3a30      	subs	r2, #48	@ 0x30
 80088d6:	f100 0301 	add.w	r3, r0, #1
 80088da:	d02a      	beq.n	8008932 <_strtod_l+0x262>
 80088dc:	4499      	add	r9, r3
 80088de:	eb00 0c05 	add.w	ip, r0, r5
 80088e2:	462b      	mov	r3, r5
 80088e4:	210a      	movs	r1, #10
 80088e6:	4563      	cmp	r3, ip
 80088e8:	d10d      	bne.n	8008906 <_strtod_l+0x236>
 80088ea:	1c69      	adds	r1, r5, #1
 80088ec:	4401      	add	r1, r0
 80088ee:	4428      	add	r0, r5
 80088f0:	2808      	cmp	r0, #8
 80088f2:	dc16      	bgt.n	8008922 <_strtod_l+0x252>
 80088f4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088f6:	230a      	movs	r3, #10
 80088f8:	fb03 2300 	mla	r3, r3, r0, r2
 80088fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80088fe:	2300      	movs	r3, #0
 8008900:	e018      	b.n	8008934 <_strtod_l+0x264>
 8008902:	4638      	mov	r0, r7
 8008904:	e7da      	b.n	80088bc <_strtod_l+0x1ec>
 8008906:	2b08      	cmp	r3, #8
 8008908:	f103 0301 	add.w	r3, r3, #1
 800890c:	dc03      	bgt.n	8008916 <_strtod_l+0x246>
 800890e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008910:	434e      	muls	r6, r1
 8008912:	960a      	str	r6, [sp, #40]	@ 0x28
 8008914:	e7e7      	b.n	80088e6 <_strtod_l+0x216>
 8008916:	2b10      	cmp	r3, #16
 8008918:	bfde      	ittt	le
 800891a:	9e08      	ldrle	r6, [sp, #32]
 800891c:	434e      	mulle	r6, r1
 800891e:	9608      	strle	r6, [sp, #32]
 8008920:	e7e1      	b.n	80088e6 <_strtod_l+0x216>
 8008922:	280f      	cmp	r0, #15
 8008924:	dceb      	bgt.n	80088fe <_strtod_l+0x22e>
 8008926:	9808      	ldr	r0, [sp, #32]
 8008928:	230a      	movs	r3, #10
 800892a:	fb03 2300 	mla	r3, r3, r0, r2
 800892e:	9308      	str	r3, [sp, #32]
 8008930:	e7e5      	b.n	80088fe <_strtod_l+0x22e>
 8008932:	4629      	mov	r1, r5
 8008934:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008936:	1c50      	adds	r0, r2, #1
 8008938:	9019      	str	r0, [sp, #100]	@ 0x64
 800893a:	7852      	ldrb	r2, [r2, #1]
 800893c:	4618      	mov	r0, r3
 800893e:	460d      	mov	r5, r1
 8008940:	e7b1      	b.n	80088a6 <_strtod_l+0x1d6>
 8008942:	f04f 0900 	mov.w	r9, #0
 8008946:	2301      	movs	r3, #1
 8008948:	e77d      	b.n	8008846 <_strtod_l+0x176>
 800894a:	f04f 0c00 	mov.w	ip, #0
 800894e:	1ca2      	adds	r2, r4, #2
 8008950:	9219      	str	r2, [sp, #100]	@ 0x64
 8008952:	78a2      	ldrb	r2, [r4, #2]
 8008954:	e785      	b.n	8008862 <_strtod_l+0x192>
 8008956:	f04f 0c01 	mov.w	ip, #1
 800895a:	e7f8      	b.n	800894e <_strtod_l+0x27e>
 800895c:	0800ae80 	.word	0x0800ae80
 8008960:	0800ae68 	.word	0x0800ae68
 8008964:	7ff00000 	.word	0x7ff00000
 8008968:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800896a:	1c51      	adds	r1, r2, #1
 800896c:	9119      	str	r1, [sp, #100]	@ 0x64
 800896e:	7852      	ldrb	r2, [r2, #1]
 8008970:	2a30      	cmp	r2, #48	@ 0x30
 8008972:	d0f9      	beq.n	8008968 <_strtod_l+0x298>
 8008974:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008978:	2908      	cmp	r1, #8
 800897a:	f63f af78 	bhi.w	800886e <_strtod_l+0x19e>
 800897e:	3a30      	subs	r2, #48	@ 0x30
 8008980:	920e      	str	r2, [sp, #56]	@ 0x38
 8008982:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008984:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008986:	f04f 080a 	mov.w	r8, #10
 800898a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800898c:	1c56      	adds	r6, r2, #1
 800898e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008990:	7852      	ldrb	r2, [r2, #1]
 8008992:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008996:	f1be 0f09 	cmp.w	lr, #9
 800899a:	d939      	bls.n	8008a10 <_strtod_l+0x340>
 800899c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800899e:	1a76      	subs	r6, r6, r1
 80089a0:	2e08      	cmp	r6, #8
 80089a2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80089a6:	dc03      	bgt.n	80089b0 <_strtod_l+0x2e0>
 80089a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80089aa:	4588      	cmp	r8, r1
 80089ac:	bfa8      	it	ge
 80089ae:	4688      	movge	r8, r1
 80089b0:	f1bc 0f00 	cmp.w	ip, #0
 80089b4:	d001      	beq.n	80089ba <_strtod_l+0x2ea>
 80089b6:	f1c8 0800 	rsb	r8, r8, #0
 80089ba:	2d00      	cmp	r5, #0
 80089bc:	d14e      	bne.n	8008a5c <_strtod_l+0x38c>
 80089be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089c0:	4308      	orrs	r0, r1
 80089c2:	f47f aebe 	bne.w	8008742 <_strtod_l+0x72>
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f47f aed6 	bne.w	8008778 <_strtod_l+0xa8>
 80089cc:	2a69      	cmp	r2, #105	@ 0x69
 80089ce:	d028      	beq.n	8008a22 <_strtod_l+0x352>
 80089d0:	dc25      	bgt.n	8008a1e <_strtod_l+0x34e>
 80089d2:	2a49      	cmp	r2, #73	@ 0x49
 80089d4:	d025      	beq.n	8008a22 <_strtod_l+0x352>
 80089d6:	2a4e      	cmp	r2, #78	@ 0x4e
 80089d8:	f47f aece 	bne.w	8008778 <_strtod_l+0xa8>
 80089dc:	499b      	ldr	r1, [pc, #620]	@ (8008c4c <_strtod_l+0x57c>)
 80089de:	a819      	add	r0, sp, #100	@ 0x64
 80089e0:	f001 f9ee 	bl	8009dc0 <__match>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	f43f aec7 	beq.w	8008778 <_strtod_l+0xa8>
 80089ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	2b28      	cmp	r3, #40	@ 0x28
 80089f0:	d12e      	bne.n	8008a50 <_strtod_l+0x380>
 80089f2:	4997      	ldr	r1, [pc, #604]	@ (8008c50 <_strtod_l+0x580>)
 80089f4:	aa1c      	add	r2, sp, #112	@ 0x70
 80089f6:	a819      	add	r0, sp, #100	@ 0x64
 80089f8:	f001 f9f6 	bl	8009de8 <__hexnan>
 80089fc:	2805      	cmp	r0, #5
 80089fe:	d127      	bne.n	8008a50 <_strtod_l+0x380>
 8008a00:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a02:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008a06:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008a0a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008a0e:	e698      	b.n	8008742 <_strtod_l+0x72>
 8008a10:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008a12:	fb08 2101 	mla	r1, r8, r1, r2
 8008a16:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008a1a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a1c:	e7b5      	b.n	800898a <_strtod_l+0x2ba>
 8008a1e:	2a6e      	cmp	r2, #110	@ 0x6e
 8008a20:	e7da      	b.n	80089d8 <_strtod_l+0x308>
 8008a22:	498c      	ldr	r1, [pc, #560]	@ (8008c54 <_strtod_l+0x584>)
 8008a24:	a819      	add	r0, sp, #100	@ 0x64
 8008a26:	f001 f9cb 	bl	8009dc0 <__match>
 8008a2a:	2800      	cmp	r0, #0
 8008a2c:	f43f aea4 	beq.w	8008778 <_strtod_l+0xa8>
 8008a30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a32:	4989      	ldr	r1, [pc, #548]	@ (8008c58 <_strtod_l+0x588>)
 8008a34:	3b01      	subs	r3, #1
 8008a36:	a819      	add	r0, sp, #100	@ 0x64
 8008a38:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a3a:	f001 f9c1 	bl	8009dc0 <__match>
 8008a3e:	b910      	cbnz	r0, 8008a46 <_strtod_l+0x376>
 8008a40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a42:	3301      	adds	r3, #1
 8008a44:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a46:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008c68 <_strtod_l+0x598>
 8008a4a:	f04f 0a00 	mov.w	sl, #0
 8008a4e:	e678      	b.n	8008742 <_strtod_l+0x72>
 8008a50:	4882      	ldr	r0, [pc, #520]	@ (8008c5c <_strtod_l+0x58c>)
 8008a52:	f000 fef1 	bl	8009838 <nan>
 8008a56:	ec5b ab10 	vmov	sl, fp, d0
 8008a5a:	e672      	b.n	8008742 <_strtod_l+0x72>
 8008a5c:	eba8 0309 	sub.w	r3, r8, r9
 8008a60:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a62:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a64:	2f00      	cmp	r7, #0
 8008a66:	bf08      	it	eq
 8008a68:	462f      	moveq	r7, r5
 8008a6a:	2d10      	cmp	r5, #16
 8008a6c:	462c      	mov	r4, r5
 8008a6e:	bfa8      	it	ge
 8008a70:	2410      	movge	r4, #16
 8008a72:	f7f7 fd4f 	bl	8000514 <__aeabi_ui2d>
 8008a76:	2d09      	cmp	r5, #9
 8008a78:	4682      	mov	sl, r0
 8008a7a:	468b      	mov	fp, r1
 8008a7c:	dc13      	bgt.n	8008aa6 <_strtod_l+0x3d6>
 8008a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f43f ae5e 	beq.w	8008742 <_strtod_l+0x72>
 8008a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a88:	dd78      	ble.n	8008b7c <_strtod_l+0x4ac>
 8008a8a:	2b16      	cmp	r3, #22
 8008a8c:	dc5f      	bgt.n	8008b4e <_strtod_l+0x47e>
 8008a8e:	4974      	ldr	r1, [pc, #464]	@ (8008c60 <_strtod_l+0x590>)
 8008a90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a98:	4652      	mov	r2, sl
 8008a9a:	465b      	mov	r3, fp
 8008a9c:	f7f7 fdb4 	bl	8000608 <__aeabi_dmul>
 8008aa0:	4682      	mov	sl, r0
 8008aa2:	468b      	mov	fp, r1
 8008aa4:	e64d      	b.n	8008742 <_strtod_l+0x72>
 8008aa6:	4b6e      	ldr	r3, [pc, #440]	@ (8008c60 <_strtod_l+0x590>)
 8008aa8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008aac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008ab0:	f7f7 fdaa 	bl	8000608 <__aeabi_dmul>
 8008ab4:	4682      	mov	sl, r0
 8008ab6:	9808      	ldr	r0, [sp, #32]
 8008ab8:	468b      	mov	fp, r1
 8008aba:	f7f7 fd2b 	bl	8000514 <__aeabi_ui2d>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	4650      	mov	r0, sl
 8008ac4:	4659      	mov	r1, fp
 8008ac6:	f7f7 fbe9 	bl	800029c <__adddf3>
 8008aca:	2d0f      	cmp	r5, #15
 8008acc:	4682      	mov	sl, r0
 8008ace:	468b      	mov	fp, r1
 8008ad0:	ddd5      	ble.n	8008a7e <_strtod_l+0x3ae>
 8008ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad4:	1b2c      	subs	r4, r5, r4
 8008ad6:	441c      	add	r4, r3
 8008ad8:	2c00      	cmp	r4, #0
 8008ada:	f340 8096 	ble.w	8008c0a <_strtod_l+0x53a>
 8008ade:	f014 030f 	ands.w	r3, r4, #15
 8008ae2:	d00a      	beq.n	8008afa <_strtod_l+0x42a>
 8008ae4:	495e      	ldr	r1, [pc, #376]	@ (8008c60 <_strtod_l+0x590>)
 8008ae6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008aea:	4652      	mov	r2, sl
 8008aec:	465b      	mov	r3, fp
 8008aee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008af2:	f7f7 fd89 	bl	8000608 <__aeabi_dmul>
 8008af6:	4682      	mov	sl, r0
 8008af8:	468b      	mov	fp, r1
 8008afa:	f034 040f 	bics.w	r4, r4, #15
 8008afe:	d073      	beq.n	8008be8 <_strtod_l+0x518>
 8008b00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008b04:	dd48      	ble.n	8008b98 <_strtod_l+0x4c8>
 8008b06:	2400      	movs	r4, #0
 8008b08:	46a0      	mov	r8, r4
 8008b0a:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b0c:	46a1      	mov	r9, r4
 8008b0e:	9a05      	ldr	r2, [sp, #20]
 8008b10:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008c68 <_strtod_l+0x598>
 8008b14:	2322      	movs	r3, #34	@ 0x22
 8008b16:	6013      	str	r3, [r2, #0]
 8008b18:	f04f 0a00 	mov.w	sl, #0
 8008b1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f43f ae0f 	beq.w	8008742 <_strtod_l+0x72>
 8008b24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b26:	9805      	ldr	r0, [sp, #20]
 8008b28:	f7ff f942 	bl	8007db0 <_Bfree>
 8008b2c:	9805      	ldr	r0, [sp, #20]
 8008b2e:	4649      	mov	r1, r9
 8008b30:	f7ff f93e 	bl	8007db0 <_Bfree>
 8008b34:	9805      	ldr	r0, [sp, #20]
 8008b36:	4641      	mov	r1, r8
 8008b38:	f7ff f93a 	bl	8007db0 <_Bfree>
 8008b3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b3e:	9805      	ldr	r0, [sp, #20]
 8008b40:	f7ff f936 	bl	8007db0 <_Bfree>
 8008b44:	9805      	ldr	r0, [sp, #20]
 8008b46:	4621      	mov	r1, r4
 8008b48:	f7ff f932 	bl	8007db0 <_Bfree>
 8008b4c:	e5f9      	b.n	8008742 <_strtod_l+0x72>
 8008b4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008b54:	4293      	cmp	r3, r2
 8008b56:	dbbc      	blt.n	8008ad2 <_strtod_l+0x402>
 8008b58:	4c41      	ldr	r4, [pc, #260]	@ (8008c60 <_strtod_l+0x590>)
 8008b5a:	f1c5 050f 	rsb	r5, r5, #15
 8008b5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b62:	4652      	mov	r2, sl
 8008b64:	465b      	mov	r3, fp
 8008b66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b6a:	f7f7 fd4d 	bl	8000608 <__aeabi_dmul>
 8008b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b70:	1b5d      	subs	r5, r3, r5
 8008b72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b7a:	e78f      	b.n	8008a9c <_strtod_l+0x3cc>
 8008b7c:	3316      	adds	r3, #22
 8008b7e:	dba8      	blt.n	8008ad2 <_strtod_l+0x402>
 8008b80:	4b37      	ldr	r3, [pc, #220]	@ (8008c60 <_strtod_l+0x590>)
 8008b82:	eba9 0808 	sub.w	r8, r9, r8
 8008b86:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008b8a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008b8e:	4650      	mov	r0, sl
 8008b90:	4659      	mov	r1, fp
 8008b92:	f7f7 fe63 	bl	800085c <__aeabi_ddiv>
 8008b96:	e783      	b.n	8008aa0 <_strtod_l+0x3d0>
 8008b98:	4b32      	ldr	r3, [pc, #200]	@ (8008c64 <_strtod_l+0x594>)
 8008b9a:	9308      	str	r3, [sp, #32]
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	1124      	asrs	r4, r4, #4
 8008ba0:	4650      	mov	r0, sl
 8008ba2:	4659      	mov	r1, fp
 8008ba4:	461e      	mov	r6, r3
 8008ba6:	2c01      	cmp	r4, #1
 8008ba8:	dc21      	bgt.n	8008bee <_strtod_l+0x51e>
 8008baa:	b10b      	cbz	r3, 8008bb0 <_strtod_l+0x4e0>
 8008bac:	4682      	mov	sl, r0
 8008bae:	468b      	mov	fp, r1
 8008bb0:	492c      	ldr	r1, [pc, #176]	@ (8008c64 <_strtod_l+0x594>)
 8008bb2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008bb6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008bba:	4652      	mov	r2, sl
 8008bbc:	465b      	mov	r3, fp
 8008bbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bc2:	f7f7 fd21 	bl	8000608 <__aeabi_dmul>
 8008bc6:	4b28      	ldr	r3, [pc, #160]	@ (8008c68 <_strtod_l+0x598>)
 8008bc8:	460a      	mov	r2, r1
 8008bca:	400b      	ands	r3, r1
 8008bcc:	4927      	ldr	r1, [pc, #156]	@ (8008c6c <_strtod_l+0x59c>)
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	4682      	mov	sl, r0
 8008bd2:	d898      	bhi.n	8008b06 <_strtod_l+0x436>
 8008bd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008bd8:	428b      	cmp	r3, r1
 8008bda:	bf86      	itte	hi
 8008bdc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008c70 <_strtod_l+0x5a0>
 8008be0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008be4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008be8:	2300      	movs	r3, #0
 8008bea:	9308      	str	r3, [sp, #32]
 8008bec:	e07a      	b.n	8008ce4 <_strtod_l+0x614>
 8008bee:	07e2      	lsls	r2, r4, #31
 8008bf0:	d505      	bpl.n	8008bfe <_strtod_l+0x52e>
 8008bf2:	9b08      	ldr	r3, [sp, #32]
 8008bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf8:	f7f7 fd06 	bl	8000608 <__aeabi_dmul>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	9a08      	ldr	r2, [sp, #32]
 8008c00:	3208      	adds	r2, #8
 8008c02:	3601      	adds	r6, #1
 8008c04:	1064      	asrs	r4, r4, #1
 8008c06:	9208      	str	r2, [sp, #32]
 8008c08:	e7cd      	b.n	8008ba6 <_strtod_l+0x4d6>
 8008c0a:	d0ed      	beq.n	8008be8 <_strtod_l+0x518>
 8008c0c:	4264      	negs	r4, r4
 8008c0e:	f014 020f 	ands.w	r2, r4, #15
 8008c12:	d00a      	beq.n	8008c2a <_strtod_l+0x55a>
 8008c14:	4b12      	ldr	r3, [pc, #72]	@ (8008c60 <_strtod_l+0x590>)
 8008c16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c1a:	4650      	mov	r0, sl
 8008c1c:	4659      	mov	r1, fp
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	f7f7 fe1b 	bl	800085c <__aeabi_ddiv>
 8008c26:	4682      	mov	sl, r0
 8008c28:	468b      	mov	fp, r1
 8008c2a:	1124      	asrs	r4, r4, #4
 8008c2c:	d0dc      	beq.n	8008be8 <_strtod_l+0x518>
 8008c2e:	2c1f      	cmp	r4, #31
 8008c30:	dd20      	ble.n	8008c74 <_strtod_l+0x5a4>
 8008c32:	2400      	movs	r4, #0
 8008c34:	46a0      	mov	r8, r4
 8008c36:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c38:	46a1      	mov	r9, r4
 8008c3a:	9a05      	ldr	r2, [sp, #20]
 8008c3c:	2322      	movs	r3, #34	@ 0x22
 8008c3e:	f04f 0a00 	mov.w	sl, #0
 8008c42:	f04f 0b00 	mov.w	fp, #0
 8008c46:	6013      	str	r3, [r2, #0]
 8008c48:	e768      	b.n	8008b1c <_strtod_l+0x44c>
 8008c4a:	bf00      	nop
 8008c4c:	0800ac55 	.word	0x0800ac55
 8008c50:	0800ae6c 	.word	0x0800ae6c
 8008c54:	0800ac4d 	.word	0x0800ac4d
 8008c58:	0800ac84 	.word	0x0800ac84
 8008c5c:	0800b015 	.word	0x0800b015
 8008c60:	0800ada0 	.word	0x0800ada0
 8008c64:	0800ad78 	.word	0x0800ad78
 8008c68:	7ff00000 	.word	0x7ff00000
 8008c6c:	7ca00000 	.word	0x7ca00000
 8008c70:	7fefffff 	.word	0x7fefffff
 8008c74:	f014 0310 	ands.w	r3, r4, #16
 8008c78:	bf18      	it	ne
 8008c7a:	236a      	movne	r3, #106	@ 0x6a
 8008c7c:	4ea9      	ldr	r6, [pc, #676]	@ (8008f24 <_strtod_l+0x854>)
 8008c7e:	9308      	str	r3, [sp, #32]
 8008c80:	4650      	mov	r0, sl
 8008c82:	4659      	mov	r1, fp
 8008c84:	2300      	movs	r3, #0
 8008c86:	07e2      	lsls	r2, r4, #31
 8008c88:	d504      	bpl.n	8008c94 <_strtod_l+0x5c4>
 8008c8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c8e:	f7f7 fcbb 	bl	8000608 <__aeabi_dmul>
 8008c92:	2301      	movs	r3, #1
 8008c94:	1064      	asrs	r4, r4, #1
 8008c96:	f106 0608 	add.w	r6, r6, #8
 8008c9a:	d1f4      	bne.n	8008c86 <_strtod_l+0x5b6>
 8008c9c:	b10b      	cbz	r3, 8008ca2 <_strtod_l+0x5d2>
 8008c9e:	4682      	mov	sl, r0
 8008ca0:	468b      	mov	fp, r1
 8008ca2:	9b08      	ldr	r3, [sp, #32]
 8008ca4:	b1b3      	cbz	r3, 8008cd4 <_strtod_l+0x604>
 8008ca6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008caa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	4659      	mov	r1, fp
 8008cb2:	dd0f      	ble.n	8008cd4 <_strtod_l+0x604>
 8008cb4:	2b1f      	cmp	r3, #31
 8008cb6:	dd55      	ble.n	8008d64 <_strtod_l+0x694>
 8008cb8:	2b34      	cmp	r3, #52	@ 0x34
 8008cba:	bfde      	ittt	le
 8008cbc:	f04f 33ff 	movle.w	r3, #4294967295
 8008cc0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008cc4:	4093      	lslle	r3, r2
 8008cc6:	f04f 0a00 	mov.w	sl, #0
 8008cca:	bfcc      	ite	gt
 8008ccc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008cd0:	ea03 0b01 	andle.w	fp, r3, r1
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	4650      	mov	r0, sl
 8008cda:	4659      	mov	r1, fp
 8008cdc:	f7f7 fefc 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	d1a6      	bne.n	8008c32 <_strtod_l+0x562>
 8008ce4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008cea:	9805      	ldr	r0, [sp, #20]
 8008cec:	462b      	mov	r3, r5
 8008cee:	463a      	mov	r2, r7
 8008cf0:	f7ff f8c6 	bl	8007e80 <__s2b>
 8008cf4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	f43f af05 	beq.w	8008b06 <_strtod_l+0x436>
 8008cfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cfe:	2a00      	cmp	r2, #0
 8008d00:	eba9 0308 	sub.w	r3, r9, r8
 8008d04:	bfa8      	it	ge
 8008d06:	2300      	movge	r3, #0
 8008d08:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d0a:	2400      	movs	r4, #0
 8008d0c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008d10:	9316      	str	r3, [sp, #88]	@ 0x58
 8008d12:	46a0      	mov	r8, r4
 8008d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d16:	9805      	ldr	r0, [sp, #20]
 8008d18:	6859      	ldr	r1, [r3, #4]
 8008d1a:	f7ff f809 	bl	8007d30 <_Balloc>
 8008d1e:	4681      	mov	r9, r0
 8008d20:	2800      	cmp	r0, #0
 8008d22:	f43f aef4 	beq.w	8008b0e <_strtod_l+0x43e>
 8008d26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d28:	691a      	ldr	r2, [r3, #16]
 8008d2a:	3202      	adds	r2, #2
 8008d2c:	f103 010c 	add.w	r1, r3, #12
 8008d30:	0092      	lsls	r2, r2, #2
 8008d32:	300c      	adds	r0, #12
 8008d34:	f000 fd72 	bl	800981c <memcpy>
 8008d38:	ec4b ab10 	vmov	d0, sl, fp
 8008d3c:	9805      	ldr	r0, [sp, #20]
 8008d3e:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d40:	a91b      	add	r1, sp, #108	@ 0x6c
 8008d42:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008d46:	f7ff fbd7 	bl	80084f8 <__d2b>
 8008d4a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	f43f aede 	beq.w	8008b0e <_strtod_l+0x43e>
 8008d52:	9805      	ldr	r0, [sp, #20]
 8008d54:	2101      	movs	r1, #1
 8008d56:	f7ff f929 	bl	8007fac <__i2b>
 8008d5a:	4680      	mov	r8, r0
 8008d5c:	b948      	cbnz	r0, 8008d72 <_strtod_l+0x6a2>
 8008d5e:	f04f 0800 	mov.w	r8, #0
 8008d62:	e6d4      	b.n	8008b0e <_strtod_l+0x43e>
 8008d64:	f04f 32ff 	mov.w	r2, #4294967295
 8008d68:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6c:	ea03 0a0a 	and.w	sl, r3, sl
 8008d70:	e7b0      	b.n	8008cd4 <_strtod_l+0x604>
 8008d72:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008d74:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008d76:	2d00      	cmp	r5, #0
 8008d78:	bfab      	itete	ge
 8008d7a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008d7c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008d7e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008d80:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008d82:	bfac      	ite	ge
 8008d84:	18ef      	addge	r7, r5, r3
 8008d86:	1b5e      	sublt	r6, r3, r5
 8008d88:	9b08      	ldr	r3, [sp, #32]
 8008d8a:	1aed      	subs	r5, r5, r3
 8008d8c:	4415      	add	r5, r2
 8008d8e:	4b66      	ldr	r3, [pc, #408]	@ (8008f28 <_strtod_l+0x858>)
 8008d90:	3d01      	subs	r5, #1
 8008d92:	429d      	cmp	r5, r3
 8008d94:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008d98:	da50      	bge.n	8008e3c <_strtod_l+0x76c>
 8008d9a:	1b5b      	subs	r3, r3, r5
 8008d9c:	2b1f      	cmp	r3, #31
 8008d9e:	eba2 0203 	sub.w	r2, r2, r3
 8008da2:	f04f 0101 	mov.w	r1, #1
 8008da6:	dc3d      	bgt.n	8008e24 <_strtod_l+0x754>
 8008da8:	fa01 f303 	lsl.w	r3, r1, r3
 8008dac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008dae:	2300      	movs	r3, #0
 8008db0:	9310      	str	r3, [sp, #64]	@ 0x40
 8008db2:	18bd      	adds	r5, r7, r2
 8008db4:	9b08      	ldr	r3, [sp, #32]
 8008db6:	42af      	cmp	r7, r5
 8008db8:	4416      	add	r6, r2
 8008dba:	441e      	add	r6, r3
 8008dbc:	463b      	mov	r3, r7
 8008dbe:	bfa8      	it	ge
 8008dc0:	462b      	movge	r3, r5
 8008dc2:	42b3      	cmp	r3, r6
 8008dc4:	bfa8      	it	ge
 8008dc6:	4633      	movge	r3, r6
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	bfc2      	ittt	gt
 8008dcc:	1aed      	subgt	r5, r5, r3
 8008dce:	1af6      	subgt	r6, r6, r3
 8008dd0:	1aff      	subgt	r7, r7, r3
 8008dd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	dd16      	ble.n	8008e06 <_strtod_l+0x736>
 8008dd8:	4641      	mov	r1, r8
 8008dda:	9805      	ldr	r0, [sp, #20]
 8008ddc:	461a      	mov	r2, r3
 8008dde:	f7ff f9a5 	bl	800812c <__pow5mult>
 8008de2:	4680      	mov	r8, r0
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d0ba      	beq.n	8008d5e <_strtod_l+0x68e>
 8008de8:	4601      	mov	r1, r0
 8008dea:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008dec:	9805      	ldr	r0, [sp, #20]
 8008dee:	f7ff f8f3 	bl	8007fd8 <__multiply>
 8008df2:	900e      	str	r0, [sp, #56]	@ 0x38
 8008df4:	2800      	cmp	r0, #0
 8008df6:	f43f ae8a 	beq.w	8008b0e <_strtod_l+0x43e>
 8008dfa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008dfc:	9805      	ldr	r0, [sp, #20]
 8008dfe:	f7fe ffd7 	bl	8007db0 <_Bfree>
 8008e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e04:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e06:	2d00      	cmp	r5, #0
 8008e08:	dc1d      	bgt.n	8008e46 <_strtod_l+0x776>
 8008e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	dd23      	ble.n	8008e58 <_strtod_l+0x788>
 8008e10:	4649      	mov	r1, r9
 8008e12:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e14:	9805      	ldr	r0, [sp, #20]
 8008e16:	f7ff f989 	bl	800812c <__pow5mult>
 8008e1a:	4681      	mov	r9, r0
 8008e1c:	b9e0      	cbnz	r0, 8008e58 <_strtod_l+0x788>
 8008e1e:	f04f 0900 	mov.w	r9, #0
 8008e22:	e674      	b.n	8008b0e <_strtod_l+0x43e>
 8008e24:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008e28:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008e2c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008e30:	35e2      	adds	r5, #226	@ 0xe2
 8008e32:	fa01 f305 	lsl.w	r3, r1, r5
 8008e36:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e38:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008e3a:	e7ba      	b.n	8008db2 <_strtod_l+0x6e2>
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e40:	2301      	movs	r3, #1
 8008e42:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e44:	e7b5      	b.n	8008db2 <_strtod_l+0x6e2>
 8008e46:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e48:	9805      	ldr	r0, [sp, #20]
 8008e4a:	462a      	mov	r2, r5
 8008e4c:	f7ff f9c8 	bl	80081e0 <__lshift>
 8008e50:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e52:	2800      	cmp	r0, #0
 8008e54:	d1d9      	bne.n	8008e0a <_strtod_l+0x73a>
 8008e56:	e65a      	b.n	8008b0e <_strtod_l+0x43e>
 8008e58:	2e00      	cmp	r6, #0
 8008e5a:	dd07      	ble.n	8008e6c <_strtod_l+0x79c>
 8008e5c:	4649      	mov	r1, r9
 8008e5e:	9805      	ldr	r0, [sp, #20]
 8008e60:	4632      	mov	r2, r6
 8008e62:	f7ff f9bd 	bl	80081e0 <__lshift>
 8008e66:	4681      	mov	r9, r0
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	d0d8      	beq.n	8008e1e <_strtod_l+0x74e>
 8008e6c:	2f00      	cmp	r7, #0
 8008e6e:	dd08      	ble.n	8008e82 <_strtod_l+0x7b2>
 8008e70:	4641      	mov	r1, r8
 8008e72:	9805      	ldr	r0, [sp, #20]
 8008e74:	463a      	mov	r2, r7
 8008e76:	f7ff f9b3 	bl	80081e0 <__lshift>
 8008e7a:	4680      	mov	r8, r0
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	f43f ae46 	beq.w	8008b0e <_strtod_l+0x43e>
 8008e82:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e84:	9805      	ldr	r0, [sp, #20]
 8008e86:	464a      	mov	r2, r9
 8008e88:	f7ff fa32 	bl	80082f0 <__mdiff>
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	f43f ae3d 	beq.w	8008b0e <_strtod_l+0x43e>
 8008e94:	68c3      	ldr	r3, [r0, #12]
 8008e96:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e98:	2300      	movs	r3, #0
 8008e9a:	60c3      	str	r3, [r0, #12]
 8008e9c:	4641      	mov	r1, r8
 8008e9e:	f7ff fa0b 	bl	80082b8 <__mcmp>
 8008ea2:	2800      	cmp	r0, #0
 8008ea4:	da46      	bge.n	8008f34 <_strtod_l+0x864>
 8008ea6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ea8:	ea53 030a 	orrs.w	r3, r3, sl
 8008eac:	d16c      	bne.n	8008f88 <_strtod_l+0x8b8>
 8008eae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d168      	bne.n	8008f88 <_strtod_l+0x8b8>
 8008eb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008eba:	0d1b      	lsrs	r3, r3, #20
 8008ebc:	051b      	lsls	r3, r3, #20
 8008ebe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008ec2:	d961      	bls.n	8008f88 <_strtod_l+0x8b8>
 8008ec4:	6963      	ldr	r3, [r4, #20]
 8008ec6:	b913      	cbnz	r3, 8008ece <_strtod_l+0x7fe>
 8008ec8:	6923      	ldr	r3, [r4, #16]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	dd5c      	ble.n	8008f88 <_strtod_l+0x8b8>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	9805      	ldr	r0, [sp, #20]
 8008ed4:	f7ff f984 	bl	80081e0 <__lshift>
 8008ed8:	4641      	mov	r1, r8
 8008eda:	4604      	mov	r4, r0
 8008edc:	f7ff f9ec 	bl	80082b8 <__mcmp>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	dd51      	ble.n	8008f88 <_strtod_l+0x8b8>
 8008ee4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ee8:	9a08      	ldr	r2, [sp, #32]
 8008eea:	0d1b      	lsrs	r3, r3, #20
 8008eec:	051b      	lsls	r3, r3, #20
 8008eee:	2a00      	cmp	r2, #0
 8008ef0:	d06b      	beq.n	8008fca <_strtod_l+0x8fa>
 8008ef2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008ef6:	d868      	bhi.n	8008fca <_strtod_l+0x8fa>
 8008ef8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008efc:	f67f ae9d 	bls.w	8008c3a <_strtod_l+0x56a>
 8008f00:	4b0a      	ldr	r3, [pc, #40]	@ (8008f2c <_strtod_l+0x85c>)
 8008f02:	4650      	mov	r0, sl
 8008f04:	4659      	mov	r1, fp
 8008f06:	2200      	movs	r2, #0
 8008f08:	f7f7 fb7e 	bl	8000608 <__aeabi_dmul>
 8008f0c:	4b08      	ldr	r3, [pc, #32]	@ (8008f30 <_strtod_l+0x860>)
 8008f0e:	400b      	ands	r3, r1
 8008f10:	4682      	mov	sl, r0
 8008f12:	468b      	mov	fp, r1
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f47f ae05 	bne.w	8008b24 <_strtod_l+0x454>
 8008f1a:	9a05      	ldr	r2, [sp, #20]
 8008f1c:	2322      	movs	r3, #34	@ 0x22
 8008f1e:	6013      	str	r3, [r2, #0]
 8008f20:	e600      	b.n	8008b24 <_strtod_l+0x454>
 8008f22:	bf00      	nop
 8008f24:	0800ae98 	.word	0x0800ae98
 8008f28:	fffffc02 	.word	0xfffffc02
 8008f2c:	39500000 	.word	0x39500000
 8008f30:	7ff00000 	.word	0x7ff00000
 8008f34:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f38:	d165      	bne.n	8009006 <_strtod_l+0x936>
 8008f3a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008f3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f40:	b35a      	cbz	r2, 8008f9a <_strtod_l+0x8ca>
 8008f42:	4a9f      	ldr	r2, [pc, #636]	@ (80091c0 <_strtod_l+0xaf0>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d12b      	bne.n	8008fa0 <_strtod_l+0x8d0>
 8008f48:	9b08      	ldr	r3, [sp, #32]
 8008f4a:	4651      	mov	r1, sl
 8008f4c:	b303      	cbz	r3, 8008f90 <_strtod_l+0x8c0>
 8008f4e:	4b9d      	ldr	r3, [pc, #628]	@ (80091c4 <_strtod_l+0xaf4>)
 8008f50:	465a      	mov	r2, fp
 8008f52:	4013      	ands	r3, r2
 8008f54:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008f58:	f04f 32ff 	mov.w	r2, #4294967295
 8008f5c:	d81b      	bhi.n	8008f96 <_strtod_l+0x8c6>
 8008f5e:	0d1b      	lsrs	r3, r3, #20
 8008f60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f64:	fa02 f303 	lsl.w	r3, r2, r3
 8008f68:	4299      	cmp	r1, r3
 8008f6a:	d119      	bne.n	8008fa0 <_strtod_l+0x8d0>
 8008f6c:	4b96      	ldr	r3, [pc, #600]	@ (80091c8 <_strtod_l+0xaf8>)
 8008f6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d102      	bne.n	8008f7a <_strtod_l+0x8aa>
 8008f74:	3101      	adds	r1, #1
 8008f76:	f43f adca 	beq.w	8008b0e <_strtod_l+0x43e>
 8008f7a:	4b92      	ldr	r3, [pc, #584]	@ (80091c4 <_strtod_l+0xaf4>)
 8008f7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f7e:	401a      	ands	r2, r3
 8008f80:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008f84:	f04f 0a00 	mov.w	sl, #0
 8008f88:	9b08      	ldr	r3, [sp, #32]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d1b8      	bne.n	8008f00 <_strtod_l+0x830>
 8008f8e:	e5c9      	b.n	8008b24 <_strtod_l+0x454>
 8008f90:	f04f 33ff 	mov.w	r3, #4294967295
 8008f94:	e7e8      	b.n	8008f68 <_strtod_l+0x898>
 8008f96:	4613      	mov	r3, r2
 8008f98:	e7e6      	b.n	8008f68 <_strtod_l+0x898>
 8008f9a:	ea53 030a 	orrs.w	r3, r3, sl
 8008f9e:	d0a1      	beq.n	8008ee4 <_strtod_l+0x814>
 8008fa0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008fa2:	b1db      	cbz	r3, 8008fdc <_strtod_l+0x90c>
 8008fa4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fa6:	4213      	tst	r3, r2
 8008fa8:	d0ee      	beq.n	8008f88 <_strtod_l+0x8b8>
 8008faa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fac:	9a08      	ldr	r2, [sp, #32]
 8008fae:	4650      	mov	r0, sl
 8008fb0:	4659      	mov	r1, fp
 8008fb2:	b1bb      	cbz	r3, 8008fe4 <_strtod_l+0x914>
 8008fb4:	f7ff fb6e 	bl	8008694 <sulp>
 8008fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fbc:	ec53 2b10 	vmov	r2, r3, d0
 8008fc0:	f7f7 f96c 	bl	800029c <__adddf3>
 8008fc4:	4682      	mov	sl, r0
 8008fc6:	468b      	mov	fp, r1
 8008fc8:	e7de      	b.n	8008f88 <_strtod_l+0x8b8>
 8008fca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008fce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fd2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008fd6:	f04f 3aff 	mov.w	sl, #4294967295
 8008fda:	e7d5      	b.n	8008f88 <_strtod_l+0x8b8>
 8008fdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fde:	ea13 0f0a 	tst.w	r3, sl
 8008fe2:	e7e1      	b.n	8008fa8 <_strtod_l+0x8d8>
 8008fe4:	f7ff fb56 	bl	8008694 <sulp>
 8008fe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fec:	ec53 2b10 	vmov	r2, r3, d0
 8008ff0:	f7f7 f952 	bl	8000298 <__aeabi_dsub>
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	4682      	mov	sl, r0
 8008ffa:	468b      	mov	fp, r1
 8008ffc:	f7f7 fd6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8009000:	2800      	cmp	r0, #0
 8009002:	d0c1      	beq.n	8008f88 <_strtod_l+0x8b8>
 8009004:	e619      	b.n	8008c3a <_strtod_l+0x56a>
 8009006:	4641      	mov	r1, r8
 8009008:	4620      	mov	r0, r4
 800900a:	f7ff facd 	bl	80085a8 <__ratio>
 800900e:	ec57 6b10 	vmov	r6, r7, d0
 8009012:	2200      	movs	r2, #0
 8009014:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009018:	4630      	mov	r0, r6
 800901a:	4639      	mov	r1, r7
 800901c:	f7f7 fd70 	bl	8000b00 <__aeabi_dcmple>
 8009020:	2800      	cmp	r0, #0
 8009022:	d06f      	beq.n	8009104 <_strtod_l+0xa34>
 8009024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009026:	2b00      	cmp	r3, #0
 8009028:	d17a      	bne.n	8009120 <_strtod_l+0xa50>
 800902a:	f1ba 0f00 	cmp.w	sl, #0
 800902e:	d158      	bne.n	80090e2 <_strtod_l+0xa12>
 8009030:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009032:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009036:	2b00      	cmp	r3, #0
 8009038:	d15a      	bne.n	80090f0 <_strtod_l+0xa20>
 800903a:	4b64      	ldr	r3, [pc, #400]	@ (80091cc <_strtod_l+0xafc>)
 800903c:	2200      	movs	r2, #0
 800903e:	4630      	mov	r0, r6
 8009040:	4639      	mov	r1, r7
 8009042:	f7f7 fd53 	bl	8000aec <__aeabi_dcmplt>
 8009046:	2800      	cmp	r0, #0
 8009048:	d159      	bne.n	80090fe <_strtod_l+0xa2e>
 800904a:	4630      	mov	r0, r6
 800904c:	4639      	mov	r1, r7
 800904e:	4b60      	ldr	r3, [pc, #384]	@ (80091d0 <_strtod_l+0xb00>)
 8009050:	2200      	movs	r2, #0
 8009052:	f7f7 fad9 	bl	8000608 <__aeabi_dmul>
 8009056:	4606      	mov	r6, r0
 8009058:	460f      	mov	r7, r1
 800905a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800905e:	9606      	str	r6, [sp, #24]
 8009060:	9307      	str	r3, [sp, #28]
 8009062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009066:	4d57      	ldr	r5, [pc, #348]	@ (80091c4 <_strtod_l+0xaf4>)
 8009068:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800906c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800906e:	401d      	ands	r5, r3
 8009070:	4b58      	ldr	r3, [pc, #352]	@ (80091d4 <_strtod_l+0xb04>)
 8009072:	429d      	cmp	r5, r3
 8009074:	f040 80b2 	bne.w	80091dc <_strtod_l+0xb0c>
 8009078:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800907a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800907e:	ec4b ab10 	vmov	d0, sl, fp
 8009082:	f7ff f9c9 	bl	8008418 <__ulp>
 8009086:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800908a:	ec51 0b10 	vmov	r0, r1, d0
 800908e:	f7f7 fabb 	bl	8000608 <__aeabi_dmul>
 8009092:	4652      	mov	r2, sl
 8009094:	465b      	mov	r3, fp
 8009096:	f7f7 f901 	bl	800029c <__adddf3>
 800909a:	460b      	mov	r3, r1
 800909c:	4949      	ldr	r1, [pc, #292]	@ (80091c4 <_strtod_l+0xaf4>)
 800909e:	4a4e      	ldr	r2, [pc, #312]	@ (80091d8 <_strtod_l+0xb08>)
 80090a0:	4019      	ands	r1, r3
 80090a2:	4291      	cmp	r1, r2
 80090a4:	4682      	mov	sl, r0
 80090a6:	d942      	bls.n	800912e <_strtod_l+0xa5e>
 80090a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090aa:	4b47      	ldr	r3, [pc, #284]	@ (80091c8 <_strtod_l+0xaf8>)
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d103      	bne.n	80090b8 <_strtod_l+0x9e8>
 80090b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090b2:	3301      	adds	r3, #1
 80090b4:	f43f ad2b 	beq.w	8008b0e <_strtod_l+0x43e>
 80090b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80091c8 <_strtod_l+0xaf8>
 80090bc:	f04f 3aff 	mov.w	sl, #4294967295
 80090c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090c2:	9805      	ldr	r0, [sp, #20]
 80090c4:	f7fe fe74 	bl	8007db0 <_Bfree>
 80090c8:	9805      	ldr	r0, [sp, #20]
 80090ca:	4649      	mov	r1, r9
 80090cc:	f7fe fe70 	bl	8007db0 <_Bfree>
 80090d0:	9805      	ldr	r0, [sp, #20]
 80090d2:	4641      	mov	r1, r8
 80090d4:	f7fe fe6c 	bl	8007db0 <_Bfree>
 80090d8:	9805      	ldr	r0, [sp, #20]
 80090da:	4621      	mov	r1, r4
 80090dc:	f7fe fe68 	bl	8007db0 <_Bfree>
 80090e0:	e618      	b.n	8008d14 <_strtod_l+0x644>
 80090e2:	f1ba 0f01 	cmp.w	sl, #1
 80090e6:	d103      	bne.n	80090f0 <_strtod_l+0xa20>
 80090e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f43f ada5 	beq.w	8008c3a <_strtod_l+0x56a>
 80090f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80091a0 <_strtod_l+0xad0>
 80090f4:	4f35      	ldr	r7, [pc, #212]	@ (80091cc <_strtod_l+0xafc>)
 80090f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80090fa:	2600      	movs	r6, #0
 80090fc:	e7b1      	b.n	8009062 <_strtod_l+0x992>
 80090fe:	4f34      	ldr	r7, [pc, #208]	@ (80091d0 <_strtod_l+0xb00>)
 8009100:	2600      	movs	r6, #0
 8009102:	e7aa      	b.n	800905a <_strtod_l+0x98a>
 8009104:	4b32      	ldr	r3, [pc, #200]	@ (80091d0 <_strtod_l+0xb00>)
 8009106:	4630      	mov	r0, r6
 8009108:	4639      	mov	r1, r7
 800910a:	2200      	movs	r2, #0
 800910c:	f7f7 fa7c 	bl	8000608 <__aeabi_dmul>
 8009110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009112:	4606      	mov	r6, r0
 8009114:	460f      	mov	r7, r1
 8009116:	2b00      	cmp	r3, #0
 8009118:	d09f      	beq.n	800905a <_strtod_l+0x98a>
 800911a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800911e:	e7a0      	b.n	8009062 <_strtod_l+0x992>
 8009120:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80091a8 <_strtod_l+0xad8>
 8009124:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009128:	ec57 6b17 	vmov	r6, r7, d7
 800912c:	e799      	b.n	8009062 <_strtod_l+0x992>
 800912e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009132:	9b08      	ldr	r3, [sp, #32]
 8009134:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009138:	2b00      	cmp	r3, #0
 800913a:	d1c1      	bne.n	80090c0 <_strtod_l+0x9f0>
 800913c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009140:	0d1b      	lsrs	r3, r3, #20
 8009142:	051b      	lsls	r3, r3, #20
 8009144:	429d      	cmp	r5, r3
 8009146:	d1bb      	bne.n	80090c0 <_strtod_l+0x9f0>
 8009148:	4630      	mov	r0, r6
 800914a:	4639      	mov	r1, r7
 800914c:	f7f7 fdbc 	bl	8000cc8 <__aeabi_d2lz>
 8009150:	f7f7 fa2c 	bl	80005ac <__aeabi_l2d>
 8009154:	4602      	mov	r2, r0
 8009156:	460b      	mov	r3, r1
 8009158:	4630      	mov	r0, r6
 800915a:	4639      	mov	r1, r7
 800915c:	f7f7 f89c 	bl	8000298 <__aeabi_dsub>
 8009160:	460b      	mov	r3, r1
 8009162:	4602      	mov	r2, r0
 8009164:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009168:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800916c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800916e:	ea46 060a 	orr.w	r6, r6, sl
 8009172:	431e      	orrs	r6, r3
 8009174:	d06f      	beq.n	8009256 <_strtod_l+0xb86>
 8009176:	a30e      	add	r3, pc, #56	@ (adr r3, 80091b0 <_strtod_l+0xae0>)
 8009178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917c:	f7f7 fcb6 	bl	8000aec <__aeabi_dcmplt>
 8009180:	2800      	cmp	r0, #0
 8009182:	f47f accf 	bne.w	8008b24 <_strtod_l+0x454>
 8009186:	a30c      	add	r3, pc, #48	@ (adr r3, 80091b8 <_strtod_l+0xae8>)
 8009188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009190:	f7f7 fcca 	bl	8000b28 <__aeabi_dcmpgt>
 8009194:	2800      	cmp	r0, #0
 8009196:	d093      	beq.n	80090c0 <_strtod_l+0x9f0>
 8009198:	e4c4      	b.n	8008b24 <_strtod_l+0x454>
 800919a:	bf00      	nop
 800919c:	f3af 8000 	nop.w
 80091a0:	00000000 	.word	0x00000000
 80091a4:	bff00000 	.word	0xbff00000
 80091a8:	00000000 	.word	0x00000000
 80091ac:	3ff00000 	.word	0x3ff00000
 80091b0:	94a03595 	.word	0x94a03595
 80091b4:	3fdfffff 	.word	0x3fdfffff
 80091b8:	35afe535 	.word	0x35afe535
 80091bc:	3fe00000 	.word	0x3fe00000
 80091c0:	000fffff 	.word	0x000fffff
 80091c4:	7ff00000 	.word	0x7ff00000
 80091c8:	7fefffff 	.word	0x7fefffff
 80091cc:	3ff00000 	.word	0x3ff00000
 80091d0:	3fe00000 	.word	0x3fe00000
 80091d4:	7fe00000 	.word	0x7fe00000
 80091d8:	7c9fffff 	.word	0x7c9fffff
 80091dc:	9b08      	ldr	r3, [sp, #32]
 80091de:	b323      	cbz	r3, 800922a <_strtod_l+0xb5a>
 80091e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80091e4:	d821      	bhi.n	800922a <_strtod_l+0xb5a>
 80091e6:	a328      	add	r3, pc, #160	@ (adr r3, 8009288 <_strtod_l+0xbb8>)
 80091e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ec:	4630      	mov	r0, r6
 80091ee:	4639      	mov	r1, r7
 80091f0:	f7f7 fc86 	bl	8000b00 <__aeabi_dcmple>
 80091f4:	b1a0      	cbz	r0, 8009220 <_strtod_l+0xb50>
 80091f6:	4639      	mov	r1, r7
 80091f8:	4630      	mov	r0, r6
 80091fa:	f7f7 fcdd 	bl	8000bb8 <__aeabi_d2uiz>
 80091fe:	2801      	cmp	r0, #1
 8009200:	bf38      	it	cc
 8009202:	2001      	movcc	r0, #1
 8009204:	f7f7 f986 	bl	8000514 <__aeabi_ui2d>
 8009208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800920a:	4606      	mov	r6, r0
 800920c:	460f      	mov	r7, r1
 800920e:	b9fb      	cbnz	r3, 8009250 <_strtod_l+0xb80>
 8009210:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009214:	9014      	str	r0, [sp, #80]	@ 0x50
 8009216:	9315      	str	r3, [sp, #84]	@ 0x54
 8009218:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800921c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009220:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009222:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009226:	1b5b      	subs	r3, r3, r5
 8009228:	9311      	str	r3, [sp, #68]	@ 0x44
 800922a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800922e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009232:	f7ff f8f1 	bl	8008418 <__ulp>
 8009236:	4650      	mov	r0, sl
 8009238:	ec53 2b10 	vmov	r2, r3, d0
 800923c:	4659      	mov	r1, fp
 800923e:	f7f7 f9e3 	bl	8000608 <__aeabi_dmul>
 8009242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009246:	f7f7 f829 	bl	800029c <__adddf3>
 800924a:	4682      	mov	sl, r0
 800924c:	468b      	mov	fp, r1
 800924e:	e770      	b.n	8009132 <_strtod_l+0xa62>
 8009250:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009254:	e7e0      	b.n	8009218 <_strtod_l+0xb48>
 8009256:	a30e      	add	r3, pc, #56	@ (adr r3, 8009290 <_strtod_l+0xbc0>)
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	f7f7 fc46 	bl	8000aec <__aeabi_dcmplt>
 8009260:	e798      	b.n	8009194 <_strtod_l+0xac4>
 8009262:	2300      	movs	r3, #0
 8009264:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009266:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009268:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	f7ff ba6d 	b.w	800874a <_strtod_l+0x7a>
 8009270:	2a65      	cmp	r2, #101	@ 0x65
 8009272:	f43f ab66 	beq.w	8008942 <_strtod_l+0x272>
 8009276:	2a45      	cmp	r2, #69	@ 0x45
 8009278:	f43f ab63 	beq.w	8008942 <_strtod_l+0x272>
 800927c:	2301      	movs	r3, #1
 800927e:	f7ff bb9e 	b.w	80089be <_strtod_l+0x2ee>
 8009282:	bf00      	nop
 8009284:	f3af 8000 	nop.w
 8009288:	ffc00000 	.word	0xffc00000
 800928c:	41dfffff 	.word	0x41dfffff
 8009290:	94a03595 	.word	0x94a03595
 8009294:	3fcfffff 	.word	0x3fcfffff

08009298 <_strtod_r>:
 8009298:	4b01      	ldr	r3, [pc, #4]	@ (80092a0 <_strtod_r+0x8>)
 800929a:	f7ff ba19 	b.w	80086d0 <_strtod_l>
 800929e:	bf00      	nop
 80092a0:	200000f8 	.word	0x200000f8

080092a4 <_strtol_l.constprop.0>:
 80092a4:	2b24      	cmp	r3, #36	@ 0x24
 80092a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092aa:	4686      	mov	lr, r0
 80092ac:	4690      	mov	r8, r2
 80092ae:	d801      	bhi.n	80092b4 <_strtol_l.constprop.0+0x10>
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d106      	bne.n	80092c2 <_strtol_l.constprop.0+0x1e>
 80092b4:	f7fd fdbc 	bl	8006e30 <__errno>
 80092b8:	2316      	movs	r3, #22
 80092ba:	6003      	str	r3, [r0, #0]
 80092bc:	2000      	movs	r0, #0
 80092be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c2:	4834      	ldr	r0, [pc, #208]	@ (8009394 <_strtol_l.constprop.0+0xf0>)
 80092c4:	460d      	mov	r5, r1
 80092c6:	462a      	mov	r2, r5
 80092c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092cc:	5d06      	ldrb	r6, [r0, r4]
 80092ce:	f016 0608 	ands.w	r6, r6, #8
 80092d2:	d1f8      	bne.n	80092c6 <_strtol_l.constprop.0+0x22>
 80092d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80092d6:	d12d      	bne.n	8009334 <_strtol_l.constprop.0+0x90>
 80092d8:	782c      	ldrb	r4, [r5, #0]
 80092da:	2601      	movs	r6, #1
 80092dc:	1c95      	adds	r5, r2, #2
 80092de:	f033 0210 	bics.w	r2, r3, #16
 80092e2:	d109      	bne.n	80092f8 <_strtol_l.constprop.0+0x54>
 80092e4:	2c30      	cmp	r4, #48	@ 0x30
 80092e6:	d12a      	bne.n	800933e <_strtol_l.constprop.0+0x9a>
 80092e8:	782a      	ldrb	r2, [r5, #0]
 80092ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80092ee:	2a58      	cmp	r2, #88	@ 0x58
 80092f0:	d125      	bne.n	800933e <_strtol_l.constprop.0+0x9a>
 80092f2:	786c      	ldrb	r4, [r5, #1]
 80092f4:	2310      	movs	r3, #16
 80092f6:	3502      	adds	r5, #2
 80092f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80092fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009300:	2200      	movs	r2, #0
 8009302:	fbbc f9f3 	udiv	r9, ip, r3
 8009306:	4610      	mov	r0, r2
 8009308:	fb03 ca19 	mls	sl, r3, r9, ip
 800930c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009310:	2f09      	cmp	r7, #9
 8009312:	d81b      	bhi.n	800934c <_strtol_l.constprop.0+0xa8>
 8009314:	463c      	mov	r4, r7
 8009316:	42a3      	cmp	r3, r4
 8009318:	dd27      	ble.n	800936a <_strtol_l.constprop.0+0xc6>
 800931a:	1c57      	adds	r7, r2, #1
 800931c:	d007      	beq.n	800932e <_strtol_l.constprop.0+0x8a>
 800931e:	4581      	cmp	r9, r0
 8009320:	d320      	bcc.n	8009364 <_strtol_l.constprop.0+0xc0>
 8009322:	d101      	bne.n	8009328 <_strtol_l.constprop.0+0x84>
 8009324:	45a2      	cmp	sl, r4
 8009326:	db1d      	blt.n	8009364 <_strtol_l.constprop.0+0xc0>
 8009328:	fb00 4003 	mla	r0, r0, r3, r4
 800932c:	2201      	movs	r2, #1
 800932e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009332:	e7eb      	b.n	800930c <_strtol_l.constprop.0+0x68>
 8009334:	2c2b      	cmp	r4, #43	@ 0x2b
 8009336:	bf04      	itt	eq
 8009338:	782c      	ldrbeq	r4, [r5, #0]
 800933a:	1c95      	addeq	r5, r2, #2
 800933c:	e7cf      	b.n	80092de <_strtol_l.constprop.0+0x3a>
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1da      	bne.n	80092f8 <_strtol_l.constprop.0+0x54>
 8009342:	2c30      	cmp	r4, #48	@ 0x30
 8009344:	bf0c      	ite	eq
 8009346:	2308      	moveq	r3, #8
 8009348:	230a      	movne	r3, #10
 800934a:	e7d5      	b.n	80092f8 <_strtol_l.constprop.0+0x54>
 800934c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009350:	2f19      	cmp	r7, #25
 8009352:	d801      	bhi.n	8009358 <_strtol_l.constprop.0+0xb4>
 8009354:	3c37      	subs	r4, #55	@ 0x37
 8009356:	e7de      	b.n	8009316 <_strtol_l.constprop.0+0x72>
 8009358:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800935c:	2f19      	cmp	r7, #25
 800935e:	d804      	bhi.n	800936a <_strtol_l.constprop.0+0xc6>
 8009360:	3c57      	subs	r4, #87	@ 0x57
 8009362:	e7d8      	b.n	8009316 <_strtol_l.constprop.0+0x72>
 8009364:	f04f 32ff 	mov.w	r2, #4294967295
 8009368:	e7e1      	b.n	800932e <_strtol_l.constprop.0+0x8a>
 800936a:	1c53      	adds	r3, r2, #1
 800936c:	d108      	bne.n	8009380 <_strtol_l.constprop.0+0xdc>
 800936e:	2322      	movs	r3, #34	@ 0x22
 8009370:	f8ce 3000 	str.w	r3, [lr]
 8009374:	4660      	mov	r0, ip
 8009376:	f1b8 0f00 	cmp.w	r8, #0
 800937a:	d0a0      	beq.n	80092be <_strtol_l.constprop.0+0x1a>
 800937c:	1e69      	subs	r1, r5, #1
 800937e:	e006      	b.n	800938e <_strtol_l.constprop.0+0xea>
 8009380:	b106      	cbz	r6, 8009384 <_strtol_l.constprop.0+0xe0>
 8009382:	4240      	negs	r0, r0
 8009384:	f1b8 0f00 	cmp.w	r8, #0
 8009388:	d099      	beq.n	80092be <_strtol_l.constprop.0+0x1a>
 800938a:	2a00      	cmp	r2, #0
 800938c:	d1f6      	bne.n	800937c <_strtol_l.constprop.0+0xd8>
 800938e:	f8c8 1000 	str.w	r1, [r8]
 8009392:	e794      	b.n	80092be <_strtol_l.constprop.0+0x1a>
 8009394:	0800aec1 	.word	0x0800aec1

08009398 <_strtol_r>:
 8009398:	f7ff bf84 	b.w	80092a4 <_strtol_l.constprop.0>

0800939c <__ssputs_r>:
 800939c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a0:	688e      	ldr	r6, [r1, #8]
 80093a2:	461f      	mov	r7, r3
 80093a4:	42be      	cmp	r6, r7
 80093a6:	680b      	ldr	r3, [r1, #0]
 80093a8:	4682      	mov	sl, r0
 80093aa:	460c      	mov	r4, r1
 80093ac:	4690      	mov	r8, r2
 80093ae:	d82d      	bhi.n	800940c <__ssputs_r+0x70>
 80093b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093b8:	d026      	beq.n	8009408 <__ssputs_r+0x6c>
 80093ba:	6965      	ldr	r5, [r4, #20]
 80093bc:	6909      	ldr	r1, [r1, #16]
 80093be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093c2:	eba3 0901 	sub.w	r9, r3, r1
 80093c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093ca:	1c7b      	adds	r3, r7, #1
 80093cc:	444b      	add	r3, r9
 80093ce:	106d      	asrs	r5, r5, #1
 80093d0:	429d      	cmp	r5, r3
 80093d2:	bf38      	it	cc
 80093d4:	461d      	movcc	r5, r3
 80093d6:	0553      	lsls	r3, r2, #21
 80093d8:	d527      	bpl.n	800942a <__ssputs_r+0x8e>
 80093da:	4629      	mov	r1, r5
 80093dc:	f7fe fc1c 	bl	8007c18 <_malloc_r>
 80093e0:	4606      	mov	r6, r0
 80093e2:	b360      	cbz	r0, 800943e <__ssputs_r+0xa2>
 80093e4:	6921      	ldr	r1, [r4, #16]
 80093e6:	464a      	mov	r2, r9
 80093e8:	f000 fa18 	bl	800981c <memcpy>
 80093ec:	89a3      	ldrh	r3, [r4, #12]
 80093ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80093f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093f6:	81a3      	strh	r3, [r4, #12]
 80093f8:	6126      	str	r6, [r4, #16]
 80093fa:	6165      	str	r5, [r4, #20]
 80093fc:	444e      	add	r6, r9
 80093fe:	eba5 0509 	sub.w	r5, r5, r9
 8009402:	6026      	str	r6, [r4, #0]
 8009404:	60a5      	str	r5, [r4, #8]
 8009406:	463e      	mov	r6, r7
 8009408:	42be      	cmp	r6, r7
 800940a:	d900      	bls.n	800940e <__ssputs_r+0x72>
 800940c:	463e      	mov	r6, r7
 800940e:	6820      	ldr	r0, [r4, #0]
 8009410:	4632      	mov	r2, r6
 8009412:	4641      	mov	r1, r8
 8009414:	f000 f9c6 	bl	80097a4 <memmove>
 8009418:	68a3      	ldr	r3, [r4, #8]
 800941a:	1b9b      	subs	r3, r3, r6
 800941c:	60a3      	str	r3, [r4, #8]
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	4433      	add	r3, r6
 8009422:	6023      	str	r3, [r4, #0]
 8009424:	2000      	movs	r0, #0
 8009426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800942a:	462a      	mov	r2, r5
 800942c:	f000 fd89 	bl	8009f42 <_realloc_r>
 8009430:	4606      	mov	r6, r0
 8009432:	2800      	cmp	r0, #0
 8009434:	d1e0      	bne.n	80093f8 <__ssputs_r+0x5c>
 8009436:	6921      	ldr	r1, [r4, #16]
 8009438:	4650      	mov	r0, sl
 800943a:	f7fe fb79 	bl	8007b30 <_free_r>
 800943e:	230c      	movs	r3, #12
 8009440:	f8ca 3000 	str.w	r3, [sl]
 8009444:	89a3      	ldrh	r3, [r4, #12]
 8009446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800944a:	81a3      	strh	r3, [r4, #12]
 800944c:	f04f 30ff 	mov.w	r0, #4294967295
 8009450:	e7e9      	b.n	8009426 <__ssputs_r+0x8a>
	...

08009454 <_svfiprintf_r>:
 8009454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009458:	4698      	mov	r8, r3
 800945a:	898b      	ldrh	r3, [r1, #12]
 800945c:	061b      	lsls	r3, r3, #24
 800945e:	b09d      	sub	sp, #116	@ 0x74
 8009460:	4607      	mov	r7, r0
 8009462:	460d      	mov	r5, r1
 8009464:	4614      	mov	r4, r2
 8009466:	d510      	bpl.n	800948a <_svfiprintf_r+0x36>
 8009468:	690b      	ldr	r3, [r1, #16]
 800946a:	b973      	cbnz	r3, 800948a <_svfiprintf_r+0x36>
 800946c:	2140      	movs	r1, #64	@ 0x40
 800946e:	f7fe fbd3 	bl	8007c18 <_malloc_r>
 8009472:	6028      	str	r0, [r5, #0]
 8009474:	6128      	str	r0, [r5, #16]
 8009476:	b930      	cbnz	r0, 8009486 <_svfiprintf_r+0x32>
 8009478:	230c      	movs	r3, #12
 800947a:	603b      	str	r3, [r7, #0]
 800947c:	f04f 30ff 	mov.w	r0, #4294967295
 8009480:	b01d      	add	sp, #116	@ 0x74
 8009482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009486:	2340      	movs	r3, #64	@ 0x40
 8009488:	616b      	str	r3, [r5, #20]
 800948a:	2300      	movs	r3, #0
 800948c:	9309      	str	r3, [sp, #36]	@ 0x24
 800948e:	2320      	movs	r3, #32
 8009490:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009494:	f8cd 800c 	str.w	r8, [sp, #12]
 8009498:	2330      	movs	r3, #48	@ 0x30
 800949a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009638 <_svfiprintf_r+0x1e4>
 800949e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094a2:	f04f 0901 	mov.w	r9, #1
 80094a6:	4623      	mov	r3, r4
 80094a8:	469a      	mov	sl, r3
 80094aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094ae:	b10a      	cbz	r2, 80094b4 <_svfiprintf_r+0x60>
 80094b0:	2a25      	cmp	r2, #37	@ 0x25
 80094b2:	d1f9      	bne.n	80094a8 <_svfiprintf_r+0x54>
 80094b4:	ebba 0b04 	subs.w	fp, sl, r4
 80094b8:	d00b      	beq.n	80094d2 <_svfiprintf_r+0x7e>
 80094ba:	465b      	mov	r3, fp
 80094bc:	4622      	mov	r2, r4
 80094be:	4629      	mov	r1, r5
 80094c0:	4638      	mov	r0, r7
 80094c2:	f7ff ff6b 	bl	800939c <__ssputs_r>
 80094c6:	3001      	adds	r0, #1
 80094c8:	f000 80a7 	beq.w	800961a <_svfiprintf_r+0x1c6>
 80094cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ce:	445a      	add	r2, fp
 80094d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80094d2:	f89a 3000 	ldrb.w	r3, [sl]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f000 809f 	beq.w	800961a <_svfiprintf_r+0x1c6>
 80094dc:	2300      	movs	r3, #0
 80094de:	f04f 32ff 	mov.w	r2, #4294967295
 80094e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094e6:	f10a 0a01 	add.w	sl, sl, #1
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	9307      	str	r3, [sp, #28]
 80094ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80094f4:	4654      	mov	r4, sl
 80094f6:	2205      	movs	r2, #5
 80094f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094fc:	484e      	ldr	r0, [pc, #312]	@ (8009638 <_svfiprintf_r+0x1e4>)
 80094fe:	f7f6 fe6f 	bl	80001e0 <memchr>
 8009502:	9a04      	ldr	r2, [sp, #16]
 8009504:	b9d8      	cbnz	r0, 800953e <_svfiprintf_r+0xea>
 8009506:	06d0      	lsls	r0, r2, #27
 8009508:	bf44      	itt	mi
 800950a:	2320      	movmi	r3, #32
 800950c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009510:	0711      	lsls	r1, r2, #28
 8009512:	bf44      	itt	mi
 8009514:	232b      	movmi	r3, #43	@ 0x2b
 8009516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800951a:	f89a 3000 	ldrb.w	r3, [sl]
 800951e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009520:	d015      	beq.n	800954e <_svfiprintf_r+0xfa>
 8009522:	9a07      	ldr	r2, [sp, #28]
 8009524:	4654      	mov	r4, sl
 8009526:	2000      	movs	r0, #0
 8009528:	f04f 0c0a 	mov.w	ip, #10
 800952c:	4621      	mov	r1, r4
 800952e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009532:	3b30      	subs	r3, #48	@ 0x30
 8009534:	2b09      	cmp	r3, #9
 8009536:	d94b      	bls.n	80095d0 <_svfiprintf_r+0x17c>
 8009538:	b1b0      	cbz	r0, 8009568 <_svfiprintf_r+0x114>
 800953a:	9207      	str	r2, [sp, #28]
 800953c:	e014      	b.n	8009568 <_svfiprintf_r+0x114>
 800953e:	eba0 0308 	sub.w	r3, r0, r8
 8009542:	fa09 f303 	lsl.w	r3, r9, r3
 8009546:	4313      	orrs	r3, r2
 8009548:	9304      	str	r3, [sp, #16]
 800954a:	46a2      	mov	sl, r4
 800954c:	e7d2      	b.n	80094f4 <_svfiprintf_r+0xa0>
 800954e:	9b03      	ldr	r3, [sp, #12]
 8009550:	1d19      	adds	r1, r3, #4
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	9103      	str	r1, [sp, #12]
 8009556:	2b00      	cmp	r3, #0
 8009558:	bfbb      	ittet	lt
 800955a:	425b      	neglt	r3, r3
 800955c:	f042 0202 	orrlt.w	r2, r2, #2
 8009560:	9307      	strge	r3, [sp, #28]
 8009562:	9307      	strlt	r3, [sp, #28]
 8009564:	bfb8      	it	lt
 8009566:	9204      	strlt	r2, [sp, #16]
 8009568:	7823      	ldrb	r3, [r4, #0]
 800956a:	2b2e      	cmp	r3, #46	@ 0x2e
 800956c:	d10a      	bne.n	8009584 <_svfiprintf_r+0x130>
 800956e:	7863      	ldrb	r3, [r4, #1]
 8009570:	2b2a      	cmp	r3, #42	@ 0x2a
 8009572:	d132      	bne.n	80095da <_svfiprintf_r+0x186>
 8009574:	9b03      	ldr	r3, [sp, #12]
 8009576:	1d1a      	adds	r2, r3, #4
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	9203      	str	r2, [sp, #12]
 800957c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009580:	3402      	adds	r4, #2
 8009582:	9305      	str	r3, [sp, #20]
 8009584:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009648 <_svfiprintf_r+0x1f4>
 8009588:	7821      	ldrb	r1, [r4, #0]
 800958a:	2203      	movs	r2, #3
 800958c:	4650      	mov	r0, sl
 800958e:	f7f6 fe27 	bl	80001e0 <memchr>
 8009592:	b138      	cbz	r0, 80095a4 <_svfiprintf_r+0x150>
 8009594:	9b04      	ldr	r3, [sp, #16]
 8009596:	eba0 000a 	sub.w	r0, r0, sl
 800959a:	2240      	movs	r2, #64	@ 0x40
 800959c:	4082      	lsls	r2, r0
 800959e:	4313      	orrs	r3, r2
 80095a0:	3401      	adds	r4, #1
 80095a2:	9304      	str	r3, [sp, #16]
 80095a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095a8:	4824      	ldr	r0, [pc, #144]	@ (800963c <_svfiprintf_r+0x1e8>)
 80095aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095ae:	2206      	movs	r2, #6
 80095b0:	f7f6 fe16 	bl	80001e0 <memchr>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d036      	beq.n	8009626 <_svfiprintf_r+0x1d2>
 80095b8:	4b21      	ldr	r3, [pc, #132]	@ (8009640 <_svfiprintf_r+0x1ec>)
 80095ba:	bb1b      	cbnz	r3, 8009604 <_svfiprintf_r+0x1b0>
 80095bc:	9b03      	ldr	r3, [sp, #12]
 80095be:	3307      	adds	r3, #7
 80095c0:	f023 0307 	bic.w	r3, r3, #7
 80095c4:	3308      	adds	r3, #8
 80095c6:	9303      	str	r3, [sp, #12]
 80095c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ca:	4433      	add	r3, r6
 80095cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80095ce:	e76a      	b.n	80094a6 <_svfiprintf_r+0x52>
 80095d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80095d4:	460c      	mov	r4, r1
 80095d6:	2001      	movs	r0, #1
 80095d8:	e7a8      	b.n	800952c <_svfiprintf_r+0xd8>
 80095da:	2300      	movs	r3, #0
 80095dc:	3401      	adds	r4, #1
 80095de:	9305      	str	r3, [sp, #20]
 80095e0:	4619      	mov	r1, r3
 80095e2:	f04f 0c0a 	mov.w	ip, #10
 80095e6:	4620      	mov	r0, r4
 80095e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ec:	3a30      	subs	r2, #48	@ 0x30
 80095ee:	2a09      	cmp	r2, #9
 80095f0:	d903      	bls.n	80095fa <_svfiprintf_r+0x1a6>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d0c6      	beq.n	8009584 <_svfiprintf_r+0x130>
 80095f6:	9105      	str	r1, [sp, #20]
 80095f8:	e7c4      	b.n	8009584 <_svfiprintf_r+0x130>
 80095fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80095fe:	4604      	mov	r4, r0
 8009600:	2301      	movs	r3, #1
 8009602:	e7f0      	b.n	80095e6 <_svfiprintf_r+0x192>
 8009604:	ab03      	add	r3, sp, #12
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	462a      	mov	r2, r5
 800960a:	4b0e      	ldr	r3, [pc, #56]	@ (8009644 <_svfiprintf_r+0x1f0>)
 800960c:	a904      	add	r1, sp, #16
 800960e:	4638      	mov	r0, r7
 8009610:	f7fc fcca 	bl	8005fa8 <_printf_float>
 8009614:	1c42      	adds	r2, r0, #1
 8009616:	4606      	mov	r6, r0
 8009618:	d1d6      	bne.n	80095c8 <_svfiprintf_r+0x174>
 800961a:	89ab      	ldrh	r3, [r5, #12]
 800961c:	065b      	lsls	r3, r3, #25
 800961e:	f53f af2d 	bmi.w	800947c <_svfiprintf_r+0x28>
 8009622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009624:	e72c      	b.n	8009480 <_svfiprintf_r+0x2c>
 8009626:	ab03      	add	r3, sp, #12
 8009628:	9300      	str	r3, [sp, #0]
 800962a:	462a      	mov	r2, r5
 800962c:	4b05      	ldr	r3, [pc, #20]	@ (8009644 <_svfiprintf_r+0x1f0>)
 800962e:	a904      	add	r1, sp, #16
 8009630:	4638      	mov	r0, r7
 8009632:	f7fc ff51 	bl	80064d8 <_printf_i>
 8009636:	e7ed      	b.n	8009614 <_svfiprintf_r+0x1c0>
 8009638:	0800afc1 	.word	0x0800afc1
 800963c:	0800afcb 	.word	0x0800afcb
 8009640:	08005fa9 	.word	0x08005fa9
 8009644:	0800939d 	.word	0x0800939d
 8009648:	0800afc7 	.word	0x0800afc7

0800964c <__sflush_r>:
 800964c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009654:	0716      	lsls	r6, r2, #28
 8009656:	4605      	mov	r5, r0
 8009658:	460c      	mov	r4, r1
 800965a:	d454      	bmi.n	8009706 <__sflush_r+0xba>
 800965c:	684b      	ldr	r3, [r1, #4]
 800965e:	2b00      	cmp	r3, #0
 8009660:	dc02      	bgt.n	8009668 <__sflush_r+0x1c>
 8009662:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009664:	2b00      	cmp	r3, #0
 8009666:	dd48      	ble.n	80096fa <__sflush_r+0xae>
 8009668:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800966a:	2e00      	cmp	r6, #0
 800966c:	d045      	beq.n	80096fa <__sflush_r+0xae>
 800966e:	2300      	movs	r3, #0
 8009670:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009674:	682f      	ldr	r7, [r5, #0]
 8009676:	6a21      	ldr	r1, [r4, #32]
 8009678:	602b      	str	r3, [r5, #0]
 800967a:	d030      	beq.n	80096de <__sflush_r+0x92>
 800967c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	0759      	lsls	r1, r3, #29
 8009682:	d505      	bpl.n	8009690 <__sflush_r+0x44>
 8009684:	6863      	ldr	r3, [r4, #4]
 8009686:	1ad2      	subs	r2, r2, r3
 8009688:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800968a:	b10b      	cbz	r3, 8009690 <__sflush_r+0x44>
 800968c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800968e:	1ad2      	subs	r2, r2, r3
 8009690:	2300      	movs	r3, #0
 8009692:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009694:	6a21      	ldr	r1, [r4, #32]
 8009696:	4628      	mov	r0, r5
 8009698:	47b0      	blx	r6
 800969a:	1c43      	adds	r3, r0, #1
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	d106      	bne.n	80096ae <__sflush_r+0x62>
 80096a0:	6829      	ldr	r1, [r5, #0]
 80096a2:	291d      	cmp	r1, #29
 80096a4:	d82b      	bhi.n	80096fe <__sflush_r+0xb2>
 80096a6:	4a2a      	ldr	r2, [pc, #168]	@ (8009750 <__sflush_r+0x104>)
 80096a8:	410a      	asrs	r2, r1
 80096aa:	07d6      	lsls	r6, r2, #31
 80096ac:	d427      	bmi.n	80096fe <__sflush_r+0xb2>
 80096ae:	2200      	movs	r2, #0
 80096b0:	6062      	str	r2, [r4, #4]
 80096b2:	04d9      	lsls	r1, r3, #19
 80096b4:	6922      	ldr	r2, [r4, #16]
 80096b6:	6022      	str	r2, [r4, #0]
 80096b8:	d504      	bpl.n	80096c4 <__sflush_r+0x78>
 80096ba:	1c42      	adds	r2, r0, #1
 80096bc:	d101      	bne.n	80096c2 <__sflush_r+0x76>
 80096be:	682b      	ldr	r3, [r5, #0]
 80096c0:	b903      	cbnz	r3, 80096c4 <__sflush_r+0x78>
 80096c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80096c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096c6:	602f      	str	r7, [r5, #0]
 80096c8:	b1b9      	cbz	r1, 80096fa <__sflush_r+0xae>
 80096ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096ce:	4299      	cmp	r1, r3
 80096d0:	d002      	beq.n	80096d8 <__sflush_r+0x8c>
 80096d2:	4628      	mov	r0, r5
 80096d4:	f7fe fa2c 	bl	8007b30 <_free_r>
 80096d8:	2300      	movs	r3, #0
 80096da:	6363      	str	r3, [r4, #52]	@ 0x34
 80096dc:	e00d      	b.n	80096fa <__sflush_r+0xae>
 80096de:	2301      	movs	r3, #1
 80096e0:	4628      	mov	r0, r5
 80096e2:	47b0      	blx	r6
 80096e4:	4602      	mov	r2, r0
 80096e6:	1c50      	adds	r0, r2, #1
 80096e8:	d1c9      	bne.n	800967e <__sflush_r+0x32>
 80096ea:	682b      	ldr	r3, [r5, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d0c6      	beq.n	800967e <__sflush_r+0x32>
 80096f0:	2b1d      	cmp	r3, #29
 80096f2:	d001      	beq.n	80096f8 <__sflush_r+0xac>
 80096f4:	2b16      	cmp	r3, #22
 80096f6:	d11e      	bne.n	8009736 <__sflush_r+0xea>
 80096f8:	602f      	str	r7, [r5, #0]
 80096fa:	2000      	movs	r0, #0
 80096fc:	e022      	b.n	8009744 <__sflush_r+0xf8>
 80096fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009702:	b21b      	sxth	r3, r3
 8009704:	e01b      	b.n	800973e <__sflush_r+0xf2>
 8009706:	690f      	ldr	r7, [r1, #16]
 8009708:	2f00      	cmp	r7, #0
 800970a:	d0f6      	beq.n	80096fa <__sflush_r+0xae>
 800970c:	0793      	lsls	r3, r2, #30
 800970e:	680e      	ldr	r6, [r1, #0]
 8009710:	bf08      	it	eq
 8009712:	694b      	ldreq	r3, [r1, #20]
 8009714:	600f      	str	r7, [r1, #0]
 8009716:	bf18      	it	ne
 8009718:	2300      	movne	r3, #0
 800971a:	eba6 0807 	sub.w	r8, r6, r7
 800971e:	608b      	str	r3, [r1, #8]
 8009720:	f1b8 0f00 	cmp.w	r8, #0
 8009724:	dde9      	ble.n	80096fa <__sflush_r+0xae>
 8009726:	6a21      	ldr	r1, [r4, #32]
 8009728:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800972a:	4643      	mov	r3, r8
 800972c:	463a      	mov	r2, r7
 800972e:	4628      	mov	r0, r5
 8009730:	47b0      	blx	r6
 8009732:	2800      	cmp	r0, #0
 8009734:	dc08      	bgt.n	8009748 <__sflush_r+0xfc>
 8009736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800973a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800973e:	81a3      	strh	r3, [r4, #12]
 8009740:	f04f 30ff 	mov.w	r0, #4294967295
 8009744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009748:	4407      	add	r7, r0
 800974a:	eba8 0800 	sub.w	r8, r8, r0
 800974e:	e7e7      	b.n	8009720 <__sflush_r+0xd4>
 8009750:	dfbffffe 	.word	0xdfbffffe

08009754 <_fflush_r>:
 8009754:	b538      	push	{r3, r4, r5, lr}
 8009756:	690b      	ldr	r3, [r1, #16]
 8009758:	4605      	mov	r5, r0
 800975a:	460c      	mov	r4, r1
 800975c:	b913      	cbnz	r3, 8009764 <_fflush_r+0x10>
 800975e:	2500      	movs	r5, #0
 8009760:	4628      	mov	r0, r5
 8009762:	bd38      	pop	{r3, r4, r5, pc}
 8009764:	b118      	cbz	r0, 800976e <_fflush_r+0x1a>
 8009766:	6a03      	ldr	r3, [r0, #32]
 8009768:	b90b      	cbnz	r3, 800976e <_fflush_r+0x1a>
 800976a:	f7fd fa75 	bl	8006c58 <__sinit>
 800976e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d0f3      	beq.n	800975e <_fflush_r+0xa>
 8009776:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009778:	07d0      	lsls	r0, r2, #31
 800977a:	d404      	bmi.n	8009786 <_fflush_r+0x32>
 800977c:	0599      	lsls	r1, r3, #22
 800977e:	d402      	bmi.n	8009786 <_fflush_r+0x32>
 8009780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009782:	f7fd fb80 	bl	8006e86 <__retarget_lock_acquire_recursive>
 8009786:	4628      	mov	r0, r5
 8009788:	4621      	mov	r1, r4
 800978a:	f7ff ff5f 	bl	800964c <__sflush_r>
 800978e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009790:	07da      	lsls	r2, r3, #31
 8009792:	4605      	mov	r5, r0
 8009794:	d4e4      	bmi.n	8009760 <_fflush_r+0xc>
 8009796:	89a3      	ldrh	r3, [r4, #12]
 8009798:	059b      	lsls	r3, r3, #22
 800979a:	d4e1      	bmi.n	8009760 <_fflush_r+0xc>
 800979c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800979e:	f7fd fb73 	bl	8006e88 <__retarget_lock_release_recursive>
 80097a2:	e7dd      	b.n	8009760 <_fflush_r+0xc>

080097a4 <memmove>:
 80097a4:	4288      	cmp	r0, r1
 80097a6:	b510      	push	{r4, lr}
 80097a8:	eb01 0402 	add.w	r4, r1, r2
 80097ac:	d902      	bls.n	80097b4 <memmove+0x10>
 80097ae:	4284      	cmp	r4, r0
 80097b0:	4623      	mov	r3, r4
 80097b2:	d807      	bhi.n	80097c4 <memmove+0x20>
 80097b4:	1e43      	subs	r3, r0, #1
 80097b6:	42a1      	cmp	r1, r4
 80097b8:	d008      	beq.n	80097cc <memmove+0x28>
 80097ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097c2:	e7f8      	b.n	80097b6 <memmove+0x12>
 80097c4:	4402      	add	r2, r0
 80097c6:	4601      	mov	r1, r0
 80097c8:	428a      	cmp	r2, r1
 80097ca:	d100      	bne.n	80097ce <memmove+0x2a>
 80097cc:	bd10      	pop	{r4, pc}
 80097ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097d6:	e7f7      	b.n	80097c8 <memmove+0x24>

080097d8 <strncmp>:
 80097d8:	b510      	push	{r4, lr}
 80097da:	b16a      	cbz	r2, 80097f8 <strncmp+0x20>
 80097dc:	3901      	subs	r1, #1
 80097de:	1884      	adds	r4, r0, r2
 80097e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d103      	bne.n	80097f4 <strncmp+0x1c>
 80097ec:	42a0      	cmp	r0, r4
 80097ee:	d001      	beq.n	80097f4 <strncmp+0x1c>
 80097f0:	2a00      	cmp	r2, #0
 80097f2:	d1f5      	bne.n	80097e0 <strncmp+0x8>
 80097f4:	1ad0      	subs	r0, r2, r3
 80097f6:	bd10      	pop	{r4, pc}
 80097f8:	4610      	mov	r0, r2
 80097fa:	e7fc      	b.n	80097f6 <strncmp+0x1e>

080097fc <_sbrk_r>:
 80097fc:	b538      	push	{r3, r4, r5, lr}
 80097fe:	4d06      	ldr	r5, [pc, #24]	@ (8009818 <_sbrk_r+0x1c>)
 8009800:	2300      	movs	r3, #0
 8009802:	4604      	mov	r4, r0
 8009804:	4608      	mov	r0, r1
 8009806:	602b      	str	r3, [r5, #0]
 8009808:	f7f8 fabe 	bl	8001d88 <_sbrk>
 800980c:	1c43      	adds	r3, r0, #1
 800980e:	d102      	bne.n	8009816 <_sbrk_r+0x1a>
 8009810:	682b      	ldr	r3, [r5, #0]
 8009812:	b103      	cbz	r3, 8009816 <_sbrk_r+0x1a>
 8009814:	6023      	str	r3, [r4, #0]
 8009816:	bd38      	pop	{r3, r4, r5, pc}
 8009818:	20000590 	.word	0x20000590

0800981c <memcpy>:
 800981c:	440a      	add	r2, r1
 800981e:	4291      	cmp	r1, r2
 8009820:	f100 33ff 	add.w	r3, r0, #4294967295
 8009824:	d100      	bne.n	8009828 <memcpy+0xc>
 8009826:	4770      	bx	lr
 8009828:	b510      	push	{r4, lr}
 800982a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800982e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009832:	4291      	cmp	r1, r2
 8009834:	d1f9      	bne.n	800982a <memcpy+0xe>
 8009836:	bd10      	pop	{r4, pc}

08009838 <nan>:
 8009838:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009840 <nan+0x8>
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop
 8009840:	00000000 	.word	0x00000000
 8009844:	7ff80000 	.word	0x7ff80000

08009848 <__assert_func>:
 8009848:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800984a:	4614      	mov	r4, r2
 800984c:	461a      	mov	r2, r3
 800984e:	4b09      	ldr	r3, [pc, #36]	@ (8009874 <__assert_func+0x2c>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4605      	mov	r5, r0
 8009854:	68d8      	ldr	r0, [r3, #12]
 8009856:	b954      	cbnz	r4, 800986e <__assert_func+0x26>
 8009858:	4b07      	ldr	r3, [pc, #28]	@ (8009878 <__assert_func+0x30>)
 800985a:	461c      	mov	r4, r3
 800985c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009860:	9100      	str	r1, [sp, #0]
 8009862:	462b      	mov	r3, r5
 8009864:	4905      	ldr	r1, [pc, #20]	@ (800987c <__assert_func+0x34>)
 8009866:	f000 fba7 	bl	8009fb8 <fiprintf>
 800986a:	f000 fbb7 	bl	8009fdc <abort>
 800986e:	4b04      	ldr	r3, [pc, #16]	@ (8009880 <__assert_func+0x38>)
 8009870:	e7f4      	b.n	800985c <__assert_func+0x14>
 8009872:	bf00      	nop
 8009874:	200000a8 	.word	0x200000a8
 8009878:	0800b015 	.word	0x0800b015
 800987c:	0800afe7 	.word	0x0800afe7
 8009880:	0800afda 	.word	0x0800afda

08009884 <_calloc_r>:
 8009884:	b570      	push	{r4, r5, r6, lr}
 8009886:	fba1 5402 	umull	r5, r4, r1, r2
 800988a:	b93c      	cbnz	r4, 800989c <_calloc_r+0x18>
 800988c:	4629      	mov	r1, r5
 800988e:	f7fe f9c3 	bl	8007c18 <_malloc_r>
 8009892:	4606      	mov	r6, r0
 8009894:	b928      	cbnz	r0, 80098a2 <_calloc_r+0x1e>
 8009896:	2600      	movs	r6, #0
 8009898:	4630      	mov	r0, r6
 800989a:	bd70      	pop	{r4, r5, r6, pc}
 800989c:	220c      	movs	r2, #12
 800989e:	6002      	str	r2, [r0, #0]
 80098a0:	e7f9      	b.n	8009896 <_calloc_r+0x12>
 80098a2:	462a      	mov	r2, r5
 80098a4:	4621      	mov	r1, r4
 80098a6:	f7fd fa70 	bl	8006d8a <memset>
 80098aa:	e7f5      	b.n	8009898 <_calloc_r+0x14>

080098ac <rshift>:
 80098ac:	6903      	ldr	r3, [r0, #16]
 80098ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098ba:	f100 0414 	add.w	r4, r0, #20
 80098be:	dd45      	ble.n	800994c <rshift+0xa0>
 80098c0:	f011 011f 	ands.w	r1, r1, #31
 80098c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80098c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80098cc:	d10c      	bne.n	80098e8 <rshift+0x3c>
 80098ce:	f100 0710 	add.w	r7, r0, #16
 80098d2:	4629      	mov	r1, r5
 80098d4:	42b1      	cmp	r1, r6
 80098d6:	d334      	bcc.n	8009942 <rshift+0x96>
 80098d8:	1a9b      	subs	r3, r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	1eea      	subs	r2, r5, #3
 80098de:	4296      	cmp	r6, r2
 80098e0:	bf38      	it	cc
 80098e2:	2300      	movcc	r3, #0
 80098e4:	4423      	add	r3, r4
 80098e6:	e015      	b.n	8009914 <rshift+0x68>
 80098e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80098ec:	f1c1 0820 	rsb	r8, r1, #32
 80098f0:	40cf      	lsrs	r7, r1
 80098f2:	f105 0e04 	add.w	lr, r5, #4
 80098f6:	46a1      	mov	r9, r4
 80098f8:	4576      	cmp	r6, lr
 80098fa:	46f4      	mov	ip, lr
 80098fc:	d815      	bhi.n	800992a <rshift+0x7e>
 80098fe:	1a9a      	subs	r2, r3, r2
 8009900:	0092      	lsls	r2, r2, #2
 8009902:	3a04      	subs	r2, #4
 8009904:	3501      	adds	r5, #1
 8009906:	42ae      	cmp	r6, r5
 8009908:	bf38      	it	cc
 800990a:	2200      	movcc	r2, #0
 800990c:	18a3      	adds	r3, r4, r2
 800990e:	50a7      	str	r7, [r4, r2]
 8009910:	b107      	cbz	r7, 8009914 <rshift+0x68>
 8009912:	3304      	adds	r3, #4
 8009914:	1b1a      	subs	r2, r3, r4
 8009916:	42a3      	cmp	r3, r4
 8009918:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800991c:	bf08      	it	eq
 800991e:	2300      	moveq	r3, #0
 8009920:	6102      	str	r2, [r0, #16]
 8009922:	bf08      	it	eq
 8009924:	6143      	streq	r3, [r0, #20]
 8009926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800992a:	f8dc c000 	ldr.w	ip, [ip]
 800992e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009932:	ea4c 0707 	orr.w	r7, ip, r7
 8009936:	f849 7b04 	str.w	r7, [r9], #4
 800993a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800993e:	40cf      	lsrs	r7, r1
 8009940:	e7da      	b.n	80098f8 <rshift+0x4c>
 8009942:	f851 cb04 	ldr.w	ip, [r1], #4
 8009946:	f847 cf04 	str.w	ip, [r7, #4]!
 800994a:	e7c3      	b.n	80098d4 <rshift+0x28>
 800994c:	4623      	mov	r3, r4
 800994e:	e7e1      	b.n	8009914 <rshift+0x68>

08009950 <__hexdig_fun>:
 8009950:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009954:	2b09      	cmp	r3, #9
 8009956:	d802      	bhi.n	800995e <__hexdig_fun+0xe>
 8009958:	3820      	subs	r0, #32
 800995a:	b2c0      	uxtb	r0, r0
 800995c:	4770      	bx	lr
 800995e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009962:	2b05      	cmp	r3, #5
 8009964:	d801      	bhi.n	800996a <__hexdig_fun+0x1a>
 8009966:	3847      	subs	r0, #71	@ 0x47
 8009968:	e7f7      	b.n	800995a <__hexdig_fun+0xa>
 800996a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800996e:	2b05      	cmp	r3, #5
 8009970:	d801      	bhi.n	8009976 <__hexdig_fun+0x26>
 8009972:	3827      	subs	r0, #39	@ 0x27
 8009974:	e7f1      	b.n	800995a <__hexdig_fun+0xa>
 8009976:	2000      	movs	r0, #0
 8009978:	4770      	bx	lr
	...

0800997c <__gethex>:
 800997c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009980:	b085      	sub	sp, #20
 8009982:	468a      	mov	sl, r1
 8009984:	9302      	str	r3, [sp, #8]
 8009986:	680b      	ldr	r3, [r1, #0]
 8009988:	9001      	str	r0, [sp, #4]
 800998a:	4690      	mov	r8, r2
 800998c:	1c9c      	adds	r4, r3, #2
 800998e:	46a1      	mov	r9, r4
 8009990:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009994:	2830      	cmp	r0, #48	@ 0x30
 8009996:	d0fa      	beq.n	800998e <__gethex+0x12>
 8009998:	eba9 0303 	sub.w	r3, r9, r3
 800999c:	f1a3 0b02 	sub.w	fp, r3, #2
 80099a0:	f7ff ffd6 	bl	8009950 <__hexdig_fun>
 80099a4:	4605      	mov	r5, r0
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d168      	bne.n	8009a7c <__gethex+0x100>
 80099aa:	49a0      	ldr	r1, [pc, #640]	@ (8009c2c <__gethex+0x2b0>)
 80099ac:	2201      	movs	r2, #1
 80099ae:	4648      	mov	r0, r9
 80099b0:	f7ff ff12 	bl	80097d8 <strncmp>
 80099b4:	4607      	mov	r7, r0
 80099b6:	2800      	cmp	r0, #0
 80099b8:	d167      	bne.n	8009a8a <__gethex+0x10e>
 80099ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 80099be:	4626      	mov	r6, r4
 80099c0:	f7ff ffc6 	bl	8009950 <__hexdig_fun>
 80099c4:	2800      	cmp	r0, #0
 80099c6:	d062      	beq.n	8009a8e <__gethex+0x112>
 80099c8:	4623      	mov	r3, r4
 80099ca:	7818      	ldrb	r0, [r3, #0]
 80099cc:	2830      	cmp	r0, #48	@ 0x30
 80099ce:	4699      	mov	r9, r3
 80099d0:	f103 0301 	add.w	r3, r3, #1
 80099d4:	d0f9      	beq.n	80099ca <__gethex+0x4e>
 80099d6:	f7ff ffbb 	bl	8009950 <__hexdig_fun>
 80099da:	fab0 f580 	clz	r5, r0
 80099de:	096d      	lsrs	r5, r5, #5
 80099e0:	f04f 0b01 	mov.w	fp, #1
 80099e4:	464a      	mov	r2, r9
 80099e6:	4616      	mov	r6, r2
 80099e8:	3201      	adds	r2, #1
 80099ea:	7830      	ldrb	r0, [r6, #0]
 80099ec:	f7ff ffb0 	bl	8009950 <__hexdig_fun>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d1f8      	bne.n	80099e6 <__gethex+0x6a>
 80099f4:	498d      	ldr	r1, [pc, #564]	@ (8009c2c <__gethex+0x2b0>)
 80099f6:	2201      	movs	r2, #1
 80099f8:	4630      	mov	r0, r6
 80099fa:	f7ff feed 	bl	80097d8 <strncmp>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	d13f      	bne.n	8009a82 <__gethex+0x106>
 8009a02:	b944      	cbnz	r4, 8009a16 <__gethex+0x9a>
 8009a04:	1c74      	adds	r4, r6, #1
 8009a06:	4622      	mov	r2, r4
 8009a08:	4616      	mov	r6, r2
 8009a0a:	3201      	adds	r2, #1
 8009a0c:	7830      	ldrb	r0, [r6, #0]
 8009a0e:	f7ff ff9f 	bl	8009950 <__hexdig_fun>
 8009a12:	2800      	cmp	r0, #0
 8009a14:	d1f8      	bne.n	8009a08 <__gethex+0x8c>
 8009a16:	1ba4      	subs	r4, r4, r6
 8009a18:	00a7      	lsls	r7, r4, #2
 8009a1a:	7833      	ldrb	r3, [r6, #0]
 8009a1c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009a20:	2b50      	cmp	r3, #80	@ 0x50
 8009a22:	d13e      	bne.n	8009aa2 <__gethex+0x126>
 8009a24:	7873      	ldrb	r3, [r6, #1]
 8009a26:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a28:	d033      	beq.n	8009a92 <__gethex+0x116>
 8009a2a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009a2c:	d034      	beq.n	8009a98 <__gethex+0x11c>
 8009a2e:	1c71      	adds	r1, r6, #1
 8009a30:	2400      	movs	r4, #0
 8009a32:	7808      	ldrb	r0, [r1, #0]
 8009a34:	f7ff ff8c 	bl	8009950 <__hexdig_fun>
 8009a38:	1e43      	subs	r3, r0, #1
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b18      	cmp	r3, #24
 8009a3e:	d830      	bhi.n	8009aa2 <__gethex+0x126>
 8009a40:	f1a0 0210 	sub.w	r2, r0, #16
 8009a44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a48:	f7ff ff82 	bl	8009950 <__hexdig_fun>
 8009a4c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009a50:	fa5f fc8c 	uxtb.w	ip, ip
 8009a54:	f1bc 0f18 	cmp.w	ip, #24
 8009a58:	f04f 030a 	mov.w	r3, #10
 8009a5c:	d91e      	bls.n	8009a9c <__gethex+0x120>
 8009a5e:	b104      	cbz	r4, 8009a62 <__gethex+0xe6>
 8009a60:	4252      	negs	r2, r2
 8009a62:	4417      	add	r7, r2
 8009a64:	f8ca 1000 	str.w	r1, [sl]
 8009a68:	b1ed      	cbz	r5, 8009aa6 <__gethex+0x12a>
 8009a6a:	f1bb 0f00 	cmp.w	fp, #0
 8009a6e:	bf0c      	ite	eq
 8009a70:	2506      	moveq	r5, #6
 8009a72:	2500      	movne	r5, #0
 8009a74:	4628      	mov	r0, r5
 8009a76:	b005      	add	sp, #20
 8009a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a7c:	2500      	movs	r5, #0
 8009a7e:	462c      	mov	r4, r5
 8009a80:	e7b0      	b.n	80099e4 <__gethex+0x68>
 8009a82:	2c00      	cmp	r4, #0
 8009a84:	d1c7      	bne.n	8009a16 <__gethex+0x9a>
 8009a86:	4627      	mov	r7, r4
 8009a88:	e7c7      	b.n	8009a1a <__gethex+0x9e>
 8009a8a:	464e      	mov	r6, r9
 8009a8c:	462f      	mov	r7, r5
 8009a8e:	2501      	movs	r5, #1
 8009a90:	e7c3      	b.n	8009a1a <__gethex+0x9e>
 8009a92:	2400      	movs	r4, #0
 8009a94:	1cb1      	adds	r1, r6, #2
 8009a96:	e7cc      	b.n	8009a32 <__gethex+0xb6>
 8009a98:	2401      	movs	r4, #1
 8009a9a:	e7fb      	b.n	8009a94 <__gethex+0x118>
 8009a9c:	fb03 0002 	mla	r0, r3, r2, r0
 8009aa0:	e7ce      	b.n	8009a40 <__gethex+0xc4>
 8009aa2:	4631      	mov	r1, r6
 8009aa4:	e7de      	b.n	8009a64 <__gethex+0xe8>
 8009aa6:	eba6 0309 	sub.w	r3, r6, r9
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	4629      	mov	r1, r5
 8009aae:	2b07      	cmp	r3, #7
 8009ab0:	dc0a      	bgt.n	8009ac8 <__gethex+0x14c>
 8009ab2:	9801      	ldr	r0, [sp, #4]
 8009ab4:	f7fe f93c 	bl	8007d30 <_Balloc>
 8009ab8:	4604      	mov	r4, r0
 8009aba:	b940      	cbnz	r0, 8009ace <__gethex+0x152>
 8009abc:	4b5c      	ldr	r3, [pc, #368]	@ (8009c30 <__gethex+0x2b4>)
 8009abe:	4602      	mov	r2, r0
 8009ac0:	21e4      	movs	r1, #228	@ 0xe4
 8009ac2:	485c      	ldr	r0, [pc, #368]	@ (8009c34 <__gethex+0x2b8>)
 8009ac4:	f7ff fec0 	bl	8009848 <__assert_func>
 8009ac8:	3101      	adds	r1, #1
 8009aca:	105b      	asrs	r3, r3, #1
 8009acc:	e7ef      	b.n	8009aae <__gethex+0x132>
 8009ace:	f100 0a14 	add.w	sl, r0, #20
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	4655      	mov	r5, sl
 8009ad6:	469b      	mov	fp, r3
 8009ad8:	45b1      	cmp	r9, r6
 8009ada:	d337      	bcc.n	8009b4c <__gethex+0x1d0>
 8009adc:	f845 bb04 	str.w	fp, [r5], #4
 8009ae0:	eba5 050a 	sub.w	r5, r5, sl
 8009ae4:	10ad      	asrs	r5, r5, #2
 8009ae6:	6125      	str	r5, [r4, #16]
 8009ae8:	4658      	mov	r0, fp
 8009aea:	f7fe fa13 	bl	8007f14 <__hi0bits>
 8009aee:	016d      	lsls	r5, r5, #5
 8009af0:	f8d8 6000 	ldr.w	r6, [r8]
 8009af4:	1a2d      	subs	r5, r5, r0
 8009af6:	42b5      	cmp	r5, r6
 8009af8:	dd54      	ble.n	8009ba4 <__gethex+0x228>
 8009afa:	1bad      	subs	r5, r5, r6
 8009afc:	4629      	mov	r1, r5
 8009afe:	4620      	mov	r0, r4
 8009b00:	f7fe fda7 	bl	8008652 <__any_on>
 8009b04:	4681      	mov	r9, r0
 8009b06:	b178      	cbz	r0, 8009b28 <__gethex+0x1ac>
 8009b08:	1e6b      	subs	r3, r5, #1
 8009b0a:	1159      	asrs	r1, r3, #5
 8009b0c:	f003 021f 	and.w	r2, r3, #31
 8009b10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b14:	f04f 0901 	mov.w	r9, #1
 8009b18:	fa09 f202 	lsl.w	r2, r9, r2
 8009b1c:	420a      	tst	r2, r1
 8009b1e:	d003      	beq.n	8009b28 <__gethex+0x1ac>
 8009b20:	454b      	cmp	r3, r9
 8009b22:	dc36      	bgt.n	8009b92 <__gethex+0x216>
 8009b24:	f04f 0902 	mov.w	r9, #2
 8009b28:	4629      	mov	r1, r5
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	f7ff febe 	bl	80098ac <rshift>
 8009b30:	442f      	add	r7, r5
 8009b32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b36:	42bb      	cmp	r3, r7
 8009b38:	da42      	bge.n	8009bc0 <__gethex+0x244>
 8009b3a:	9801      	ldr	r0, [sp, #4]
 8009b3c:	4621      	mov	r1, r4
 8009b3e:	f7fe f937 	bl	8007db0 <_Bfree>
 8009b42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b44:	2300      	movs	r3, #0
 8009b46:	6013      	str	r3, [r2, #0]
 8009b48:	25a3      	movs	r5, #163	@ 0xa3
 8009b4a:	e793      	b.n	8009a74 <__gethex+0xf8>
 8009b4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009b50:	2a2e      	cmp	r2, #46	@ 0x2e
 8009b52:	d012      	beq.n	8009b7a <__gethex+0x1fe>
 8009b54:	2b20      	cmp	r3, #32
 8009b56:	d104      	bne.n	8009b62 <__gethex+0x1e6>
 8009b58:	f845 bb04 	str.w	fp, [r5], #4
 8009b5c:	f04f 0b00 	mov.w	fp, #0
 8009b60:	465b      	mov	r3, fp
 8009b62:	7830      	ldrb	r0, [r6, #0]
 8009b64:	9303      	str	r3, [sp, #12]
 8009b66:	f7ff fef3 	bl	8009950 <__hexdig_fun>
 8009b6a:	9b03      	ldr	r3, [sp, #12]
 8009b6c:	f000 000f 	and.w	r0, r0, #15
 8009b70:	4098      	lsls	r0, r3
 8009b72:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b76:	3304      	adds	r3, #4
 8009b78:	e7ae      	b.n	8009ad8 <__gethex+0x15c>
 8009b7a:	45b1      	cmp	r9, r6
 8009b7c:	d8ea      	bhi.n	8009b54 <__gethex+0x1d8>
 8009b7e:	492b      	ldr	r1, [pc, #172]	@ (8009c2c <__gethex+0x2b0>)
 8009b80:	9303      	str	r3, [sp, #12]
 8009b82:	2201      	movs	r2, #1
 8009b84:	4630      	mov	r0, r6
 8009b86:	f7ff fe27 	bl	80097d8 <strncmp>
 8009b8a:	9b03      	ldr	r3, [sp, #12]
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d1e1      	bne.n	8009b54 <__gethex+0x1d8>
 8009b90:	e7a2      	b.n	8009ad8 <__gethex+0x15c>
 8009b92:	1ea9      	subs	r1, r5, #2
 8009b94:	4620      	mov	r0, r4
 8009b96:	f7fe fd5c 	bl	8008652 <__any_on>
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	d0c2      	beq.n	8009b24 <__gethex+0x1a8>
 8009b9e:	f04f 0903 	mov.w	r9, #3
 8009ba2:	e7c1      	b.n	8009b28 <__gethex+0x1ac>
 8009ba4:	da09      	bge.n	8009bba <__gethex+0x23e>
 8009ba6:	1b75      	subs	r5, r6, r5
 8009ba8:	4621      	mov	r1, r4
 8009baa:	9801      	ldr	r0, [sp, #4]
 8009bac:	462a      	mov	r2, r5
 8009bae:	f7fe fb17 	bl	80081e0 <__lshift>
 8009bb2:	1b7f      	subs	r7, r7, r5
 8009bb4:	4604      	mov	r4, r0
 8009bb6:	f100 0a14 	add.w	sl, r0, #20
 8009bba:	f04f 0900 	mov.w	r9, #0
 8009bbe:	e7b8      	b.n	8009b32 <__gethex+0x1b6>
 8009bc0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009bc4:	42bd      	cmp	r5, r7
 8009bc6:	dd6f      	ble.n	8009ca8 <__gethex+0x32c>
 8009bc8:	1bed      	subs	r5, r5, r7
 8009bca:	42ae      	cmp	r6, r5
 8009bcc:	dc34      	bgt.n	8009c38 <__gethex+0x2bc>
 8009bce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d022      	beq.n	8009c1c <__gethex+0x2a0>
 8009bd6:	2b03      	cmp	r3, #3
 8009bd8:	d024      	beq.n	8009c24 <__gethex+0x2a8>
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d115      	bne.n	8009c0a <__gethex+0x28e>
 8009bde:	42ae      	cmp	r6, r5
 8009be0:	d113      	bne.n	8009c0a <__gethex+0x28e>
 8009be2:	2e01      	cmp	r6, #1
 8009be4:	d10b      	bne.n	8009bfe <__gethex+0x282>
 8009be6:	9a02      	ldr	r2, [sp, #8]
 8009be8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	2301      	movs	r3, #1
 8009bf0:	6123      	str	r3, [r4, #16]
 8009bf2:	f8ca 3000 	str.w	r3, [sl]
 8009bf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bf8:	2562      	movs	r5, #98	@ 0x62
 8009bfa:	601c      	str	r4, [r3, #0]
 8009bfc:	e73a      	b.n	8009a74 <__gethex+0xf8>
 8009bfe:	1e71      	subs	r1, r6, #1
 8009c00:	4620      	mov	r0, r4
 8009c02:	f7fe fd26 	bl	8008652 <__any_on>
 8009c06:	2800      	cmp	r0, #0
 8009c08:	d1ed      	bne.n	8009be6 <__gethex+0x26a>
 8009c0a:	9801      	ldr	r0, [sp, #4]
 8009c0c:	4621      	mov	r1, r4
 8009c0e:	f7fe f8cf 	bl	8007db0 <_Bfree>
 8009c12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c14:	2300      	movs	r3, #0
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	2550      	movs	r5, #80	@ 0x50
 8009c1a:	e72b      	b.n	8009a74 <__gethex+0xf8>
 8009c1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1f3      	bne.n	8009c0a <__gethex+0x28e>
 8009c22:	e7e0      	b.n	8009be6 <__gethex+0x26a>
 8009c24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1dd      	bne.n	8009be6 <__gethex+0x26a>
 8009c2a:	e7ee      	b.n	8009c0a <__gethex+0x28e>
 8009c2c:	0800ae68 	.word	0x0800ae68
 8009c30:	0800acfd 	.word	0x0800acfd
 8009c34:	0800b016 	.word	0x0800b016
 8009c38:	1e6f      	subs	r7, r5, #1
 8009c3a:	f1b9 0f00 	cmp.w	r9, #0
 8009c3e:	d130      	bne.n	8009ca2 <__gethex+0x326>
 8009c40:	b127      	cbz	r7, 8009c4c <__gethex+0x2d0>
 8009c42:	4639      	mov	r1, r7
 8009c44:	4620      	mov	r0, r4
 8009c46:	f7fe fd04 	bl	8008652 <__any_on>
 8009c4a:	4681      	mov	r9, r0
 8009c4c:	117a      	asrs	r2, r7, #5
 8009c4e:	2301      	movs	r3, #1
 8009c50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c54:	f007 071f 	and.w	r7, r7, #31
 8009c58:	40bb      	lsls	r3, r7
 8009c5a:	4213      	tst	r3, r2
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	4620      	mov	r0, r4
 8009c60:	bf18      	it	ne
 8009c62:	f049 0902 	orrne.w	r9, r9, #2
 8009c66:	f7ff fe21 	bl	80098ac <rshift>
 8009c6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009c6e:	1b76      	subs	r6, r6, r5
 8009c70:	2502      	movs	r5, #2
 8009c72:	f1b9 0f00 	cmp.w	r9, #0
 8009c76:	d047      	beq.n	8009d08 <__gethex+0x38c>
 8009c78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d015      	beq.n	8009cac <__gethex+0x330>
 8009c80:	2b03      	cmp	r3, #3
 8009c82:	d017      	beq.n	8009cb4 <__gethex+0x338>
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d109      	bne.n	8009c9c <__gethex+0x320>
 8009c88:	f019 0f02 	tst.w	r9, #2
 8009c8c:	d006      	beq.n	8009c9c <__gethex+0x320>
 8009c8e:	f8da 3000 	ldr.w	r3, [sl]
 8009c92:	ea49 0903 	orr.w	r9, r9, r3
 8009c96:	f019 0f01 	tst.w	r9, #1
 8009c9a:	d10e      	bne.n	8009cba <__gethex+0x33e>
 8009c9c:	f045 0510 	orr.w	r5, r5, #16
 8009ca0:	e032      	b.n	8009d08 <__gethex+0x38c>
 8009ca2:	f04f 0901 	mov.w	r9, #1
 8009ca6:	e7d1      	b.n	8009c4c <__gethex+0x2d0>
 8009ca8:	2501      	movs	r5, #1
 8009caa:	e7e2      	b.n	8009c72 <__gethex+0x2f6>
 8009cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cae:	f1c3 0301 	rsb	r3, r3, #1
 8009cb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d0f0      	beq.n	8009c9c <__gethex+0x320>
 8009cba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cbe:	f104 0314 	add.w	r3, r4, #20
 8009cc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009cc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009cca:	f04f 0c00 	mov.w	ip, #0
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009cd8:	d01b      	beq.n	8009d12 <__gethex+0x396>
 8009cda:	3201      	adds	r2, #1
 8009cdc:	6002      	str	r2, [r0, #0]
 8009cde:	2d02      	cmp	r5, #2
 8009ce0:	f104 0314 	add.w	r3, r4, #20
 8009ce4:	d13c      	bne.n	8009d60 <__gethex+0x3e4>
 8009ce6:	f8d8 2000 	ldr.w	r2, [r8]
 8009cea:	3a01      	subs	r2, #1
 8009cec:	42b2      	cmp	r2, r6
 8009cee:	d109      	bne.n	8009d04 <__gethex+0x388>
 8009cf0:	1171      	asrs	r1, r6, #5
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009cf8:	f006 061f 	and.w	r6, r6, #31
 8009cfc:	fa02 f606 	lsl.w	r6, r2, r6
 8009d00:	421e      	tst	r6, r3
 8009d02:	d13a      	bne.n	8009d7a <__gethex+0x3fe>
 8009d04:	f045 0520 	orr.w	r5, r5, #32
 8009d08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d0a:	601c      	str	r4, [r3, #0]
 8009d0c:	9b02      	ldr	r3, [sp, #8]
 8009d0e:	601f      	str	r7, [r3, #0]
 8009d10:	e6b0      	b.n	8009a74 <__gethex+0xf8>
 8009d12:	4299      	cmp	r1, r3
 8009d14:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d18:	d8d9      	bhi.n	8009cce <__gethex+0x352>
 8009d1a:	68a3      	ldr	r3, [r4, #8]
 8009d1c:	459b      	cmp	fp, r3
 8009d1e:	db17      	blt.n	8009d50 <__gethex+0x3d4>
 8009d20:	6861      	ldr	r1, [r4, #4]
 8009d22:	9801      	ldr	r0, [sp, #4]
 8009d24:	3101      	adds	r1, #1
 8009d26:	f7fe f803 	bl	8007d30 <_Balloc>
 8009d2a:	4681      	mov	r9, r0
 8009d2c:	b918      	cbnz	r0, 8009d36 <__gethex+0x3ba>
 8009d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8009d98 <__gethex+0x41c>)
 8009d30:	4602      	mov	r2, r0
 8009d32:	2184      	movs	r1, #132	@ 0x84
 8009d34:	e6c5      	b.n	8009ac2 <__gethex+0x146>
 8009d36:	6922      	ldr	r2, [r4, #16]
 8009d38:	3202      	adds	r2, #2
 8009d3a:	f104 010c 	add.w	r1, r4, #12
 8009d3e:	0092      	lsls	r2, r2, #2
 8009d40:	300c      	adds	r0, #12
 8009d42:	f7ff fd6b 	bl	800981c <memcpy>
 8009d46:	4621      	mov	r1, r4
 8009d48:	9801      	ldr	r0, [sp, #4]
 8009d4a:	f7fe f831 	bl	8007db0 <_Bfree>
 8009d4e:	464c      	mov	r4, r9
 8009d50:	6923      	ldr	r3, [r4, #16]
 8009d52:	1c5a      	adds	r2, r3, #1
 8009d54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d58:	6122      	str	r2, [r4, #16]
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	615a      	str	r2, [r3, #20]
 8009d5e:	e7be      	b.n	8009cde <__gethex+0x362>
 8009d60:	6922      	ldr	r2, [r4, #16]
 8009d62:	455a      	cmp	r2, fp
 8009d64:	dd0b      	ble.n	8009d7e <__gethex+0x402>
 8009d66:	2101      	movs	r1, #1
 8009d68:	4620      	mov	r0, r4
 8009d6a:	f7ff fd9f 	bl	80098ac <rshift>
 8009d6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d72:	3701      	adds	r7, #1
 8009d74:	42bb      	cmp	r3, r7
 8009d76:	f6ff aee0 	blt.w	8009b3a <__gethex+0x1be>
 8009d7a:	2501      	movs	r5, #1
 8009d7c:	e7c2      	b.n	8009d04 <__gethex+0x388>
 8009d7e:	f016 061f 	ands.w	r6, r6, #31
 8009d82:	d0fa      	beq.n	8009d7a <__gethex+0x3fe>
 8009d84:	4453      	add	r3, sl
 8009d86:	f1c6 0620 	rsb	r6, r6, #32
 8009d8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009d8e:	f7fe f8c1 	bl	8007f14 <__hi0bits>
 8009d92:	42b0      	cmp	r0, r6
 8009d94:	dbe7      	blt.n	8009d66 <__gethex+0x3ea>
 8009d96:	e7f0      	b.n	8009d7a <__gethex+0x3fe>
 8009d98:	0800acfd 	.word	0x0800acfd

08009d9c <L_shift>:
 8009d9c:	f1c2 0208 	rsb	r2, r2, #8
 8009da0:	0092      	lsls	r2, r2, #2
 8009da2:	b570      	push	{r4, r5, r6, lr}
 8009da4:	f1c2 0620 	rsb	r6, r2, #32
 8009da8:	6843      	ldr	r3, [r0, #4]
 8009daa:	6804      	ldr	r4, [r0, #0]
 8009dac:	fa03 f506 	lsl.w	r5, r3, r6
 8009db0:	432c      	orrs	r4, r5
 8009db2:	40d3      	lsrs	r3, r2
 8009db4:	6004      	str	r4, [r0, #0]
 8009db6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dba:	4288      	cmp	r0, r1
 8009dbc:	d3f4      	bcc.n	8009da8 <L_shift+0xc>
 8009dbe:	bd70      	pop	{r4, r5, r6, pc}

08009dc0 <__match>:
 8009dc0:	b530      	push	{r4, r5, lr}
 8009dc2:	6803      	ldr	r3, [r0, #0]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dca:	b914      	cbnz	r4, 8009dd2 <__match+0x12>
 8009dcc:	6003      	str	r3, [r0, #0]
 8009dce:	2001      	movs	r0, #1
 8009dd0:	bd30      	pop	{r4, r5, pc}
 8009dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009dda:	2d19      	cmp	r5, #25
 8009ddc:	bf98      	it	ls
 8009dde:	3220      	addls	r2, #32
 8009de0:	42a2      	cmp	r2, r4
 8009de2:	d0f0      	beq.n	8009dc6 <__match+0x6>
 8009de4:	2000      	movs	r0, #0
 8009de6:	e7f3      	b.n	8009dd0 <__match+0x10>

08009de8 <__hexnan>:
 8009de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dec:	680b      	ldr	r3, [r1, #0]
 8009dee:	6801      	ldr	r1, [r0, #0]
 8009df0:	115e      	asrs	r6, r3, #5
 8009df2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009df6:	f013 031f 	ands.w	r3, r3, #31
 8009dfa:	b087      	sub	sp, #28
 8009dfc:	bf18      	it	ne
 8009dfe:	3604      	addne	r6, #4
 8009e00:	2500      	movs	r5, #0
 8009e02:	1f37      	subs	r7, r6, #4
 8009e04:	4682      	mov	sl, r0
 8009e06:	4690      	mov	r8, r2
 8009e08:	9301      	str	r3, [sp, #4]
 8009e0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e0e:	46b9      	mov	r9, r7
 8009e10:	463c      	mov	r4, r7
 8009e12:	9502      	str	r5, [sp, #8]
 8009e14:	46ab      	mov	fp, r5
 8009e16:	784a      	ldrb	r2, [r1, #1]
 8009e18:	1c4b      	adds	r3, r1, #1
 8009e1a:	9303      	str	r3, [sp, #12]
 8009e1c:	b342      	cbz	r2, 8009e70 <__hexnan+0x88>
 8009e1e:	4610      	mov	r0, r2
 8009e20:	9105      	str	r1, [sp, #20]
 8009e22:	9204      	str	r2, [sp, #16]
 8009e24:	f7ff fd94 	bl	8009950 <__hexdig_fun>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d151      	bne.n	8009ed0 <__hexnan+0xe8>
 8009e2c:	9a04      	ldr	r2, [sp, #16]
 8009e2e:	9905      	ldr	r1, [sp, #20]
 8009e30:	2a20      	cmp	r2, #32
 8009e32:	d818      	bhi.n	8009e66 <__hexnan+0x7e>
 8009e34:	9b02      	ldr	r3, [sp, #8]
 8009e36:	459b      	cmp	fp, r3
 8009e38:	dd13      	ble.n	8009e62 <__hexnan+0x7a>
 8009e3a:	454c      	cmp	r4, r9
 8009e3c:	d206      	bcs.n	8009e4c <__hexnan+0x64>
 8009e3e:	2d07      	cmp	r5, #7
 8009e40:	dc04      	bgt.n	8009e4c <__hexnan+0x64>
 8009e42:	462a      	mov	r2, r5
 8009e44:	4649      	mov	r1, r9
 8009e46:	4620      	mov	r0, r4
 8009e48:	f7ff ffa8 	bl	8009d9c <L_shift>
 8009e4c:	4544      	cmp	r4, r8
 8009e4e:	d952      	bls.n	8009ef6 <__hexnan+0x10e>
 8009e50:	2300      	movs	r3, #0
 8009e52:	f1a4 0904 	sub.w	r9, r4, #4
 8009e56:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e5a:	f8cd b008 	str.w	fp, [sp, #8]
 8009e5e:	464c      	mov	r4, r9
 8009e60:	461d      	mov	r5, r3
 8009e62:	9903      	ldr	r1, [sp, #12]
 8009e64:	e7d7      	b.n	8009e16 <__hexnan+0x2e>
 8009e66:	2a29      	cmp	r2, #41	@ 0x29
 8009e68:	d157      	bne.n	8009f1a <__hexnan+0x132>
 8009e6a:	3102      	adds	r1, #2
 8009e6c:	f8ca 1000 	str.w	r1, [sl]
 8009e70:	f1bb 0f00 	cmp.w	fp, #0
 8009e74:	d051      	beq.n	8009f1a <__hexnan+0x132>
 8009e76:	454c      	cmp	r4, r9
 8009e78:	d206      	bcs.n	8009e88 <__hexnan+0xa0>
 8009e7a:	2d07      	cmp	r5, #7
 8009e7c:	dc04      	bgt.n	8009e88 <__hexnan+0xa0>
 8009e7e:	462a      	mov	r2, r5
 8009e80:	4649      	mov	r1, r9
 8009e82:	4620      	mov	r0, r4
 8009e84:	f7ff ff8a 	bl	8009d9c <L_shift>
 8009e88:	4544      	cmp	r4, r8
 8009e8a:	d936      	bls.n	8009efa <__hexnan+0x112>
 8009e8c:	f1a8 0204 	sub.w	r2, r8, #4
 8009e90:	4623      	mov	r3, r4
 8009e92:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e96:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e9a:	429f      	cmp	r7, r3
 8009e9c:	d2f9      	bcs.n	8009e92 <__hexnan+0xaa>
 8009e9e:	1b3b      	subs	r3, r7, r4
 8009ea0:	f023 0303 	bic.w	r3, r3, #3
 8009ea4:	3304      	adds	r3, #4
 8009ea6:	3401      	adds	r4, #1
 8009ea8:	3e03      	subs	r6, #3
 8009eaa:	42b4      	cmp	r4, r6
 8009eac:	bf88      	it	hi
 8009eae:	2304      	movhi	r3, #4
 8009eb0:	4443      	add	r3, r8
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f843 2b04 	str.w	r2, [r3], #4
 8009eb8:	429f      	cmp	r7, r3
 8009eba:	d2fb      	bcs.n	8009eb4 <__hexnan+0xcc>
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	b91b      	cbnz	r3, 8009ec8 <__hexnan+0xe0>
 8009ec0:	4547      	cmp	r7, r8
 8009ec2:	d128      	bne.n	8009f16 <__hexnan+0x12e>
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	603b      	str	r3, [r7, #0]
 8009ec8:	2005      	movs	r0, #5
 8009eca:	b007      	add	sp, #28
 8009ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed0:	3501      	adds	r5, #1
 8009ed2:	2d08      	cmp	r5, #8
 8009ed4:	f10b 0b01 	add.w	fp, fp, #1
 8009ed8:	dd06      	ble.n	8009ee8 <__hexnan+0x100>
 8009eda:	4544      	cmp	r4, r8
 8009edc:	d9c1      	bls.n	8009e62 <__hexnan+0x7a>
 8009ede:	2300      	movs	r3, #0
 8009ee0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ee4:	2501      	movs	r5, #1
 8009ee6:	3c04      	subs	r4, #4
 8009ee8:	6822      	ldr	r2, [r4, #0]
 8009eea:	f000 000f 	and.w	r0, r0, #15
 8009eee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009ef2:	6020      	str	r0, [r4, #0]
 8009ef4:	e7b5      	b.n	8009e62 <__hexnan+0x7a>
 8009ef6:	2508      	movs	r5, #8
 8009ef8:	e7b3      	b.n	8009e62 <__hexnan+0x7a>
 8009efa:	9b01      	ldr	r3, [sp, #4]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d0dd      	beq.n	8009ebc <__hexnan+0xd4>
 8009f00:	f1c3 0320 	rsb	r3, r3, #32
 8009f04:	f04f 32ff 	mov.w	r2, #4294967295
 8009f08:	40da      	lsrs	r2, r3
 8009f0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f0e:	4013      	ands	r3, r2
 8009f10:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f14:	e7d2      	b.n	8009ebc <__hexnan+0xd4>
 8009f16:	3f04      	subs	r7, #4
 8009f18:	e7d0      	b.n	8009ebc <__hexnan+0xd4>
 8009f1a:	2004      	movs	r0, #4
 8009f1c:	e7d5      	b.n	8009eca <__hexnan+0xe2>

08009f1e <__ascii_mbtowc>:
 8009f1e:	b082      	sub	sp, #8
 8009f20:	b901      	cbnz	r1, 8009f24 <__ascii_mbtowc+0x6>
 8009f22:	a901      	add	r1, sp, #4
 8009f24:	b142      	cbz	r2, 8009f38 <__ascii_mbtowc+0x1a>
 8009f26:	b14b      	cbz	r3, 8009f3c <__ascii_mbtowc+0x1e>
 8009f28:	7813      	ldrb	r3, [r2, #0]
 8009f2a:	600b      	str	r3, [r1, #0]
 8009f2c:	7812      	ldrb	r2, [r2, #0]
 8009f2e:	1e10      	subs	r0, r2, #0
 8009f30:	bf18      	it	ne
 8009f32:	2001      	movne	r0, #1
 8009f34:	b002      	add	sp, #8
 8009f36:	4770      	bx	lr
 8009f38:	4610      	mov	r0, r2
 8009f3a:	e7fb      	b.n	8009f34 <__ascii_mbtowc+0x16>
 8009f3c:	f06f 0001 	mvn.w	r0, #1
 8009f40:	e7f8      	b.n	8009f34 <__ascii_mbtowc+0x16>

08009f42 <_realloc_r>:
 8009f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f46:	4680      	mov	r8, r0
 8009f48:	4615      	mov	r5, r2
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	b921      	cbnz	r1, 8009f58 <_realloc_r+0x16>
 8009f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f52:	4611      	mov	r1, r2
 8009f54:	f7fd be60 	b.w	8007c18 <_malloc_r>
 8009f58:	b92a      	cbnz	r2, 8009f66 <_realloc_r+0x24>
 8009f5a:	f7fd fde9 	bl	8007b30 <_free_r>
 8009f5e:	2400      	movs	r4, #0
 8009f60:	4620      	mov	r0, r4
 8009f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f66:	f000 f840 	bl	8009fea <_malloc_usable_size_r>
 8009f6a:	4285      	cmp	r5, r0
 8009f6c:	4606      	mov	r6, r0
 8009f6e:	d802      	bhi.n	8009f76 <_realloc_r+0x34>
 8009f70:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009f74:	d8f4      	bhi.n	8009f60 <_realloc_r+0x1e>
 8009f76:	4629      	mov	r1, r5
 8009f78:	4640      	mov	r0, r8
 8009f7a:	f7fd fe4d 	bl	8007c18 <_malloc_r>
 8009f7e:	4607      	mov	r7, r0
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d0ec      	beq.n	8009f5e <_realloc_r+0x1c>
 8009f84:	42b5      	cmp	r5, r6
 8009f86:	462a      	mov	r2, r5
 8009f88:	4621      	mov	r1, r4
 8009f8a:	bf28      	it	cs
 8009f8c:	4632      	movcs	r2, r6
 8009f8e:	f7ff fc45 	bl	800981c <memcpy>
 8009f92:	4621      	mov	r1, r4
 8009f94:	4640      	mov	r0, r8
 8009f96:	f7fd fdcb 	bl	8007b30 <_free_r>
 8009f9a:	463c      	mov	r4, r7
 8009f9c:	e7e0      	b.n	8009f60 <_realloc_r+0x1e>

08009f9e <__ascii_wctomb>:
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	4608      	mov	r0, r1
 8009fa2:	b141      	cbz	r1, 8009fb6 <__ascii_wctomb+0x18>
 8009fa4:	2aff      	cmp	r2, #255	@ 0xff
 8009fa6:	d904      	bls.n	8009fb2 <__ascii_wctomb+0x14>
 8009fa8:	228a      	movs	r2, #138	@ 0x8a
 8009faa:	601a      	str	r2, [r3, #0]
 8009fac:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb0:	4770      	bx	lr
 8009fb2:	700a      	strb	r2, [r1, #0]
 8009fb4:	2001      	movs	r0, #1
 8009fb6:	4770      	bx	lr

08009fb8 <fiprintf>:
 8009fb8:	b40e      	push	{r1, r2, r3}
 8009fba:	b503      	push	{r0, r1, lr}
 8009fbc:	4601      	mov	r1, r0
 8009fbe:	ab03      	add	r3, sp, #12
 8009fc0:	4805      	ldr	r0, [pc, #20]	@ (8009fd8 <fiprintf+0x20>)
 8009fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc6:	6800      	ldr	r0, [r0, #0]
 8009fc8:	9301      	str	r3, [sp, #4]
 8009fca:	f000 f83f 	bl	800a04c <_vfiprintf_r>
 8009fce:	b002      	add	sp, #8
 8009fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fd4:	b003      	add	sp, #12
 8009fd6:	4770      	bx	lr
 8009fd8:	200000a8 	.word	0x200000a8

08009fdc <abort>:
 8009fdc:	b508      	push	{r3, lr}
 8009fde:	2006      	movs	r0, #6
 8009fe0:	f000 fa08 	bl	800a3f4 <raise>
 8009fe4:	2001      	movs	r0, #1
 8009fe6:	f7f7 fe57 	bl	8001c98 <_exit>

08009fea <_malloc_usable_size_r>:
 8009fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fee:	1f18      	subs	r0, r3, #4
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	bfbc      	itt	lt
 8009ff4:	580b      	ldrlt	r3, [r1, r0]
 8009ff6:	18c0      	addlt	r0, r0, r3
 8009ff8:	4770      	bx	lr

08009ffa <__sfputc_r>:
 8009ffa:	6893      	ldr	r3, [r2, #8]
 8009ffc:	3b01      	subs	r3, #1
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	b410      	push	{r4}
 800a002:	6093      	str	r3, [r2, #8]
 800a004:	da08      	bge.n	800a018 <__sfputc_r+0x1e>
 800a006:	6994      	ldr	r4, [r2, #24]
 800a008:	42a3      	cmp	r3, r4
 800a00a:	db01      	blt.n	800a010 <__sfputc_r+0x16>
 800a00c:	290a      	cmp	r1, #10
 800a00e:	d103      	bne.n	800a018 <__sfputc_r+0x1e>
 800a010:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a014:	f000 b932 	b.w	800a27c <__swbuf_r>
 800a018:	6813      	ldr	r3, [r2, #0]
 800a01a:	1c58      	adds	r0, r3, #1
 800a01c:	6010      	str	r0, [r2, #0]
 800a01e:	7019      	strb	r1, [r3, #0]
 800a020:	4608      	mov	r0, r1
 800a022:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a026:	4770      	bx	lr

0800a028 <__sfputs_r>:
 800a028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a02a:	4606      	mov	r6, r0
 800a02c:	460f      	mov	r7, r1
 800a02e:	4614      	mov	r4, r2
 800a030:	18d5      	adds	r5, r2, r3
 800a032:	42ac      	cmp	r4, r5
 800a034:	d101      	bne.n	800a03a <__sfputs_r+0x12>
 800a036:	2000      	movs	r0, #0
 800a038:	e007      	b.n	800a04a <__sfputs_r+0x22>
 800a03a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a03e:	463a      	mov	r2, r7
 800a040:	4630      	mov	r0, r6
 800a042:	f7ff ffda 	bl	8009ffa <__sfputc_r>
 800a046:	1c43      	adds	r3, r0, #1
 800a048:	d1f3      	bne.n	800a032 <__sfputs_r+0xa>
 800a04a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a04c <_vfiprintf_r>:
 800a04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a050:	460d      	mov	r5, r1
 800a052:	b09d      	sub	sp, #116	@ 0x74
 800a054:	4614      	mov	r4, r2
 800a056:	4698      	mov	r8, r3
 800a058:	4606      	mov	r6, r0
 800a05a:	b118      	cbz	r0, 800a064 <_vfiprintf_r+0x18>
 800a05c:	6a03      	ldr	r3, [r0, #32]
 800a05e:	b90b      	cbnz	r3, 800a064 <_vfiprintf_r+0x18>
 800a060:	f7fc fdfa 	bl	8006c58 <__sinit>
 800a064:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a066:	07d9      	lsls	r1, r3, #31
 800a068:	d405      	bmi.n	800a076 <_vfiprintf_r+0x2a>
 800a06a:	89ab      	ldrh	r3, [r5, #12]
 800a06c:	059a      	lsls	r2, r3, #22
 800a06e:	d402      	bmi.n	800a076 <_vfiprintf_r+0x2a>
 800a070:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a072:	f7fc ff08 	bl	8006e86 <__retarget_lock_acquire_recursive>
 800a076:	89ab      	ldrh	r3, [r5, #12]
 800a078:	071b      	lsls	r3, r3, #28
 800a07a:	d501      	bpl.n	800a080 <_vfiprintf_r+0x34>
 800a07c:	692b      	ldr	r3, [r5, #16]
 800a07e:	b99b      	cbnz	r3, 800a0a8 <_vfiprintf_r+0x5c>
 800a080:	4629      	mov	r1, r5
 800a082:	4630      	mov	r0, r6
 800a084:	f000 f938 	bl	800a2f8 <__swsetup_r>
 800a088:	b170      	cbz	r0, 800a0a8 <_vfiprintf_r+0x5c>
 800a08a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a08c:	07dc      	lsls	r4, r3, #31
 800a08e:	d504      	bpl.n	800a09a <_vfiprintf_r+0x4e>
 800a090:	f04f 30ff 	mov.w	r0, #4294967295
 800a094:	b01d      	add	sp, #116	@ 0x74
 800a096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a09a:	89ab      	ldrh	r3, [r5, #12]
 800a09c:	0598      	lsls	r0, r3, #22
 800a09e:	d4f7      	bmi.n	800a090 <_vfiprintf_r+0x44>
 800a0a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0a2:	f7fc fef1 	bl	8006e88 <__retarget_lock_release_recursive>
 800a0a6:	e7f3      	b.n	800a090 <_vfiprintf_r+0x44>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0ac:	2320      	movs	r3, #32
 800a0ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0b6:	2330      	movs	r3, #48	@ 0x30
 800a0b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a268 <_vfiprintf_r+0x21c>
 800a0bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0c0:	f04f 0901 	mov.w	r9, #1
 800a0c4:	4623      	mov	r3, r4
 800a0c6:	469a      	mov	sl, r3
 800a0c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0cc:	b10a      	cbz	r2, 800a0d2 <_vfiprintf_r+0x86>
 800a0ce:	2a25      	cmp	r2, #37	@ 0x25
 800a0d0:	d1f9      	bne.n	800a0c6 <_vfiprintf_r+0x7a>
 800a0d2:	ebba 0b04 	subs.w	fp, sl, r4
 800a0d6:	d00b      	beq.n	800a0f0 <_vfiprintf_r+0xa4>
 800a0d8:	465b      	mov	r3, fp
 800a0da:	4622      	mov	r2, r4
 800a0dc:	4629      	mov	r1, r5
 800a0de:	4630      	mov	r0, r6
 800a0e0:	f7ff ffa2 	bl	800a028 <__sfputs_r>
 800a0e4:	3001      	adds	r0, #1
 800a0e6:	f000 80a7 	beq.w	800a238 <_vfiprintf_r+0x1ec>
 800a0ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0ec:	445a      	add	r2, fp
 800a0ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f000 809f 	beq.w	800a238 <_vfiprintf_r+0x1ec>
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800a100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a104:	f10a 0a01 	add.w	sl, sl, #1
 800a108:	9304      	str	r3, [sp, #16]
 800a10a:	9307      	str	r3, [sp, #28]
 800a10c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a110:	931a      	str	r3, [sp, #104]	@ 0x68
 800a112:	4654      	mov	r4, sl
 800a114:	2205      	movs	r2, #5
 800a116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a11a:	4853      	ldr	r0, [pc, #332]	@ (800a268 <_vfiprintf_r+0x21c>)
 800a11c:	f7f6 f860 	bl	80001e0 <memchr>
 800a120:	9a04      	ldr	r2, [sp, #16]
 800a122:	b9d8      	cbnz	r0, 800a15c <_vfiprintf_r+0x110>
 800a124:	06d1      	lsls	r1, r2, #27
 800a126:	bf44      	itt	mi
 800a128:	2320      	movmi	r3, #32
 800a12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a12e:	0713      	lsls	r3, r2, #28
 800a130:	bf44      	itt	mi
 800a132:	232b      	movmi	r3, #43	@ 0x2b
 800a134:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a138:	f89a 3000 	ldrb.w	r3, [sl]
 800a13c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a13e:	d015      	beq.n	800a16c <_vfiprintf_r+0x120>
 800a140:	9a07      	ldr	r2, [sp, #28]
 800a142:	4654      	mov	r4, sl
 800a144:	2000      	movs	r0, #0
 800a146:	f04f 0c0a 	mov.w	ip, #10
 800a14a:	4621      	mov	r1, r4
 800a14c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a150:	3b30      	subs	r3, #48	@ 0x30
 800a152:	2b09      	cmp	r3, #9
 800a154:	d94b      	bls.n	800a1ee <_vfiprintf_r+0x1a2>
 800a156:	b1b0      	cbz	r0, 800a186 <_vfiprintf_r+0x13a>
 800a158:	9207      	str	r2, [sp, #28]
 800a15a:	e014      	b.n	800a186 <_vfiprintf_r+0x13a>
 800a15c:	eba0 0308 	sub.w	r3, r0, r8
 800a160:	fa09 f303 	lsl.w	r3, r9, r3
 800a164:	4313      	orrs	r3, r2
 800a166:	9304      	str	r3, [sp, #16]
 800a168:	46a2      	mov	sl, r4
 800a16a:	e7d2      	b.n	800a112 <_vfiprintf_r+0xc6>
 800a16c:	9b03      	ldr	r3, [sp, #12]
 800a16e:	1d19      	adds	r1, r3, #4
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	9103      	str	r1, [sp, #12]
 800a174:	2b00      	cmp	r3, #0
 800a176:	bfbb      	ittet	lt
 800a178:	425b      	neglt	r3, r3
 800a17a:	f042 0202 	orrlt.w	r2, r2, #2
 800a17e:	9307      	strge	r3, [sp, #28]
 800a180:	9307      	strlt	r3, [sp, #28]
 800a182:	bfb8      	it	lt
 800a184:	9204      	strlt	r2, [sp, #16]
 800a186:	7823      	ldrb	r3, [r4, #0]
 800a188:	2b2e      	cmp	r3, #46	@ 0x2e
 800a18a:	d10a      	bne.n	800a1a2 <_vfiprintf_r+0x156>
 800a18c:	7863      	ldrb	r3, [r4, #1]
 800a18e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a190:	d132      	bne.n	800a1f8 <_vfiprintf_r+0x1ac>
 800a192:	9b03      	ldr	r3, [sp, #12]
 800a194:	1d1a      	adds	r2, r3, #4
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	9203      	str	r2, [sp, #12]
 800a19a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a19e:	3402      	adds	r4, #2
 800a1a0:	9305      	str	r3, [sp, #20]
 800a1a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a278 <_vfiprintf_r+0x22c>
 800a1a6:	7821      	ldrb	r1, [r4, #0]
 800a1a8:	2203      	movs	r2, #3
 800a1aa:	4650      	mov	r0, sl
 800a1ac:	f7f6 f818 	bl	80001e0 <memchr>
 800a1b0:	b138      	cbz	r0, 800a1c2 <_vfiprintf_r+0x176>
 800a1b2:	9b04      	ldr	r3, [sp, #16]
 800a1b4:	eba0 000a 	sub.w	r0, r0, sl
 800a1b8:	2240      	movs	r2, #64	@ 0x40
 800a1ba:	4082      	lsls	r2, r0
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	3401      	adds	r4, #1
 800a1c0:	9304      	str	r3, [sp, #16]
 800a1c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1c6:	4829      	ldr	r0, [pc, #164]	@ (800a26c <_vfiprintf_r+0x220>)
 800a1c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1cc:	2206      	movs	r2, #6
 800a1ce:	f7f6 f807 	bl	80001e0 <memchr>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	d03f      	beq.n	800a256 <_vfiprintf_r+0x20a>
 800a1d6:	4b26      	ldr	r3, [pc, #152]	@ (800a270 <_vfiprintf_r+0x224>)
 800a1d8:	bb1b      	cbnz	r3, 800a222 <_vfiprintf_r+0x1d6>
 800a1da:	9b03      	ldr	r3, [sp, #12]
 800a1dc:	3307      	adds	r3, #7
 800a1de:	f023 0307 	bic.w	r3, r3, #7
 800a1e2:	3308      	adds	r3, #8
 800a1e4:	9303      	str	r3, [sp, #12]
 800a1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1e8:	443b      	add	r3, r7
 800a1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1ec:	e76a      	b.n	800a0c4 <_vfiprintf_r+0x78>
 800a1ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	2001      	movs	r0, #1
 800a1f6:	e7a8      	b.n	800a14a <_vfiprintf_r+0xfe>
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	3401      	adds	r4, #1
 800a1fc:	9305      	str	r3, [sp, #20]
 800a1fe:	4619      	mov	r1, r3
 800a200:	f04f 0c0a 	mov.w	ip, #10
 800a204:	4620      	mov	r0, r4
 800a206:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a20a:	3a30      	subs	r2, #48	@ 0x30
 800a20c:	2a09      	cmp	r2, #9
 800a20e:	d903      	bls.n	800a218 <_vfiprintf_r+0x1cc>
 800a210:	2b00      	cmp	r3, #0
 800a212:	d0c6      	beq.n	800a1a2 <_vfiprintf_r+0x156>
 800a214:	9105      	str	r1, [sp, #20]
 800a216:	e7c4      	b.n	800a1a2 <_vfiprintf_r+0x156>
 800a218:	fb0c 2101 	mla	r1, ip, r1, r2
 800a21c:	4604      	mov	r4, r0
 800a21e:	2301      	movs	r3, #1
 800a220:	e7f0      	b.n	800a204 <_vfiprintf_r+0x1b8>
 800a222:	ab03      	add	r3, sp, #12
 800a224:	9300      	str	r3, [sp, #0]
 800a226:	462a      	mov	r2, r5
 800a228:	4b12      	ldr	r3, [pc, #72]	@ (800a274 <_vfiprintf_r+0x228>)
 800a22a:	a904      	add	r1, sp, #16
 800a22c:	4630      	mov	r0, r6
 800a22e:	f7fb febb 	bl	8005fa8 <_printf_float>
 800a232:	4607      	mov	r7, r0
 800a234:	1c78      	adds	r0, r7, #1
 800a236:	d1d6      	bne.n	800a1e6 <_vfiprintf_r+0x19a>
 800a238:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a23a:	07d9      	lsls	r1, r3, #31
 800a23c:	d405      	bmi.n	800a24a <_vfiprintf_r+0x1fe>
 800a23e:	89ab      	ldrh	r3, [r5, #12]
 800a240:	059a      	lsls	r2, r3, #22
 800a242:	d402      	bmi.n	800a24a <_vfiprintf_r+0x1fe>
 800a244:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a246:	f7fc fe1f 	bl	8006e88 <__retarget_lock_release_recursive>
 800a24a:	89ab      	ldrh	r3, [r5, #12]
 800a24c:	065b      	lsls	r3, r3, #25
 800a24e:	f53f af1f 	bmi.w	800a090 <_vfiprintf_r+0x44>
 800a252:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a254:	e71e      	b.n	800a094 <_vfiprintf_r+0x48>
 800a256:	ab03      	add	r3, sp, #12
 800a258:	9300      	str	r3, [sp, #0]
 800a25a:	462a      	mov	r2, r5
 800a25c:	4b05      	ldr	r3, [pc, #20]	@ (800a274 <_vfiprintf_r+0x228>)
 800a25e:	a904      	add	r1, sp, #16
 800a260:	4630      	mov	r0, r6
 800a262:	f7fc f939 	bl	80064d8 <_printf_i>
 800a266:	e7e4      	b.n	800a232 <_vfiprintf_r+0x1e6>
 800a268:	0800afc1 	.word	0x0800afc1
 800a26c:	0800afcb 	.word	0x0800afcb
 800a270:	08005fa9 	.word	0x08005fa9
 800a274:	0800a029 	.word	0x0800a029
 800a278:	0800afc7 	.word	0x0800afc7

0800a27c <__swbuf_r>:
 800a27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a27e:	460e      	mov	r6, r1
 800a280:	4614      	mov	r4, r2
 800a282:	4605      	mov	r5, r0
 800a284:	b118      	cbz	r0, 800a28e <__swbuf_r+0x12>
 800a286:	6a03      	ldr	r3, [r0, #32]
 800a288:	b90b      	cbnz	r3, 800a28e <__swbuf_r+0x12>
 800a28a:	f7fc fce5 	bl	8006c58 <__sinit>
 800a28e:	69a3      	ldr	r3, [r4, #24]
 800a290:	60a3      	str	r3, [r4, #8]
 800a292:	89a3      	ldrh	r3, [r4, #12]
 800a294:	071a      	lsls	r2, r3, #28
 800a296:	d501      	bpl.n	800a29c <__swbuf_r+0x20>
 800a298:	6923      	ldr	r3, [r4, #16]
 800a29a:	b943      	cbnz	r3, 800a2ae <__swbuf_r+0x32>
 800a29c:	4621      	mov	r1, r4
 800a29e:	4628      	mov	r0, r5
 800a2a0:	f000 f82a 	bl	800a2f8 <__swsetup_r>
 800a2a4:	b118      	cbz	r0, 800a2ae <__swbuf_r+0x32>
 800a2a6:	f04f 37ff 	mov.w	r7, #4294967295
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ae:	6823      	ldr	r3, [r4, #0]
 800a2b0:	6922      	ldr	r2, [r4, #16]
 800a2b2:	1a98      	subs	r0, r3, r2
 800a2b4:	6963      	ldr	r3, [r4, #20]
 800a2b6:	b2f6      	uxtb	r6, r6
 800a2b8:	4283      	cmp	r3, r0
 800a2ba:	4637      	mov	r7, r6
 800a2bc:	dc05      	bgt.n	800a2ca <__swbuf_r+0x4e>
 800a2be:	4621      	mov	r1, r4
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	f7ff fa47 	bl	8009754 <_fflush_r>
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	d1ed      	bne.n	800a2a6 <__swbuf_r+0x2a>
 800a2ca:	68a3      	ldr	r3, [r4, #8]
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	60a3      	str	r3, [r4, #8]
 800a2d0:	6823      	ldr	r3, [r4, #0]
 800a2d2:	1c5a      	adds	r2, r3, #1
 800a2d4:	6022      	str	r2, [r4, #0]
 800a2d6:	701e      	strb	r6, [r3, #0]
 800a2d8:	6962      	ldr	r2, [r4, #20]
 800a2da:	1c43      	adds	r3, r0, #1
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d004      	beq.n	800a2ea <__swbuf_r+0x6e>
 800a2e0:	89a3      	ldrh	r3, [r4, #12]
 800a2e2:	07db      	lsls	r3, r3, #31
 800a2e4:	d5e1      	bpl.n	800a2aa <__swbuf_r+0x2e>
 800a2e6:	2e0a      	cmp	r6, #10
 800a2e8:	d1df      	bne.n	800a2aa <__swbuf_r+0x2e>
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	f7ff fa31 	bl	8009754 <_fflush_r>
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	d0d9      	beq.n	800a2aa <__swbuf_r+0x2e>
 800a2f6:	e7d6      	b.n	800a2a6 <__swbuf_r+0x2a>

0800a2f8 <__swsetup_r>:
 800a2f8:	b538      	push	{r3, r4, r5, lr}
 800a2fa:	4b29      	ldr	r3, [pc, #164]	@ (800a3a0 <__swsetup_r+0xa8>)
 800a2fc:	4605      	mov	r5, r0
 800a2fe:	6818      	ldr	r0, [r3, #0]
 800a300:	460c      	mov	r4, r1
 800a302:	b118      	cbz	r0, 800a30c <__swsetup_r+0x14>
 800a304:	6a03      	ldr	r3, [r0, #32]
 800a306:	b90b      	cbnz	r3, 800a30c <__swsetup_r+0x14>
 800a308:	f7fc fca6 	bl	8006c58 <__sinit>
 800a30c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a310:	0719      	lsls	r1, r3, #28
 800a312:	d422      	bmi.n	800a35a <__swsetup_r+0x62>
 800a314:	06da      	lsls	r2, r3, #27
 800a316:	d407      	bmi.n	800a328 <__swsetup_r+0x30>
 800a318:	2209      	movs	r2, #9
 800a31a:	602a      	str	r2, [r5, #0]
 800a31c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a320:	81a3      	strh	r3, [r4, #12]
 800a322:	f04f 30ff 	mov.w	r0, #4294967295
 800a326:	e033      	b.n	800a390 <__swsetup_r+0x98>
 800a328:	0758      	lsls	r0, r3, #29
 800a32a:	d512      	bpl.n	800a352 <__swsetup_r+0x5a>
 800a32c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a32e:	b141      	cbz	r1, 800a342 <__swsetup_r+0x4a>
 800a330:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a334:	4299      	cmp	r1, r3
 800a336:	d002      	beq.n	800a33e <__swsetup_r+0x46>
 800a338:	4628      	mov	r0, r5
 800a33a:	f7fd fbf9 	bl	8007b30 <_free_r>
 800a33e:	2300      	movs	r3, #0
 800a340:	6363      	str	r3, [r4, #52]	@ 0x34
 800a342:	89a3      	ldrh	r3, [r4, #12]
 800a344:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a348:	81a3      	strh	r3, [r4, #12]
 800a34a:	2300      	movs	r3, #0
 800a34c:	6063      	str	r3, [r4, #4]
 800a34e:	6923      	ldr	r3, [r4, #16]
 800a350:	6023      	str	r3, [r4, #0]
 800a352:	89a3      	ldrh	r3, [r4, #12]
 800a354:	f043 0308 	orr.w	r3, r3, #8
 800a358:	81a3      	strh	r3, [r4, #12]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	b94b      	cbnz	r3, 800a372 <__swsetup_r+0x7a>
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a364:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a368:	d003      	beq.n	800a372 <__swsetup_r+0x7a>
 800a36a:	4621      	mov	r1, r4
 800a36c:	4628      	mov	r0, r5
 800a36e:	f000 f883 	bl	800a478 <__smakebuf_r>
 800a372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a376:	f013 0201 	ands.w	r2, r3, #1
 800a37a:	d00a      	beq.n	800a392 <__swsetup_r+0x9a>
 800a37c:	2200      	movs	r2, #0
 800a37e:	60a2      	str	r2, [r4, #8]
 800a380:	6962      	ldr	r2, [r4, #20]
 800a382:	4252      	negs	r2, r2
 800a384:	61a2      	str	r2, [r4, #24]
 800a386:	6922      	ldr	r2, [r4, #16]
 800a388:	b942      	cbnz	r2, 800a39c <__swsetup_r+0xa4>
 800a38a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a38e:	d1c5      	bne.n	800a31c <__swsetup_r+0x24>
 800a390:	bd38      	pop	{r3, r4, r5, pc}
 800a392:	0799      	lsls	r1, r3, #30
 800a394:	bf58      	it	pl
 800a396:	6962      	ldrpl	r2, [r4, #20]
 800a398:	60a2      	str	r2, [r4, #8]
 800a39a:	e7f4      	b.n	800a386 <__swsetup_r+0x8e>
 800a39c:	2000      	movs	r0, #0
 800a39e:	e7f7      	b.n	800a390 <__swsetup_r+0x98>
 800a3a0:	200000a8 	.word	0x200000a8

0800a3a4 <_raise_r>:
 800a3a4:	291f      	cmp	r1, #31
 800a3a6:	b538      	push	{r3, r4, r5, lr}
 800a3a8:	4605      	mov	r5, r0
 800a3aa:	460c      	mov	r4, r1
 800a3ac:	d904      	bls.n	800a3b8 <_raise_r+0x14>
 800a3ae:	2316      	movs	r3, #22
 800a3b0:	6003      	str	r3, [r0, #0]
 800a3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3b6:	bd38      	pop	{r3, r4, r5, pc}
 800a3b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3ba:	b112      	cbz	r2, 800a3c2 <_raise_r+0x1e>
 800a3bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3c0:	b94b      	cbnz	r3, 800a3d6 <_raise_r+0x32>
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	f000 f830 	bl	800a428 <_getpid_r>
 800a3c8:	4622      	mov	r2, r4
 800a3ca:	4601      	mov	r1, r0
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3d2:	f000 b817 	b.w	800a404 <_kill_r>
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d00a      	beq.n	800a3f0 <_raise_r+0x4c>
 800a3da:	1c59      	adds	r1, r3, #1
 800a3dc:	d103      	bne.n	800a3e6 <_raise_r+0x42>
 800a3de:	2316      	movs	r3, #22
 800a3e0:	6003      	str	r3, [r0, #0]
 800a3e2:	2001      	movs	r0, #1
 800a3e4:	e7e7      	b.n	800a3b6 <_raise_r+0x12>
 800a3e6:	2100      	movs	r1, #0
 800a3e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	4798      	blx	r3
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	e7e0      	b.n	800a3b6 <_raise_r+0x12>

0800a3f4 <raise>:
 800a3f4:	4b02      	ldr	r3, [pc, #8]	@ (800a400 <raise+0xc>)
 800a3f6:	4601      	mov	r1, r0
 800a3f8:	6818      	ldr	r0, [r3, #0]
 800a3fa:	f7ff bfd3 	b.w	800a3a4 <_raise_r>
 800a3fe:	bf00      	nop
 800a400:	200000a8 	.word	0x200000a8

0800a404 <_kill_r>:
 800a404:	b538      	push	{r3, r4, r5, lr}
 800a406:	4d07      	ldr	r5, [pc, #28]	@ (800a424 <_kill_r+0x20>)
 800a408:	2300      	movs	r3, #0
 800a40a:	4604      	mov	r4, r0
 800a40c:	4608      	mov	r0, r1
 800a40e:	4611      	mov	r1, r2
 800a410:	602b      	str	r3, [r5, #0]
 800a412:	f7f7 fc31 	bl	8001c78 <_kill>
 800a416:	1c43      	adds	r3, r0, #1
 800a418:	d102      	bne.n	800a420 <_kill_r+0x1c>
 800a41a:	682b      	ldr	r3, [r5, #0]
 800a41c:	b103      	cbz	r3, 800a420 <_kill_r+0x1c>
 800a41e:	6023      	str	r3, [r4, #0]
 800a420:	bd38      	pop	{r3, r4, r5, pc}
 800a422:	bf00      	nop
 800a424:	20000590 	.word	0x20000590

0800a428 <_getpid_r>:
 800a428:	f7f7 bc1e 	b.w	8001c68 <_getpid>

0800a42c <__swhatbuf_r>:
 800a42c:	b570      	push	{r4, r5, r6, lr}
 800a42e:	460c      	mov	r4, r1
 800a430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a434:	2900      	cmp	r1, #0
 800a436:	b096      	sub	sp, #88	@ 0x58
 800a438:	4615      	mov	r5, r2
 800a43a:	461e      	mov	r6, r3
 800a43c:	da0d      	bge.n	800a45a <__swhatbuf_r+0x2e>
 800a43e:	89a3      	ldrh	r3, [r4, #12]
 800a440:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a444:	f04f 0100 	mov.w	r1, #0
 800a448:	bf14      	ite	ne
 800a44a:	2340      	movne	r3, #64	@ 0x40
 800a44c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a450:	2000      	movs	r0, #0
 800a452:	6031      	str	r1, [r6, #0]
 800a454:	602b      	str	r3, [r5, #0]
 800a456:	b016      	add	sp, #88	@ 0x58
 800a458:	bd70      	pop	{r4, r5, r6, pc}
 800a45a:	466a      	mov	r2, sp
 800a45c:	f000 f848 	bl	800a4f0 <_fstat_r>
 800a460:	2800      	cmp	r0, #0
 800a462:	dbec      	blt.n	800a43e <__swhatbuf_r+0x12>
 800a464:	9901      	ldr	r1, [sp, #4]
 800a466:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a46a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a46e:	4259      	negs	r1, r3
 800a470:	4159      	adcs	r1, r3
 800a472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a476:	e7eb      	b.n	800a450 <__swhatbuf_r+0x24>

0800a478 <__smakebuf_r>:
 800a478:	898b      	ldrh	r3, [r1, #12]
 800a47a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a47c:	079d      	lsls	r5, r3, #30
 800a47e:	4606      	mov	r6, r0
 800a480:	460c      	mov	r4, r1
 800a482:	d507      	bpl.n	800a494 <__smakebuf_r+0x1c>
 800a484:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	6123      	str	r3, [r4, #16]
 800a48c:	2301      	movs	r3, #1
 800a48e:	6163      	str	r3, [r4, #20]
 800a490:	b003      	add	sp, #12
 800a492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a494:	ab01      	add	r3, sp, #4
 800a496:	466a      	mov	r2, sp
 800a498:	f7ff ffc8 	bl	800a42c <__swhatbuf_r>
 800a49c:	9f00      	ldr	r7, [sp, #0]
 800a49e:	4605      	mov	r5, r0
 800a4a0:	4639      	mov	r1, r7
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	f7fd fbb8 	bl	8007c18 <_malloc_r>
 800a4a8:	b948      	cbnz	r0, 800a4be <__smakebuf_r+0x46>
 800a4aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4ae:	059a      	lsls	r2, r3, #22
 800a4b0:	d4ee      	bmi.n	800a490 <__smakebuf_r+0x18>
 800a4b2:	f023 0303 	bic.w	r3, r3, #3
 800a4b6:	f043 0302 	orr.w	r3, r3, #2
 800a4ba:	81a3      	strh	r3, [r4, #12]
 800a4bc:	e7e2      	b.n	800a484 <__smakebuf_r+0xc>
 800a4be:	89a3      	ldrh	r3, [r4, #12]
 800a4c0:	6020      	str	r0, [r4, #0]
 800a4c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4c6:	81a3      	strh	r3, [r4, #12]
 800a4c8:	9b01      	ldr	r3, [sp, #4]
 800a4ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4ce:	b15b      	cbz	r3, 800a4e8 <__smakebuf_r+0x70>
 800a4d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	f000 f81d 	bl	800a514 <_isatty_r>
 800a4da:	b128      	cbz	r0, 800a4e8 <__smakebuf_r+0x70>
 800a4dc:	89a3      	ldrh	r3, [r4, #12]
 800a4de:	f023 0303 	bic.w	r3, r3, #3
 800a4e2:	f043 0301 	orr.w	r3, r3, #1
 800a4e6:	81a3      	strh	r3, [r4, #12]
 800a4e8:	89a3      	ldrh	r3, [r4, #12]
 800a4ea:	431d      	orrs	r5, r3
 800a4ec:	81a5      	strh	r5, [r4, #12]
 800a4ee:	e7cf      	b.n	800a490 <__smakebuf_r+0x18>

0800a4f0 <_fstat_r>:
 800a4f0:	b538      	push	{r3, r4, r5, lr}
 800a4f2:	4d07      	ldr	r5, [pc, #28]	@ (800a510 <_fstat_r+0x20>)
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	4604      	mov	r4, r0
 800a4f8:	4608      	mov	r0, r1
 800a4fa:	4611      	mov	r1, r2
 800a4fc:	602b      	str	r3, [r5, #0]
 800a4fe:	f7f7 fc1b 	bl	8001d38 <_fstat>
 800a502:	1c43      	adds	r3, r0, #1
 800a504:	d102      	bne.n	800a50c <_fstat_r+0x1c>
 800a506:	682b      	ldr	r3, [r5, #0]
 800a508:	b103      	cbz	r3, 800a50c <_fstat_r+0x1c>
 800a50a:	6023      	str	r3, [r4, #0]
 800a50c:	bd38      	pop	{r3, r4, r5, pc}
 800a50e:	bf00      	nop
 800a510:	20000590 	.word	0x20000590

0800a514 <_isatty_r>:
 800a514:	b538      	push	{r3, r4, r5, lr}
 800a516:	4d06      	ldr	r5, [pc, #24]	@ (800a530 <_isatty_r+0x1c>)
 800a518:	2300      	movs	r3, #0
 800a51a:	4604      	mov	r4, r0
 800a51c:	4608      	mov	r0, r1
 800a51e:	602b      	str	r3, [r5, #0]
 800a520:	f7f7 fc1a 	bl	8001d58 <_isatty>
 800a524:	1c43      	adds	r3, r0, #1
 800a526:	d102      	bne.n	800a52e <_isatty_r+0x1a>
 800a528:	682b      	ldr	r3, [r5, #0]
 800a52a:	b103      	cbz	r3, 800a52e <_isatty_r+0x1a>
 800a52c:	6023      	str	r3, [r4, #0]
 800a52e:	bd38      	pop	{r3, r4, r5, pc}
 800a530:	20000590 	.word	0x20000590

0800a534 <atan2>:
 800a534:	f000 baa8 	b.w	800aa88 <__ieee754_atan2>

0800a538 <sqrt>:
 800a538:	b538      	push	{r3, r4, r5, lr}
 800a53a:	ed2d 8b02 	vpush	{d8}
 800a53e:	ec55 4b10 	vmov	r4, r5, d0
 800a542:	f000 f9c5 	bl	800a8d0 <__ieee754_sqrt>
 800a546:	4622      	mov	r2, r4
 800a548:	462b      	mov	r3, r5
 800a54a:	4620      	mov	r0, r4
 800a54c:	4629      	mov	r1, r5
 800a54e:	eeb0 8a40 	vmov.f32	s16, s0
 800a552:	eef0 8a60 	vmov.f32	s17, s1
 800a556:	f7f6 faf1 	bl	8000b3c <__aeabi_dcmpun>
 800a55a:	b990      	cbnz	r0, 800a582 <sqrt+0x4a>
 800a55c:	2200      	movs	r2, #0
 800a55e:	2300      	movs	r3, #0
 800a560:	4620      	mov	r0, r4
 800a562:	4629      	mov	r1, r5
 800a564:	f7f6 fac2 	bl	8000aec <__aeabi_dcmplt>
 800a568:	b158      	cbz	r0, 800a582 <sqrt+0x4a>
 800a56a:	f7fc fc61 	bl	8006e30 <__errno>
 800a56e:	2321      	movs	r3, #33	@ 0x21
 800a570:	6003      	str	r3, [r0, #0]
 800a572:	2200      	movs	r2, #0
 800a574:	2300      	movs	r3, #0
 800a576:	4610      	mov	r0, r2
 800a578:	4619      	mov	r1, r3
 800a57a:	f7f6 f96f 	bl	800085c <__aeabi_ddiv>
 800a57e:	ec41 0b18 	vmov	d8, r0, r1
 800a582:	eeb0 0a48 	vmov.f32	s0, s16
 800a586:	eef0 0a68 	vmov.f32	s1, s17
 800a58a:	ecbd 8b02 	vpop	{d8}
 800a58e:	bd38      	pop	{r3, r4, r5, pc}

0800a590 <atan>:
 800a590:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a594:	ec55 4b10 	vmov	r4, r5, d0
 800a598:	4bbf      	ldr	r3, [pc, #764]	@ (800a898 <atan+0x308>)
 800a59a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800a59e:	429e      	cmp	r6, r3
 800a5a0:	46ab      	mov	fp, r5
 800a5a2:	d918      	bls.n	800a5d6 <atan+0x46>
 800a5a4:	4bbd      	ldr	r3, [pc, #756]	@ (800a89c <atan+0x30c>)
 800a5a6:	429e      	cmp	r6, r3
 800a5a8:	d801      	bhi.n	800a5ae <atan+0x1e>
 800a5aa:	d109      	bne.n	800a5c0 <atan+0x30>
 800a5ac:	b144      	cbz	r4, 800a5c0 <atan+0x30>
 800a5ae:	4622      	mov	r2, r4
 800a5b0:	462b      	mov	r3, r5
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	f7f5 fe71 	bl	800029c <__adddf3>
 800a5ba:	4604      	mov	r4, r0
 800a5bc:	460d      	mov	r5, r1
 800a5be:	e006      	b.n	800a5ce <atan+0x3e>
 800a5c0:	f1bb 0f00 	cmp.w	fp, #0
 800a5c4:	f340 812b 	ble.w	800a81e <atan+0x28e>
 800a5c8:	a597      	add	r5, pc, #604	@ (adr r5, 800a828 <atan+0x298>)
 800a5ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a5ce:	ec45 4b10 	vmov	d0, r4, r5
 800a5d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d6:	4bb2      	ldr	r3, [pc, #712]	@ (800a8a0 <atan+0x310>)
 800a5d8:	429e      	cmp	r6, r3
 800a5da:	d813      	bhi.n	800a604 <atan+0x74>
 800a5dc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a5e0:	429e      	cmp	r6, r3
 800a5e2:	d80c      	bhi.n	800a5fe <atan+0x6e>
 800a5e4:	a392      	add	r3, pc, #584	@ (adr r3, 800a830 <atan+0x2a0>)
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	4629      	mov	r1, r5
 800a5ee:	f7f5 fe55 	bl	800029c <__adddf3>
 800a5f2:	4bac      	ldr	r3, [pc, #688]	@ (800a8a4 <atan+0x314>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f7f6 fa97 	bl	8000b28 <__aeabi_dcmpgt>
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	d1e7      	bne.n	800a5ce <atan+0x3e>
 800a5fe:	f04f 3aff 	mov.w	sl, #4294967295
 800a602:	e029      	b.n	800a658 <atan+0xc8>
 800a604:	f000 f95c 	bl	800a8c0 <fabs>
 800a608:	4ba7      	ldr	r3, [pc, #668]	@ (800a8a8 <atan+0x318>)
 800a60a:	429e      	cmp	r6, r3
 800a60c:	ec55 4b10 	vmov	r4, r5, d0
 800a610:	f200 80bc 	bhi.w	800a78c <atan+0x1fc>
 800a614:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a618:	429e      	cmp	r6, r3
 800a61a:	f200 809e 	bhi.w	800a75a <atan+0x1ca>
 800a61e:	4622      	mov	r2, r4
 800a620:	462b      	mov	r3, r5
 800a622:	4620      	mov	r0, r4
 800a624:	4629      	mov	r1, r5
 800a626:	f7f5 fe39 	bl	800029c <__adddf3>
 800a62a:	4b9e      	ldr	r3, [pc, #632]	@ (800a8a4 <atan+0x314>)
 800a62c:	2200      	movs	r2, #0
 800a62e:	f7f5 fe33 	bl	8000298 <__aeabi_dsub>
 800a632:	2200      	movs	r2, #0
 800a634:	4606      	mov	r6, r0
 800a636:	460f      	mov	r7, r1
 800a638:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a63c:	4620      	mov	r0, r4
 800a63e:	4629      	mov	r1, r5
 800a640:	f7f5 fe2c 	bl	800029c <__adddf3>
 800a644:	4602      	mov	r2, r0
 800a646:	460b      	mov	r3, r1
 800a648:	4630      	mov	r0, r6
 800a64a:	4639      	mov	r1, r7
 800a64c:	f7f6 f906 	bl	800085c <__aeabi_ddiv>
 800a650:	f04f 0a00 	mov.w	sl, #0
 800a654:	4604      	mov	r4, r0
 800a656:	460d      	mov	r5, r1
 800a658:	4622      	mov	r2, r4
 800a65a:	462b      	mov	r3, r5
 800a65c:	4620      	mov	r0, r4
 800a65e:	4629      	mov	r1, r5
 800a660:	f7f5 ffd2 	bl	8000608 <__aeabi_dmul>
 800a664:	4602      	mov	r2, r0
 800a666:	460b      	mov	r3, r1
 800a668:	4680      	mov	r8, r0
 800a66a:	4689      	mov	r9, r1
 800a66c:	f7f5 ffcc 	bl	8000608 <__aeabi_dmul>
 800a670:	a371      	add	r3, pc, #452	@ (adr r3, 800a838 <atan+0x2a8>)
 800a672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a676:	4606      	mov	r6, r0
 800a678:	460f      	mov	r7, r1
 800a67a:	f7f5 ffc5 	bl	8000608 <__aeabi_dmul>
 800a67e:	a370      	add	r3, pc, #448	@ (adr r3, 800a840 <atan+0x2b0>)
 800a680:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a684:	f7f5 fe0a 	bl	800029c <__adddf3>
 800a688:	4632      	mov	r2, r6
 800a68a:	463b      	mov	r3, r7
 800a68c:	f7f5 ffbc 	bl	8000608 <__aeabi_dmul>
 800a690:	a36d      	add	r3, pc, #436	@ (adr r3, 800a848 <atan+0x2b8>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f7f5 fe01 	bl	800029c <__adddf3>
 800a69a:	4632      	mov	r2, r6
 800a69c:	463b      	mov	r3, r7
 800a69e:	f7f5 ffb3 	bl	8000608 <__aeabi_dmul>
 800a6a2:	a36b      	add	r3, pc, #428	@ (adr r3, 800a850 <atan+0x2c0>)
 800a6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a8:	f7f5 fdf8 	bl	800029c <__adddf3>
 800a6ac:	4632      	mov	r2, r6
 800a6ae:	463b      	mov	r3, r7
 800a6b0:	f7f5 ffaa 	bl	8000608 <__aeabi_dmul>
 800a6b4:	a368      	add	r3, pc, #416	@ (adr r3, 800a858 <atan+0x2c8>)
 800a6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ba:	f7f5 fdef 	bl	800029c <__adddf3>
 800a6be:	4632      	mov	r2, r6
 800a6c0:	463b      	mov	r3, r7
 800a6c2:	f7f5 ffa1 	bl	8000608 <__aeabi_dmul>
 800a6c6:	a366      	add	r3, pc, #408	@ (adr r3, 800a860 <atan+0x2d0>)
 800a6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6cc:	f7f5 fde6 	bl	800029c <__adddf3>
 800a6d0:	4642      	mov	r2, r8
 800a6d2:	464b      	mov	r3, r9
 800a6d4:	f7f5 ff98 	bl	8000608 <__aeabi_dmul>
 800a6d8:	a363      	add	r3, pc, #396	@ (adr r3, 800a868 <atan+0x2d8>)
 800a6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6de:	4680      	mov	r8, r0
 800a6e0:	4689      	mov	r9, r1
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	4639      	mov	r1, r7
 800a6e6:	f7f5 ff8f 	bl	8000608 <__aeabi_dmul>
 800a6ea:	a361      	add	r3, pc, #388	@ (adr r3, 800a870 <atan+0x2e0>)
 800a6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f0:	f7f5 fdd2 	bl	8000298 <__aeabi_dsub>
 800a6f4:	4632      	mov	r2, r6
 800a6f6:	463b      	mov	r3, r7
 800a6f8:	f7f5 ff86 	bl	8000608 <__aeabi_dmul>
 800a6fc:	a35e      	add	r3, pc, #376	@ (adr r3, 800a878 <atan+0x2e8>)
 800a6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a702:	f7f5 fdc9 	bl	8000298 <__aeabi_dsub>
 800a706:	4632      	mov	r2, r6
 800a708:	463b      	mov	r3, r7
 800a70a:	f7f5 ff7d 	bl	8000608 <__aeabi_dmul>
 800a70e:	a35c      	add	r3, pc, #368	@ (adr r3, 800a880 <atan+0x2f0>)
 800a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a714:	f7f5 fdc0 	bl	8000298 <__aeabi_dsub>
 800a718:	4632      	mov	r2, r6
 800a71a:	463b      	mov	r3, r7
 800a71c:	f7f5 ff74 	bl	8000608 <__aeabi_dmul>
 800a720:	a359      	add	r3, pc, #356	@ (adr r3, 800a888 <atan+0x2f8>)
 800a722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a726:	f7f5 fdb7 	bl	8000298 <__aeabi_dsub>
 800a72a:	4632      	mov	r2, r6
 800a72c:	463b      	mov	r3, r7
 800a72e:	f7f5 ff6b 	bl	8000608 <__aeabi_dmul>
 800a732:	4602      	mov	r2, r0
 800a734:	460b      	mov	r3, r1
 800a736:	4640      	mov	r0, r8
 800a738:	4649      	mov	r1, r9
 800a73a:	f7f5 fdaf 	bl	800029c <__adddf3>
 800a73e:	4622      	mov	r2, r4
 800a740:	462b      	mov	r3, r5
 800a742:	f7f5 ff61 	bl	8000608 <__aeabi_dmul>
 800a746:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a74a:	4602      	mov	r2, r0
 800a74c:	460b      	mov	r3, r1
 800a74e:	d148      	bne.n	800a7e2 <atan+0x252>
 800a750:	4620      	mov	r0, r4
 800a752:	4629      	mov	r1, r5
 800a754:	f7f5 fda0 	bl	8000298 <__aeabi_dsub>
 800a758:	e72f      	b.n	800a5ba <atan+0x2a>
 800a75a:	4b52      	ldr	r3, [pc, #328]	@ (800a8a4 <atan+0x314>)
 800a75c:	2200      	movs	r2, #0
 800a75e:	4620      	mov	r0, r4
 800a760:	4629      	mov	r1, r5
 800a762:	f7f5 fd99 	bl	8000298 <__aeabi_dsub>
 800a766:	4b4f      	ldr	r3, [pc, #316]	@ (800a8a4 <atan+0x314>)
 800a768:	4606      	mov	r6, r0
 800a76a:	460f      	mov	r7, r1
 800a76c:	2200      	movs	r2, #0
 800a76e:	4620      	mov	r0, r4
 800a770:	4629      	mov	r1, r5
 800a772:	f7f5 fd93 	bl	800029c <__adddf3>
 800a776:	4602      	mov	r2, r0
 800a778:	460b      	mov	r3, r1
 800a77a:	4630      	mov	r0, r6
 800a77c:	4639      	mov	r1, r7
 800a77e:	f7f6 f86d 	bl	800085c <__aeabi_ddiv>
 800a782:	f04f 0a01 	mov.w	sl, #1
 800a786:	4604      	mov	r4, r0
 800a788:	460d      	mov	r5, r1
 800a78a:	e765      	b.n	800a658 <atan+0xc8>
 800a78c:	4b47      	ldr	r3, [pc, #284]	@ (800a8ac <atan+0x31c>)
 800a78e:	429e      	cmp	r6, r3
 800a790:	d21c      	bcs.n	800a7cc <atan+0x23c>
 800a792:	4b47      	ldr	r3, [pc, #284]	@ (800a8b0 <atan+0x320>)
 800a794:	2200      	movs	r2, #0
 800a796:	4620      	mov	r0, r4
 800a798:	4629      	mov	r1, r5
 800a79a:	f7f5 fd7d 	bl	8000298 <__aeabi_dsub>
 800a79e:	4b44      	ldr	r3, [pc, #272]	@ (800a8b0 <atan+0x320>)
 800a7a0:	4606      	mov	r6, r0
 800a7a2:	460f      	mov	r7, r1
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	f7f5 ff2d 	bl	8000608 <__aeabi_dmul>
 800a7ae:	4b3d      	ldr	r3, [pc, #244]	@ (800a8a4 <atan+0x314>)
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f7f5 fd73 	bl	800029c <__adddf3>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	4639      	mov	r1, r7
 800a7be:	f7f6 f84d 	bl	800085c <__aeabi_ddiv>
 800a7c2:	f04f 0a02 	mov.w	sl, #2
 800a7c6:	4604      	mov	r4, r0
 800a7c8:	460d      	mov	r5, r1
 800a7ca:	e745      	b.n	800a658 <atan+0xc8>
 800a7cc:	4622      	mov	r2, r4
 800a7ce:	462b      	mov	r3, r5
 800a7d0:	4938      	ldr	r1, [pc, #224]	@ (800a8b4 <atan+0x324>)
 800a7d2:	2000      	movs	r0, #0
 800a7d4:	f7f6 f842 	bl	800085c <__aeabi_ddiv>
 800a7d8:	f04f 0a03 	mov.w	sl, #3
 800a7dc:	4604      	mov	r4, r0
 800a7de:	460d      	mov	r5, r1
 800a7e0:	e73a      	b.n	800a658 <atan+0xc8>
 800a7e2:	4b35      	ldr	r3, [pc, #212]	@ (800a8b8 <atan+0x328>)
 800a7e4:	4e35      	ldr	r6, [pc, #212]	@ (800a8bc <atan+0x32c>)
 800a7e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ee:	f7f5 fd53 	bl	8000298 <__aeabi_dsub>
 800a7f2:	4622      	mov	r2, r4
 800a7f4:	462b      	mov	r3, r5
 800a7f6:	f7f5 fd4f 	bl	8000298 <__aeabi_dsub>
 800a7fa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a7fe:	4602      	mov	r2, r0
 800a800:	460b      	mov	r3, r1
 800a802:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a806:	f7f5 fd47 	bl	8000298 <__aeabi_dsub>
 800a80a:	f1bb 0f00 	cmp.w	fp, #0
 800a80e:	4604      	mov	r4, r0
 800a810:	460d      	mov	r5, r1
 800a812:	f6bf aedc 	bge.w	800a5ce <atan+0x3e>
 800a816:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a81a:	461d      	mov	r5, r3
 800a81c:	e6d7      	b.n	800a5ce <atan+0x3e>
 800a81e:	a51c      	add	r5, pc, #112	@ (adr r5, 800a890 <atan+0x300>)
 800a820:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a824:	e6d3      	b.n	800a5ce <atan+0x3e>
 800a826:	bf00      	nop
 800a828:	54442d18 	.word	0x54442d18
 800a82c:	3ff921fb 	.word	0x3ff921fb
 800a830:	8800759c 	.word	0x8800759c
 800a834:	7e37e43c 	.word	0x7e37e43c
 800a838:	e322da11 	.word	0xe322da11
 800a83c:	3f90ad3a 	.word	0x3f90ad3a
 800a840:	24760deb 	.word	0x24760deb
 800a844:	3fa97b4b 	.word	0x3fa97b4b
 800a848:	a0d03d51 	.word	0xa0d03d51
 800a84c:	3fb10d66 	.word	0x3fb10d66
 800a850:	c54c206e 	.word	0xc54c206e
 800a854:	3fb745cd 	.word	0x3fb745cd
 800a858:	920083ff 	.word	0x920083ff
 800a85c:	3fc24924 	.word	0x3fc24924
 800a860:	5555550d 	.word	0x5555550d
 800a864:	3fd55555 	.word	0x3fd55555
 800a868:	2c6a6c2f 	.word	0x2c6a6c2f
 800a86c:	bfa2b444 	.word	0xbfa2b444
 800a870:	52defd9a 	.word	0x52defd9a
 800a874:	3fadde2d 	.word	0x3fadde2d
 800a878:	af749a6d 	.word	0xaf749a6d
 800a87c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a880:	fe231671 	.word	0xfe231671
 800a884:	3fbc71c6 	.word	0x3fbc71c6
 800a888:	9998ebc4 	.word	0x9998ebc4
 800a88c:	3fc99999 	.word	0x3fc99999
 800a890:	54442d18 	.word	0x54442d18
 800a894:	bff921fb 	.word	0xbff921fb
 800a898:	440fffff 	.word	0x440fffff
 800a89c:	7ff00000 	.word	0x7ff00000
 800a8a0:	3fdbffff 	.word	0x3fdbffff
 800a8a4:	3ff00000 	.word	0x3ff00000
 800a8a8:	3ff2ffff 	.word	0x3ff2ffff
 800a8ac:	40038000 	.word	0x40038000
 800a8b0:	3ff80000 	.word	0x3ff80000
 800a8b4:	bff00000 	.word	0xbff00000
 800a8b8:	0800b078 	.word	0x0800b078
 800a8bc:	0800b098 	.word	0x0800b098

0800a8c0 <fabs>:
 800a8c0:	ec51 0b10 	vmov	r0, r1, d0
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a8ca:	ec43 2b10 	vmov	d0, r2, r3
 800a8ce:	4770      	bx	lr

0800a8d0 <__ieee754_sqrt>:
 800a8d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d4:	4a68      	ldr	r2, [pc, #416]	@ (800aa78 <__ieee754_sqrt+0x1a8>)
 800a8d6:	ec55 4b10 	vmov	r4, r5, d0
 800a8da:	43aa      	bics	r2, r5
 800a8dc:	462b      	mov	r3, r5
 800a8de:	4621      	mov	r1, r4
 800a8e0:	d110      	bne.n	800a904 <__ieee754_sqrt+0x34>
 800a8e2:	4622      	mov	r2, r4
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	4629      	mov	r1, r5
 800a8e8:	f7f5 fe8e 	bl	8000608 <__aeabi_dmul>
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	4629      	mov	r1, r5
 800a8f4:	f7f5 fcd2 	bl	800029c <__adddf3>
 800a8f8:	4604      	mov	r4, r0
 800a8fa:	460d      	mov	r5, r1
 800a8fc:	ec45 4b10 	vmov	d0, r4, r5
 800a900:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a904:	2d00      	cmp	r5, #0
 800a906:	dc0e      	bgt.n	800a926 <__ieee754_sqrt+0x56>
 800a908:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a90c:	4322      	orrs	r2, r4
 800a90e:	d0f5      	beq.n	800a8fc <__ieee754_sqrt+0x2c>
 800a910:	b19d      	cbz	r5, 800a93a <__ieee754_sqrt+0x6a>
 800a912:	4622      	mov	r2, r4
 800a914:	4620      	mov	r0, r4
 800a916:	4629      	mov	r1, r5
 800a918:	f7f5 fcbe 	bl	8000298 <__aeabi_dsub>
 800a91c:	4602      	mov	r2, r0
 800a91e:	460b      	mov	r3, r1
 800a920:	f7f5 ff9c 	bl	800085c <__aeabi_ddiv>
 800a924:	e7e8      	b.n	800a8f8 <__ieee754_sqrt+0x28>
 800a926:	152a      	asrs	r2, r5, #20
 800a928:	d115      	bne.n	800a956 <__ieee754_sqrt+0x86>
 800a92a:	2000      	movs	r0, #0
 800a92c:	e009      	b.n	800a942 <__ieee754_sqrt+0x72>
 800a92e:	0acb      	lsrs	r3, r1, #11
 800a930:	3a15      	subs	r2, #21
 800a932:	0549      	lsls	r1, r1, #21
 800a934:	2b00      	cmp	r3, #0
 800a936:	d0fa      	beq.n	800a92e <__ieee754_sqrt+0x5e>
 800a938:	e7f7      	b.n	800a92a <__ieee754_sqrt+0x5a>
 800a93a:	462a      	mov	r2, r5
 800a93c:	e7fa      	b.n	800a934 <__ieee754_sqrt+0x64>
 800a93e:	005b      	lsls	r3, r3, #1
 800a940:	3001      	adds	r0, #1
 800a942:	02dc      	lsls	r4, r3, #11
 800a944:	d5fb      	bpl.n	800a93e <__ieee754_sqrt+0x6e>
 800a946:	1e44      	subs	r4, r0, #1
 800a948:	1b12      	subs	r2, r2, r4
 800a94a:	f1c0 0420 	rsb	r4, r0, #32
 800a94e:	fa21 f404 	lsr.w	r4, r1, r4
 800a952:	4323      	orrs	r3, r4
 800a954:	4081      	lsls	r1, r0
 800a956:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a95a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a95e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a962:	07d2      	lsls	r2, r2, #31
 800a964:	bf5c      	itt	pl
 800a966:	005b      	lslpl	r3, r3, #1
 800a968:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a96c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a970:	bf58      	it	pl
 800a972:	0049      	lslpl	r1, r1, #1
 800a974:	2600      	movs	r6, #0
 800a976:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a97a:	106d      	asrs	r5, r5, #1
 800a97c:	0049      	lsls	r1, r1, #1
 800a97e:	2016      	movs	r0, #22
 800a980:	4632      	mov	r2, r6
 800a982:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a986:	1917      	adds	r7, r2, r4
 800a988:	429f      	cmp	r7, r3
 800a98a:	bfde      	ittt	le
 800a98c:	193a      	addle	r2, r7, r4
 800a98e:	1bdb      	suble	r3, r3, r7
 800a990:	1936      	addle	r6, r6, r4
 800a992:	0fcf      	lsrs	r7, r1, #31
 800a994:	3801      	subs	r0, #1
 800a996:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800a99a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a99e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a9a2:	d1f0      	bne.n	800a986 <__ieee754_sqrt+0xb6>
 800a9a4:	4604      	mov	r4, r0
 800a9a6:	2720      	movs	r7, #32
 800a9a8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	eb00 0e0c 	add.w	lr, r0, ip
 800a9b2:	db02      	blt.n	800a9ba <__ieee754_sqrt+0xea>
 800a9b4:	d113      	bne.n	800a9de <__ieee754_sqrt+0x10e>
 800a9b6:	458e      	cmp	lr, r1
 800a9b8:	d811      	bhi.n	800a9de <__ieee754_sqrt+0x10e>
 800a9ba:	f1be 0f00 	cmp.w	lr, #0
 800a9be:	eb0e 000c 	add.w	r0, lr, ip
 800a9c2:	da42      	bge.n	800aa4a <__ieee754_sqrt+0x17a>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	db40      	blt.n	800aa4a <__ieee754_sqrt+0x17a>
 800a9c8:	f102 0801 	add.w	r8, r2, #1
 800a9cc:	1a9b      	subs	r3, r3, r2
 800a9ce:	458e      	cmp	lr, r1
 800a9d0:	bf88      	it	hi
 800a9d2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a9d6:	eba1 010e 	sub.w	r1, r1, lr
 800a9da:	4464      	add	r4, ip
 800a9dc:	4642      	mov	r2, r8
 800a9de:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a9e2:	3f01      	subs	r7, #1
 800a9e4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a9e8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a9ec:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a9f0:	d1dc      	bne.n	800a9ac <__ieee754_sqrt+0xdc>
 800a9f2:	4319      	orrs	r1, r3
 800a9f4:	d01b      	beq.n	800aa2e <__ieee754_sqrt+0x15e>
 800a9f6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800aa7c <__ieee754_sqrt+0x1ac>
 800a9fa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800aa80 <__ieee754_sqrt+0x1b0>
 800a9fe:	e9da 0100 	ldrd	r0, r1, [sl]
 800aa02:	e9db 2300 	ldrd	r2, r3, [fp]
 800aa06:	f7f5 fc47 	bl	8000298 <__aeabi_dsub>
 800aa0a:	e9da 8900 	ldrd	r8, r9, [sl]
 800aa0e:	4602      	mov	r2, r0
 800aa10:	460b      	mov	r3, r1
 800aa12:	4640      	mov	r0, r8
 800aa14:	4649      	mov	r1, r9
 800aa16:	f7f6 f873 	bl	8000b00 <__aeabi_dcmple>
 800aa1a:	b140      	cbz	r0, 800aa2e <__ieee754_sqrt+0x15e>
 800aa1c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800aa20:	e9da 0100 	ldrd	r0, r1, [sl]
 800aa24:	e9db 2300 	ldrd	r2, r3, [fp]
 800aa28:	d111      	bne.n	800aa4e <__ieee754_sqrt+0x17e>
 800aa2a:	3601      	adds	r6, #1
 800aa2c:	463c      	mov	r4, r7
 800aa2e:	1072      	asrs	r2, r6, #1
 800aa30:	0863      	lsrs	r3, r4, #1
 800aa32:	07f1      	lsls	r1, r6, #31
 800aa34:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800aa38:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800aa3c:	bf48      	it	mi
 800aa3e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800aa42:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800aa46:	4618      	mov	r0, r3
 800aa48:	e756      	b.n	800a8f8 <__ieee754_sqrt+0x28>
 800aa4a:	4690      	mov	r8, r2
 800aa4c:	e7be      	b.n	800a9cc <__ieee754_sqrt+0xfc>
 800aa4e:	f7f5 fc25 	bl	800029c <__adddf3>
 800aa52:	e9da 8900 	ldrd	r8, r9, [sl]
 800aa56:	4602      	mov	r2, r0
 800aa58:	460b      	mov	r3, r1
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	4649      	mov	r1, r9
 800aa5e:	f7f6 f845 	bl	8000aec <__aeabi_dcmplt>
 800aa62:	b120      	cbz	r0, 800aa6e <__ieee754_sqrt+0x19e>
 800aa64:	1ca0      	adds	r0, r4, #2
 800aa66:	bf08      	it	eq
 800aa68:	3601      	addeq	r6, #1
 800aa6a:	3402      	adds	r4, #2
 800aa6c:	e7df      	b.n	800aa2e <__ieee754_sqrt+0x15e>
 800aa6e:	1c63      	adds	r3, r4, #1
 800aa70:	f023 0401 	bic.w	r4, r3, #1
 800aa74:	e7db      	b.n	800aa2e <__ieee754_sqrt+0x15e>
 800aa76:	bf00      	nop
 800aa78:	7ff00000 	.word	0x7ff00000
 800aa7c:	20000270 	.word	0x20000270
 800aa80:	20000268 	.word	0x20000268
 800aa84:	00000000 	.word	0x00000000

0800aa88 <__ieee754_atan2>:
 800aa88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa8c:	ec57 6b11 	vmov	r6, r7, d1
 800aa90:	4273      	negs	r3, r6
 800aa92:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800ac10 <__ieee754_atan2+0x188>
 800aa96:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800aa9a:	4333      	orrs	r3, r6
 800aa9c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800aaa0:	4543      	cmp	r3, r8
 800aaa2:	ec51 0b10 	vmov	r0, r1, d0
 800aaa6:	4635      	mov	r5, r6
 800aaa8:	d809      	bhi.n	800aabe <__ieee754_atan2+0x36>
 800aaaa:	4244      	negs	r4, r0
 800aaac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800aab0:	4304      	orrs	r4, r0
 800aab2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800aab6:	4544      	cmp	r4, r8
 800aab8:	468e      	mov	lr, r1
 800aaba:	4681      	mov	r9, r0
 800aabc:	d907      	bls.n	800aace <__ieee754_atan2+0x46>
 800aabe:	4632      	mov	r2, r6
 800aac0:	463b      	mov	r3, r7
 800aac2:	f7f5 fbeb 	bl	800029c <__adddf3>
 800aac6:	ec41 0b10 	vmov	d0, r0, r1
 800aaca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aace:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800aad2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800aad6:	4334      	orrs	r4, r6
 800aad8:	d103      	bne.n	800aae2 <__ieee754_atan2+0x5a>
 800aada:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aade:	f7ff bd57 	b.w	800a590 <atan>
 800aae2:	17bc      	asrs	r4, r7, #30
 800aae4:	f004 0402 	and.w	r4, r4, #2
 800aae8:	ea53 0909 	orrs.w	r9, r3, r9
 800aaec:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800aaf0:	d107      	bne.n	800ab02 <__ieee754_atan2+0x7a>
 800aaf2:	2c02      	cmp	r4, #2
 800aaf4:	d05f      	beq.n	800abb6 <__ieee754_atan2+0x12e>
 800aaf6:	2c03      	cmp	r4, #3
 800aaf8:	d1e5      	bne.n	800aac6 <__ieee754_atan2+0x3e>
 800aafa:	a141      	add	r1, pc, #260	@ (adr r1, 800ac00 <__ieee754_atan2+0x178>)
 800aafc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab00:	e7e1      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800ab02:	4315      	orrs	r5, r2
 800ab04:	d106      	bne.n	800ab14 <__ieee754_atan2+0x8c>
 800ab06:	f1be 0f00 	cmp.w	lr, #0
 800ab0a:	da5f      	bge.n	800abcc <__ieee754_atan2+0x144>
 800ab0c:	a13e      	add	r1, pc, #248	@ (adr r1, 800ac08 <__ieee754_atan2+0x180>)
 800ab0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab12:	e7d8      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800ab14:	4542      	cmp	r2, r8
 800ab16:	d10f      	bne.n	800ab38 <__ieee754_atan2+0xb0>
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	f104 34ff 	add.w	r4, r4, #4294967295
 800ab1e:	d107      	bne.n	800ab30 <__ieee754_atan2+0xa8>
 800ab20:	2c02      	cmp	r4, #2
 800ab22:	d84c      	bhi.n	800abbe <__ieee754_atan2+0x136>
 800ab24:	4b34      	ldr	r3, [pc, #208]	@ (800abf8 <__ieee754_atan2+0x170>)
 800ab26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ab2e:	e7ca      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800ab30:	2c02      	cmp	r4, #2
 800ab32:	d848      	bhi.n	800abc6 <__ieee754_atan2+0x13e>
 800ab34:	4b31      	ldr	r3, [pc, #196]	@ (800abfc <__ieee754_atan2+0x174>)
 800ab36:	e7f6      	b.n	800ab26 <__ieee754_atan2+0x9e>
 800ab38:	4543      	cmp	r3, r8
 800ab3a:	d0e4      	beq.n	800ab06 <__ieee754_atan2+0x7e>
 800ab3c:	1a9b      	subs	r3, r3, r2
 800ab3e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800ab42:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ab46:	da1e      	bge.n	800ab86 <__ieee754_atan2+0xfe>
 800ab48:	2f00      	cmp	r7, #0
 800ab4a:	da01      	bge.n	800ab50 <__ieee754_atan2+0xc8>
 800ab4c:	323c      	adds	r2, #60	@ 0x3c
 800ab4e:	db1e      	blt.n	800ab8e <__ieee754_atan2+0x106>
 800ab50:	4632      	mov	r2, r6
 800ab52:	463b      	mov	r3, r7
 800ab54:	f7f5 fe82 	bl	800085c <__aeabi_ddiv>
 800ab58:	ec41 0b10 	vmov	d0, r0, r1
 800ab5c:	f7ff feb0 	bl	800a8c0 <fabs>
 800ab60:	f7ff fd16 	bl	800a590 <atan>
 800ab64:	ec51 0b10 	vmov	r0, r1, d0
 800ab68:	2c01      	cmp	r4, #1
 800ab6a:	d013      	beq.n	800ab94 <__ieee754_atan2+0x10c>
 800ab6c:	2c02      	cmp	r4, #2
 800ab6e:	d015      	beq.n	800ab9c <__ieee754_atan2+0x114>
 800ab70:	2c00      	cmp	r4, #0
 800ab72:	d0a8      	beq.n	800aac6 <__ieee754_atan2+0x3e>
 800ab74:	a318      	add	r3, pc, #96	@ (adr r3, 800abd8 <__ieee754_atan2+0x150>)
 800ab76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7a:	f7f5 fb8d 	bl	8000298 <__aeabi_dsub>
 800ab7e:	a318      	add	r3, pc, #96	@ (adr r3, 800abe0 <__ieee754_atan2+0x158>)
 800ab80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab84:	e014      	b.n	800abb0 <__ieee754_atan2+0x128>
 800ab86:	a118      	add	r1, pc, #96	@ (adr r1, 800abe8 <__ieee754_atan2+0x160>)
 800ab88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab8c:	e7ec      	b.n	800ab68 <__ieee754_atan2+0xe0>
 800ab8e:	2000      	movs	r0, #0
 800ab90:	2100      	movs	r1, #0
 800ab92:	e7e9      	b.n	800ab68 <__ieee754_atan2+0xe0>
 800ab94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab98:	4619      	mov	r1, r3
 800ab9a:	e794      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800ab9c:	a30e      	add	r3, pc, #56	@ (adr r3, 800abd8 <__ieee754_atan2+0x150>)
 800ab9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba2:	f7f5 fb79 	bl	8000298 <__aeabi_dsub>
 800aba6:	4602      	mov	r2, r0
 800aba8:	460b      	mov	r3, r1
 800abaa:	a10d      	add	r1, pc, #52	@ (adr r1, 800abe0 <__ieee754_atan2+0x158>)
 800abac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abb0:	f7f5 fb72 	bl	8000298 <__aeabi_dsub>
 800abb4:	e787      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800abb6:	a10a      	add	r1, pc, #40	@ (adr r1, 800abe0 <__ieee754_atan2+0x158>)
 800abb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abbc:	e783      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800abbe:	a10c      	add	r1, pc, #48	@ (adr r1, 800abf0 <__ieee754_atan2+0x168>)
 800abc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abc4:	e77f      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800abc6:	2000      	movs	r0, #0
 800abc8:	2100      	movs	r1, #0
 800abca:	e77c      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800abcc:	a106      	add	r1, pc, #24	@ (adr r1, 800abe8 <__ieee754_atan2+0x160>)
 800abce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abd2:	e778      	b.n	800aac6 <__ieee754_atan2+0x3e>
 800abd4:	f3af 8000 	nop.w
 800abd8:	33145c07 	.word	0x33145c07
 800abdc:	3ca1a626 	.word	0x3ca1a626
 800abe0:	54442d18 	.word	0x54442d18
 800abe4:	400921fb 	.word	0x400921fb
 800abe8:	54442d18 	.word	0x54442d18
 800abec:	3ff921fb 	.word	0x3ff921fb
 800abf0:	54442d18 	.word	0x54442d18
 800abf4:	3fe921fb 	.word	0x3fe921fb
 800abf8:	0800b0d0 	.word	0x0800b0d0
 800abfc:	0800b0b8 	.word	0x0800b0b8
 800ac00:	54442d18 	.word	0x54442d18
 800ac04:	c00921fb 	.word	0xc00921fb
 800ac08:	54442d18 	.word	0x54442d18
 800ac0c:	bff921fb 	.word	0xbff921fb
 800ac10:	7ff00000 	.word	0x7ff00000

0800ac14 <_init>:
 800ac14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac16:	bf00      	nop
 800ac18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac1a:	bc08      	pop	{r3}
 800ac1c:	469e      	mov	lr, r3
 800ac1e:	4770      	bx	lr

0800ac20 <_fini>:
 800ac20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac22:	bf00      	nop
 800ac24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac26:	bc08      	pop	{r3}
 800ac28:	469e      	mov	lr, r3
 800ac2a:	4770      	bx	lr
