#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1cf0540 .scope module, "not1" "not1" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7f0cc8d20018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1de3040 .functor NOT 1, o0x7f0cc8d20018, C4<0>, C4<0>, C4<0>;
v0x1d86f80_0 .net "a", 0 0, o0x7f0cc8d20018;  0 drivers
v0x1d09050_0 .net "y", 0 0, L_0x1de3040;  1 drivers
S_0x1d31660 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 3 55;
 .timescale -9 -9;
v0x1de2670_0 .var "DATA_IN_A", 7 0;
v0x1de27e0_0 .var "DATA_IN_B", 7 0;
v0x1de2930_0 .net "DATA_OUT", 7 0, L_0x1deabe0;  1 drivers
v0x1de29d0_0 .var "GO_BAR", 0 0;
v0x1de2b00_0 .var "JAM", 0 0;
v0x1de2ba0_0 .net "MICROADDRESS", 7 0, L_0x1de9700;  1 drivers
v0x1de2cf0_0 .net "MW", 23 0, L_0x1e08960;  1 drivers
v0x1de2db0_0 .var "OPCODE", 3 0;
v0x1de2e70_0 .var "RESET", 0 0;
v0x1de2fa0_0 .var "SYSTEM_CLK", 0 0;
S_0x1d10dc0 .scope module, "CS" "control_store" 3 84, 4 5 0, S_0x1d31660;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x1d018c0_0 .var "ALU_DEST", 23 21;
v0x1d01410_0 .var "ALU_FUNC", 19 15;
v0x1d1d1a0_0 .var "A_SOURCE", 0 0;
v0x1d1c730_0 .var "BOP", 12 9;
v0x1d1bcc0_0 .var "B_SOURCE", 0 0;
v0x1d1b250_0 .var "CIN", 0 0;
v0x1d1a7e0_0 .var "COUNT", 0 0;
v0x1d19d70_0 .var "MICRO_AD_HIGH", 7 4;
v0x1d192d0_0 .var "MICRO_AD_LOW", 3 0;
v0x1d1f790_0 .net *"_ivl_0", 10 0, L_0x1e085d0;  1 drivers
L_0x7f0cc8cd0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1d1dfe0_0 .net *"_ivl_5", 1 0, L_0x7f0cc8cd0498;  1 drivers
v0x1d20f40_0 .net *"_ivl_6", 25 0, L_0x1e088c0;  1 drivers
v0x1d1e3a0_0 .net "control_bits", 23 11, L_0x1e08670;  1 drivers
v0x1d2d820_0 .net "microaddress", 7 0, L_0x1de9700;  alias, 1 drivers
v0x1d2cda0_0 .net "microword", 23 0, L_0x1e08960;  alias, 1 drivers
E_0x1d08570 .event edge, v0x1d2d820_0;
LS_0x1e085d0_0_0 .concat [ 1 1 5 1], v0x1d1d1a0_0, v0x1d1bcc0_0, v0x1d01410_0, v0x1d1b250_0;
LS_0x1e085d0_0_4 .concat [ 3 0 0 0], v0x1d018c0_0;
L_0x1e085d0 .concat [ 8 3 0 0], LS_0x1e085d0_0_0, LS_0x1e085d0_0_4;
L_0x1e08670 .concat [ 11 2 0 0], L_0x1e085d0, L_0x7f0cc8cd0498;
LS_0x1e088c0_0_0 .concat [ 4 4 1 4], v0x1d192d0_0, v0x1d19d70_0, v0x1d1a7e0_0, v0x1d1c730_0;
LS_0x1e088c0_0_4 .concat [ 13 0 0 0], L_0x1e08670;
L_0x1e088c0 .concat [ 13 13 0 0], LS_0x1e088c0_0_0, LS_0x1e088c0_0_4;
L_0x1e08960 .part L_0x1e088c0, 0, 24;
S_0x1d93b50 .scope module, "uut" "programable_8_bit_microprocessor" 3 70, 5 4 0, S_0x1d31660;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x1d7a1f0_0 .net "CONTROL_BITS", 23 13, L_0x1de3470;  1 drivers
v0x1de1b50_0 .net "DATA_IN_A", 7 0, v0x1de2670_0;  1 drivers
v0x1de1bf0_0 .net "DATA_IN_B", 7 0, v0x1de27e0_0;  1 drivers
v0x1de1c90_0 .net "DATA_OUT", 7 0, L_0x1deabe0;  alias, 1 drivers
v0x1de1d30_0 .net "EIL_BAR", 0 0, L_0x1de97a0;  1 drivers
v0x1de1e20_0 .net "GO_BAR", 0 0, v0x1de29d0_0;  1 drivers
v0x1de1ec0_0 .net "JAM", 0 0, v0x1de2b00_0;  1 drivers
v0x1de1ff0_0 .net "MICROADDRESS", 7 0, L_0x1de9700;  alias, 1 drivers
v0x1de2090_0 .net "MW", 23 0, L_0x1e08960;  alias, 1 drivers
v0x1de21c0_0 .net "OPCODE", 3 0, v0x1de2db0_0;  1 drivers
v0x1de22f0_0 .net "RESET", 0 0, v0x1de2e70_0;  1 drivers
v0x1de2390_0 .net "STATUS_BITS", 3 0, L_0x1e084e0;  1 drivers
v0x1de2430_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  1 drivers
S_0x1cefd80 .scope module, "CONTROL_SECTION" "control" 5 23, 6 6 0, S_0x1d93b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x1d2ee70_0 .net "BOP", 12 9, L_0x1de33d0;  1 drivers
v0x1d2e980_0 .net "BUFFER_IN", 7 0, L_0x1de91c0;  1 drivers
v0x1d2ea70_0 .net "COND_OUT", 0 0, L_0x1dea060;  1 drivers
v0x1d2e590_0 .net "CONTROL_BITS", 23 13, L_0x1de3470;  alias, 1 drivers
v0x1d2e630_0 .net "COUNT", 0 0, L_0x1de3330;  1 drivers
v0x1d2fda0_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x1ccf280_0;  1 drivers
v0x1d2f960_0 .net "EIL_BAR", 0 0, L_0x1de97a0;  alias, 1 drivers
v0x1d2fa00_0 .net "GO_BAR", 0 0, v0x1de29d0_0;  alias, 1 drivers
L_0x7f0cc8cd0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1d2f570_0 .net "HIGH", 0 0, L_0x7f0cc8cd0018;  1 drivers
L_0x7f0cc8cd0060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1d0e8c0_0 .net "HIGH8", 7 0, L_0x7f0cc8cd0060;  1 drivers
v0x1d0e980_0 .net "JAM", 0 0, v0x1de2b00_0;  alias, 1 drivers
L_0x7f0cc8cd00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d0e4d0_0 .net "LOW", 0 0, L_0x7f0cc8cd00a8;  1 drivers
v0x1d55ec0_0 .net "MICROADDRESS", 7 0, L_0x1de9700;  alias, 1 drivers
v0x1d0e0c0_0 .net "MICRO_AD_HIGH", 7 4, L_0x1de3200;  1 drivers
v0x1d0e180_0 .net "MICRO_AD_LOW", 3 0, L_0x1de30d0;  1 drivers
v0x1d0dcd0_0 .net "MPC_LOAD_BAR", 0 0, L_0x1dea950;  1 drivers
v0x1d0dd70_0 .net "MW", 23 0, L_0x1e08960;  alias, 1 drivers
v0x1d0f5f0_0 .net "NOTHING", 0 0, v0x1d1eb60_0;  1 drivers
v0x1d2f610_0 .net "OPCODE", 3 0, v0x1de2db0_0;  alias, 1 drivers
v0x1d0f0a0_0 .net "RESET", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d0f140_0 .net "STATUS_BITS", 3 0, L_0x1e084e0;  alias, 1 drivers
v0x1d0ecb0_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
L_0x1de30d0 .part L_0x1e08960, 0, 4;
L_0x1de3200 .part L_0x1e08960, 4, 4;
L_0x1de3330 .part L_0x1e08960, 8, 1;
L_0x1de33d0 .part L_0x1e08960, 9, 4;
L_0x1de3470 .part L_0x1e08960, 13, 11;
L_0x1dea160 .part L_0x1e084e0, 2, 1;
L_0x1dea240 .part L_0x1e084e0, 0, 1;
L_0x1dea3c0 .part L_0x1e084e0, 1, 1;
L_0x1dea4b0 .part L_0x1e084e0, 3, 1;
L_0x1dea5a0 .part L_0x1de33d0, 0, 1;
L_0x1dea690 .part L_0x1de33d0, 1, 1;
L_0x1dea840 .part L_0x1de33d0, 2, 1;
L_0x1dea9c0 .part L_0x1de33d0, 3, 1;
S_0x1cef420 .scope module, "COND_SELECT" "ta151_bar" 6 75, 7 7 0, S_0x1cefd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x1de9fa0 .functor NOT 1, L_0x7f0cc8cd00a8, C4<0>, C4<0>, C4<0>;
v0x1d1e780_0 .net "A", 0 0, L_0x1dea5a0;  1 drivers
v0x1d1e820_0 .net "B", 0 0, L_0x1dea690;  1 drivers
v0x1d1fcd0_0 .net "C", 0 0, L_0x1dea840;  1 drivers
v0x1d1ef40_0 .net "D0", 0 0, L_0x1dea160;  1 drivers
v0x1cfe690_0 .net "D1", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1cfe2b0_0 .net "D2", 0 0, L_0x1dea240;  1 drivers
v0x1cfe350_0 .net "D3", 0 0, L_0x1dea3c0;  1 drivers
v0x1cff800_0 .net "D4", 0 0, v0x1de29d0_0;  alias, 1 drivers
v0x1cfea70_0 .net "D5", 0 0, L_0x1dea4b0;  1 drivers
v0x1d55e20_0 .net "D6", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1d79590_0 .net "D7", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1d79630_0 .net "EN", 0 0, L_0x1de9fa0;  1 drivers
v0x1d791b0_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1d79250_0 .net "W", 0 0, L_0x1dea060;  alias, 1 drivers
v0x1d78dd0_0 .net "Y", 0 0, v0x1d1eb60_0;  alias, 1 drivers
S_0x1cc0a80 .scope module, "U1" "jeff_74x151" 7 28, 8 2 0, S_0x1cef420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x1dea060 .functor NOT 1, v0x1d1eb60_0, C4<0>, C4<0>, C4<0>;
v0x1d2a3a0_0 .net "a", 0 0, L_0x1dea5a0;  alias, 1 drivers
v0x1d298f0_0 .net "b", 0 0, L_0x1dea690;  alias, 1 drivers
v0x1d28d60_0 .net "c", 0 0, L_0x1dea840;  alias, 1 drivers
v0x1d22140_0 .net "d0", 0 0, L_0x1dea160;  alias, 1 drivers
v0x1d21cd0_0 .net "d1", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1d8bb10_0 .net "d2", 0 0, L_0x1dea240;  alias, 1 drivers
v0x1d8da20_0 .net "d3", 0 0, L_0x1dea3c0;  alias, 1 drivers
v0x1d8eda0_0 .net "d4", 0 0, v0x1de29d0_0;  alias, 1 drivers
v0x1d90120_0 .net "d5", 0 0, L_0x1dea4b0;  alias, 1 drivers
v0x1d8b8d0_0 .net "d6", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1d92390_0 .net "d7", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1d8af00_0 .net "en", 0 0, L_0x1de9fa0;  alias, 1 drivers
v0x1d303f0_0 .net "w", 0 0, L_0x1dea060;  alias, 1 drivers
v0x1d1eb60_0 .var "y", 0 0;
E_0x1d1e0c0/0 .event edge, v0x1d8af00_0, v0x1d28d60_0, v0x1d298f0_0, v0x1d2a3a0_0;
E_0x1d1e0c0/1 .event edge, v0x1d22140_0, v0x1d21cd0_0, v0x1d8bb10_0, v0x1d8da20_0;
E_0x1d1e0c0/2 .event edge, v0x1d8eda0_0, v0x1d90120_0, v0x1d21cd0_0, v0x1d21cd0_0;
E_0x1d1e0c0 .event/or E_0x1d1e0c0/0, E_0x1d1e0c0/1, E_0x1d1e0c0/2;
S_0x1cc0630 .scope module, "COUNTER_8" "counter8" 6 46, 9 4 0, S_0x1cefd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x1d52ac0_0 .net "CARRY", 0 0, L_0x1de3940;  1 drivers
v0x1d52b60_0 .net "COUNT", 0 0, L_0x1de3330;  alias, 1 drivers
v0x1d51390_0 .net "COUNTER_IN_HIGH", 7 4, v0x1ccf280_0;  alias, 1 drivers
v0x1d546e0_0 .net "COUNTER_IN_LOW", 3 0, L_0x1de30d0;  alias, 1 drivers
v0x1d547c0_0 .net "COUNTER_OUT", 7 0, L_0x1de91c0;  alias, 1 drivers
L_0x7f0cc8cd00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1cc1450_0 .net "HIGH", 0 0, L_0x7f0cc8cd00f0;  1 drivers
v0x1cc14f0_0 .net "MPC_LOAD_BAR", 0 0, L_0x1dea950;  alias, 1 drivers
v0x1cc0d70_0 .net "NOTHING", 0 0, L_0x1de6660;  1 drivers
v0x1ce8c90_0 .net "RESET", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cc1880_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
L_0x1de5dd0 .part L_0x1de30d0, 0, 1;
L_0x1de5f00 .part L_0x1de30d0, 1, 1;
L_0x1de60c0 .part L_0x1de30d0, 2, 1;
L_0x1de61f0 .part L_0x1de30d0, 3, 1;
L_0x1de8bf0 .part v0x1ccf280_0, 0, 1;
L_0x1de8d20 .part v0x1ccf280_0, 1, 1;
L_0x1de8e50 .part v0x1ccf280_0, 2, 1;
L_0x1de8f80 .part v0x1ccf280_0, 3, 1;
LS_0x1de91c0_0_0 .concat8 [ 1 1 1 1], v0x1d57a00_0, v0x1d10440_0, v0x1d32bf0_0, v0x1cd2840_0;
LS_0x1de91c0_0_4 .concat8 [ 1 1 1 1], v0x1cfee50_0, v0x1d13760_0, v0x1cf7110_0, v0x1d7e530_0;
L_0x1de91c0 .concat8 [ 4 4 0 0], LS_0x1de91c0_0_0, LS_0x1de91c0_0_4;
S_0x1ced1e0 .scope module, "COUNTER1" "ta161_bar" 9 22, 10 7 0, S_0x1cc0630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1d8a7f0_0 .net "A", 0 0, L_0x1de5dd0;  1 drivers
v0x1d8a440_0 .net "B", 0 0, L_0x1de5f00;  1 drivers
v0x1d8a130_0 .net "C", 0 0, L_0x1de60c0;  1 drivers
v0x1d55350_0 .net "CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d553f0_0 .net "CLR_BAR", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d76b90_0 .net "D", 0 0, L_0x1de61f0;  1 drivers
v0x1d37190_0 .net "ENP", 0 0, L_0x1de3330;  alias, 1 drivers
v0x1d37230_0 .net "ENT", 0 0, L_0x7f0cc8cd00f0;  alias, 1 drivers
v0x1ced5f0_0 .net "LD_BAR", 0 0, L_0x1dea950;  alias, 1 drivers
v0x1ced690_0 .net "QA", 0 0, v0x1d57a00_0;  1 drivers
v0x1ce3e40_0 .net "QB", 0 0, v0x1d10440_0;  1 drivers
v0x1ce3ee0_0 .net "QC", 0 0, v0x1d32bf0_0;  1 drivers
v0x1ce3b30_0 .net "QD", 0 0, v0x1cd2840_0;  1 drivers
v0x1ce3bd0_0 .net "RCO", 0 0, L_0x1de3940;  alias, 1 drivers
S_0x1d10a60 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x1ced1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1de3170 .functor AND 1, L_0x7f0cc8cd00f0, v0x1cd2840_0, C4<1>, C4<1>;
L_0x1de3740 .functor AND 1, L_0x1de3170, v0x1d32bf0_0, C4<1>, C4<1>;
L_0x1de3840 .functor AND 1, L_0x1de3740, v0x1d10440_0, C4<1>, C4<1>;
L_0x1de3940 .functor AND 1, L_0x1de3840, v0x1d57a00_0, C4<1>, C4<1>;
L_0x1de3a40 .functor NOT 1, L_0x1dea950, C4<0>, C4<0>, C4<0>;
L_0x1de3ab0 .functor AND 1, L_0x7f0cc8cd00f0, L_0x1de3330, C4<1>, C4<1>;
L_0x1de3b20 .functor AND 1, L_0x1de3ab0, v0x1d32bf0_0, C4<1>, C4<1>;
L_0x1de3b90 .functor AND 1, L_0x1de3b20, v0x1d10440_0, C4<1>, C4<1>;
L_0x1de3c00 .functor AND 1, L_0x1de3b90, v0x1d57a00_0, C4<1>, C4<1>;
L_0x1de4380 .functor AND 1, L_0x1de3ab0, v0x1d10440_0, C4<1>, C4<1>;
L_0x1de4470 .functor AND 1, L_0x1de4380, v0x1d57a00_0, C4<1>, C4<1>;
L_0x1de4bf0 .functor AND 1, L_0x1de3ab0, v0x1d57a00_0, C4<1>, C4<1>;
L_0x1de5440 .functor BUFZ 1, L_0x1de3ab0, C4<0>, C4<0>, C4<0>;
v0x1cdda90_0 .net *"_ivl_0", 0 0, L_0x1de3170;  1 drivers
v0x1cdd650_0 .net *"_ivl_12", 0 0, L_0x1de3b20;  1 drivers
v0x1cddf00_0 .net *"_ivl_14", 0 0, L_0x1de3b90;  1 drivers
v0x1ccfb30_0 .net *"_ivl_18", 0 0, L_0x1de4380;  1 drivers
v0x1ccf6f0_0 .net *"_ivl_2", 0 0, L_0x1de3740;  1 drivers
v0x1ccffa0_0 .net *"_ivl_4", 0 0, L_0x1de3840;  1 drivers
v0x1d30260_0 .net "a", 0 0, L_0x1de5dd0;  alias, 1 drivers
v0x1d30300_0 .net "b", 0 0, L_0x1de5f00;  alias, 1 drivers
v0x1d21190_0 .net "c", 0 0, L_0x1de60c0;  alias, 1 drivers
v0x1d20af0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d20b90_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d341a0_0 .net "d", 0 0, L_0x1de61f0;  alias, 1 drivers
v0x1d201c0_0 .net "enp", 0 0, L_0x1de3330;  alias, 1 drivers
v0x1d20260_0 .net "ent", 0 0, L_0x7f0cc8cd00f0;  alias, 1 drivers
v0x1d0fd30_0 .net "ent_and_enp", 0 0, L_0x1de3ab0;  1 drivers
v0x1d0fdd0_0 .net "feedback_qa", 0 0, L_0x1de5440;  1 drivers
v0x1d00cc0_0 .net "feedback_qb", 0 0, L_0x1de4bf0;  1 drivers
v0x1d00d60_0 .net "feedback_qc", 0 0, L_0x1de4470;  1 drivers
v0x1d00000_0 .net "feedback_qd", 0 0, L_0x1de3c00;  1 drivers
v0x1d000a0_0 .net "ld", 0 0, L_0x1de3a40;  1 drivers
v0x1d8b410_0 .net "ld_bar", 0 0, L_0x1dea950;  alias, 1 drivers
v0x1d8b4b0_0 .net "qa", 0 0, v0x1d57a00_0;  alias, 1 drivers
v0x1d8ad70_0 .net "qb", 0 0, v0x1d10440_0;  alias, 1 drivers
v0x1d8ae10_0 .net "qc", 0 0, v0x1d32bf0_0;  alias, 1 drivers
v0x1d8aa60_0 .net "qd", 0 0, v0x1cd2840_0;  alias, 1 drivers
v0x1d8a750_0 .net "rco", 0 0, L_0x1de3940;  alias, 1 drivers
S_0x1ceffe0 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x1d10a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de5520 .functor OR 1, L_0x1de5440, L_0x1de3a40, C4<0>, C4<0>;
L_0x1de55b0 .functor AND 1, L_0x1de3a40, L_0x1de58c0, C4<1>, C4<1>;
L_0x1de3eb0 .functor NOT 1, L_0x1de55b0, C4<0>, C4<0>, C4<0>;
L_0x1de5850 .functor AND 1, L_0x1de5dd0, L_0x1de3a40, C4<1>, C4<1>;
L_0x1de58c0 .functor NOT 1, L_0x1de5850, C4<0>, C4<0>, C4<0>;
L_0x1de5980 .functor AND 1, L_0x1de3eb0, L_0x1de5520, C4<1>, C4<1>;
L_0x1de5b20 .functor AND 1, L_0x1de58c0, L_0x1de5520, C4<1>, C4<1>;
v0x1d56a10_0 .net "NOTHING", 0 0, L_0x1de5be0;  1 drivers
v0x1d56630_0 .net *"_ivl_2", 0 0, L_0x1de55b0;  1 drivers
v0x1d56220_0 .net *"_ivl_6", 0 0, L_0x1de5850;  1 drivers
v0x1d58fb0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1cd1f00_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cd1fa0_0 .net "data", 0 0, L_0x1de5dd0;  alias, 1 drivers
v0x1c02d90_0 .net "feedback", 0 0, L_0x1de5440;  alias, 1 drivers
v0x1c02e30_0 .net "j", 0 0, L_0x1de5980;  1 drivers
v0x1bb9eb0_0 .net "k", 0 0, L_0x1de5b20;  1 drivers
v0x1d306c0_0 .net "ld", 0 0, L_0x1de3a40;  alias, 1 drivers
v0x1d30760_0 .net "q", 0 0, v0x1d57a00_0;  alias, 1 drivers
v0x1d1fb20_0 .net "to_j", 0 0, L_0x1de3eb0;  1 drivers
v0x1d1fbc0_0 .net "to_j_and_k", 0 0, L_0x1de5520;  1 drivers
v0x1d11f60_0 .net "to_k", 0 0, L_0x1de58c0;  1 drivers
S_0x1d90db0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1ceffe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de5be0 .functor NOT 1, v0x1d57a00_0, C4<0>, C4<0>, C4<0>;
v0x1d77a30_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d77630_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d57de0_0 .net "j", 0 0, L_0x1de5980;  alias, 1 drivers
v0x1d57e80_0 .net "k", 0 0, L_0x1de5b20;  alias, 1 drivers
v0x1d57a00_0 .var "q", 0 0;
v0x1d57620_0 .net "q_bar", 0 0, L_0x1de5be0;  alias, 1 drivers
E_0x1d1f010 .event posedge, v0x1d77a30_0;
S_0x1d8f460 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x1d10a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de4dd0 .functor OR 1, L_0x1de4bf0, L_0x1de3a40, C4<0>, C4<0>;
L_0x1de4e60 .functor AND 1, L_0x1de3a40, L_0x1de4fd0, C4<1>, C4<1>;
L_0x1de4ef0 .functor NOT 1, L_0x1de4e60, C4<0>, C4<0>, C4<0>;
L_0x1de4f60 .functor AND 1, L_0x1de5f00, L_0x1de3a40, C4<1>, C4<1>;
L_0x1de4fd0 .functor NOT 1, L_0x1de4f60, C4<0>, C4<0>, C4<0>;
L_0x1de50e0 .functor AND 1, L_0x1de4ef0, L_0x1de4dd0, C4<1>, C4<1>;
L_0x1de5280 .functor AND 1, L_0x1de4fd0, L_0x1de4dd0, C4<1>, C4<1>;
v0x1cf07e0_0 .net "NOTHING", 0 0, L_0x1de5340;  1 drivers
v0x1cf08a0_0 .net *"_ivl_2", 0 0, L_0x1de4e60;  1 drivers
v0x1cf0ca0_0 .net *"_ivl_6", 0 0, L_0x1de4f60;  1 drivers
v0x1cf0d60_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1cffde0_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cffe80_0 .net "data", 0 0, L_0x1de5f00;  alias, 1 drivers
v0x1cffad0_0 .net "feedback", 0 0, L_0x1de4bf0;  alias, 1 drivers
v0x1cffb90_0 .net "j", 0 0, L_0x1de50e0;  1 drivers
v0x1cf19f0_0 .net "k", 0 0, L_0x1de5280;  1 drivers
v0x1cf1660_0 .net "ld", 0 0, L_0x1de3a40;  alias, 1 drivers
v0x1cf1700_0 .net "q", 0 0, v0x1d10440_0;  alias, 1 drivers
v0x1cf8270_0 .net "to_j", 0 0, L_0x1de4ef0;  1 drivers
v0x1cf8310_0 .net "to_j_and_k", 0 0, L_0x1de4dd0;  1 drivers
v0x1d35b00_0 .net "to_k", 0 0, L_0x1de4fd0;  1 drivers
S_0x1d8e0e0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d8f460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de5340 .functor NOT 1, v0x1d10440_0, C4<0>, C4<0>, C4<0>;
v0x1d18740_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d11100_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d10750_0 .net "j", 0 0, L_0x1de50e0;  alias, 1 drivers
v0x1d107f0_0 .net "k", 0 0, L_0x1de5280;  alias, 1 drivers
v0x1d10440_0 .var "q", 0 0;
v0x1d10130_0 .net "q_bar", 0 0, L_0x1de5340;  alias, 1 drivers
S_0x1d8cd60 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x1d10a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de4530 .functor OR 1, L_0x1de4470, L_0x1de3a40, C4<0>, C4<0>;
L_0x1de45c0 .functor AND 1, L_0x1de3a40, L_0x1de4780, C4<1>, C4<1>;
L_0x1de4650 .functor NOT 1, L_0x1de45c0, C4<0>, C4<0>, C4<0>;
L_0x1de4710 .functor AND 1, L_0x1de60c0, L_0x1de3a40, C4<1>, C4<1>;
L_0x1de4780 .functor NOT 1, L_0x1de4710, C4<0>, C4<0>, C4<0>;
L_0x1de4890 .functor AND 1, L_0x1de4650, L_0x1de4530, C4<1>, C4<1>;
L_0x1de4a30 .functor AND 1, L_0x1de4780, L_0x1de4530, C4<1>, C4<1>;
v0x1d7b310_0 .net "NOTHING", 0 0, L_0x1de4af0;  1 drivers
v0x1d7b3d0_0 .net *"_ivl_2", 0 0, L_0x1de45c0;  1 drivers
v0x1d7c010_0 .net *"_ivl_6", 0 0, L_0x1de4710;  1 drivers
v0x1d7bc80_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d7bd20_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d7a430_0 .net "data", 0 0, L_0x1de60c0;  alias, 1 drivers
v0x1d7a4d0_0 .net "feedback", 0 0, L_0x1de4470;  alias, 1 drivers
v0x1d79d90_0 .net "j", 0 0, L_0x1de4890;  1 drivers
v0x1d79e30_0 .net "k", 0 0, L_0x1de4a30;  1 drivers
v0x1d58640_0 .net "ld", 0 0, L_0x1de3a40;  alias, 1 drivers
v0x1d586e0_0 .net "q", 0 0, v0x1d32bf0_0;  alias, 1 drivers
v0x1d59360_0 .net "to_j", 0 0, L_0x1de4650;  1 drivers
v0x1d59400_0 .net "to_j_and_k", 0 0, L_0x1de4530;  1 drivers
v0x1d37b30_0 .net "to_k", 0 0, L_0x1de4780;  1 drivers
S_0x1d23100 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d8cd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de4af0 .functor NOT 1, v0x1d32bf0_0, C4<0>, C4<0>, C4<0>;
v0x1d36ff0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d340e0_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d32ea0_0 .net "j", 0 0, L_0x1de4890;  alias, 1 drivers
v0x1d32f40_0 .net "k", 0 0, L_0x1de4a30;  alias, 1 drivers
v0x1d32bf0_0 .var "q", 0 0;
v0x1d32c90_0 .net "q_bar", 0 0, L_0x1de4af0;  alias, 1 drivers
S_0x1d28880 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x1d10a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de3c70 .functor OR 1, L_0x1de3c00, L_0x1de3a40, C4<0>, C4<0>;
L_0x1de3ce0 .functor AND 1, L_0x1de3a40, L_0x1de3fc0, C4<1>, C4<1>;
L_0x1de3d50 .functor NOT 1, L_0x1de3ce0, C4<0>, C4<0>, C4<0>;
L_0x1de3e40 .functor AND 1, L_0x1de61f0, L_0x1de3a40, C4<1>, C4<1>;
L_0x1de3fc0 .functor NOT 1, L_0x1de3e40, C4<0>, C4<0>, C4<0>;
L_0x1de4080 .functor AND 1, L_0x1de3d50, L_0x1de3c70, C4<1>, C4<1>;
L_0x1de41e0 .functor AND 1, L_0x1de3fc0, L_0x1de3c70, C4<1>, C4<1>;
v0x1cd4600_0 .net "NOTHING", 0 0, L_0x1de42a0;  1 drivers
v0x1cd46c0_0 .net *"_ivl_2", 0 0, L_0x1de3ce0;  1 drivers
v0x1cd6fa0_0 .net *"_ivl_6", 0 0, L_0x1de3e40;  1 drivers
v0x1cd6b60_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1cd6c00_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cd5710_0 .net "data", 0 0, L_0x1de61f0;  alias, 1 drivers
v0x1cd57b0_0 .net "feedback", 0 0, L_0x1de3c00;  alias, 1 drivers
v0x1cd7410_0 .net "j", 0 0, L_0x1de4080;  1 drivers
v0x1cd74b0_0 .net "k", 0 0, L_0x1de41e0;  1 drivers
v0x1cda800_0 .net "ld", 0 0, L_0x1de3a40;  alias, 1 drivers
v0x1cda300_0 .net "q", 0 0, v0x1cd2840_0;  alias, 1 drivers
v0x1cd8eb0_0 .net "to_j", 0 0, L_0x1de3d50;  1 drivers
v0x1cd8f50_0 .net "to_j_and_k", 0 0, L_0x1de3c70;  1 drivers
v0x1cdabb0_0 .net "to_k", 0 0, L_0x1de3fc0;  1 drivers
S_0x1d27c00 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d28880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de42a0 .functor NOT 1, v0x1cd2840_0, C4<0>, C4<0>, C4<0>;
v0x1cd2dc0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1cd2e60_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cd2ab0_0 .net "j", 0 0, L_0x1de4080;  alias, 1 drivers
v0x1cd27a0_0 .net "k", 0 0, L_0x1de41e0;  alias, 1 drivers
v0x1cd2840_0 .var "q", 0 0;
v0x1cd41b0_0 .net "q_bar", 0 0, L_0x1de42a0;  alias, 1 drivers
S_0x1d26f80 .scope module, "COUNTER2" "ta161_bar" 9 40, 10 7 0, S_0x1cc0630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1d39830_0 .net "A", 0 0, L_0x1de8bf0;  1 drivers
v0x1d3e3f0_0 .net "B", 0 0, L_0x1de8d20;  1 drivers
v0x1d3cc80_0 .net "C", 0 0, L_0x1de8e50;  1 drivers
v0x1d3cd70_0 .net "CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d41780_0 .net "CLR_BAR", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d41870_0 .net "D", 0 0, L_0x1de8f80;  1 drivers
v0x1d40010_0 .net "ENP", 0 0, L_0x1de3330;  alias, 1 drivers
v0x1d400b0_0 .net "ENT", 0 0, L_0x1de3940;  alias, 1 drivers
v0x1d44b20_0 .net "LD_BAR", 0 0, L_0x1dea950;  alias, 1 drivers
v0x1d44bc0_0 .net "QA", 0 0, v0x1cfee50_0;  1 drivers
v0x1d433b0_0 .net "QB", 0 0, v0x1d13760_0;  1 drivers
v0x1d43450_0 .net "QC", 0 0, v0x1cf7110_0;  1 drivers
v0x1d53a80_0 .net "QD", 0 0, v0x1d7e530_0;  1 drivers
v0x1d53b20_0 .net "RCO", 0 0, L_0x1de6660;  alias, 1 drivers
S_0x1d26300 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x1d26f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1de6320 .functor AND 1, L_0x1de3940, v0x1d7e530_0, C4<1>, C4<1>;
L_0x1de6440 .functor AND 1, L_0x1de6320, v0x1cf7110_0, C4<1>, C4<1>;
L_0x1de6560 .functor AND 1, L_0x1de6440, v0x1d13760_0, C4<1>, C4<1>;
L_0x1de6660 .functor AND 1, L_0x1de6560, v0x1cfee50_0, C4<1>, C4<1>;
L_0x1de6760 .functor NOT 1, L_0x1dea950, C4<0>, C4<0>, C4<0>;
L_0x1cc0ce0 .functor AND 1, L_0x1de3940, L_0x1de3330, C4<1>, C4<1>;
L_0x1d51300 .functor AND 1, L_0x1cc0ce0, v0x1cf7110_0, C4<1>, C4<1>;
L_0x1de69f0 .functor AND 1, L_0x1d51300, v0x1d13760_0, C4<1>, C4<1>;
L_0x1de6a60 .functor AND 1, L_0x1de69f0, v0x1cfee50_0, C4<1>, C4<1>;
L_0x1de7200 .functor AND 1, L_0x1cc0ce0, v0x1d13760_0, C4<1>, C4<1>;
L_0x1de7290 .functor AND 1, L_0x1de7200, v0x1cfee50_0, C4<1>, C4<1>;
L_0x1de7a10 .functor AND 1, L_0x1cc0ce0, v0x1cfee50_0, C4<1>, C4<1>;
L_0x1de8260 .functor BUFZ 1, L_0x1cc0ce0, C4<0>, C4<0>, C4<0>;
v0x1d5fc20_0 .net *"_ivl_0", 0 0, L_0x1de6320;  1 drivers
v0x1d5fd00_0 .net *"_ivl_12", 0 0, L_0x1d51300;  1 drivers
v0x1d5e4b0_0 .net *"_ivl_14", 0 0, L_0x1de69f0;  1 drivers
v0x1d5e5a0_0 .net *"_ivl_18", 0 0, L_0x1de7200;  1 drivers
v0x1d62fc0_0 .net *"_ivl_2", 0 0, L_0x1de6440;  1 drivers
v0x1d630a0_0 .net *"_ivl_4", 0 0, L_0x1de6560;  1 drivers
v0x1d61850_0 .net "a", 0 0, L_0x1de8bf0;  alias, 1 drivers
v0x1d618f0_0 .net "b", 0 0, L_0x1de8d20;  alias, 1 drivers
v0x1d66360_0 .net "c", 0 0, L_0x1de8e50;  alias, 1 drivers
v0x1d64bf0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d64c90_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d752c0_0 .net "d", 0 0, L_0x1de8f80;  alias, 1 drivers
v0x1d75360_0 .net "enp", 0 0, L_0x1de3330;  alias, 1 drivers
v0x1d74300_0 .net "ent", 0 0, L_0x1de3940;  alias, 1 drivers
v0x1d743f0_0 .net "ent_and_enp", 0 0, L_0x1cc0ce0;  1 drivers
v0x1d72b40_0 .net "feedback_qa", 0 0, L_0x1de8260;  1 drivers
v0x1d72be0_0 .net "feedback_qb", 0 0, L_0x1de7a10;  1 drivers
v0x1d66400_0 .net "feedback_qc", 0 0, L_0x1de7290;  1 drivers
v0x1d490c0_0 .net "feedback_qd", 0 0, L_0x1de6a60;  1 drivers
v0x1d49160_0 .net "ld", 0 0, L_0x1de6760;  1 drivers
v0x1d4bd60_0 .net "ld_bar", 0 0, L_0x1dea950;  alias, 1 drivers
v0x1d4be00_0 .net "qa", 0 0, v0x1cfee50_0;  alias, 1 drivers
v0x1d4d9d0_0 .net "qb", 0 0, v0x1d13760_0;  alias, 1 drivers
v0x1d4dac0_0 .net "qc", 0 0, v0x1cf7110_0;  alias, 1 drivers
v0x1d4ea00_0 .net "qd", 0 0, v0x1d7e530_0;  alias, 1 drivers
v0x1d4eaf0_0 .net "rco", 0 0, L_0x1de6660;  alias, 1 drivers
S_0x1d25680 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x1d26300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de8340 .functor OR 1, L_0x1de8260, L_0x1de6760, C4<0>, C4<0>;
L_0x1de83d0 .functor AND 1, L_0x1de6760, L_0x1de86e0, C4<1>, C4<1>;
L_0x1de6d50 .functor NOT 1, L_0x1de83d0, C4<0>, C4<0>, C4<0>;
L_0x1de8670 .functor AND 1, L_0x1de8bf0, L_0x1de6760, C4<1>, C4<1>;
L_0x1de86e0 .functor NOT 1, L_0x1de8670, C4<0>, C4<0>, C4<0>;
L_0x1de87a0 .functor AND 1, L_0x1de6d50, L_0x1de8340, C4<1>, C4<1>;
L_0x1de8940 .functor AND 1, L_0x1de86e0, L_0x1de8340, C4<1>, C4<1>;
v0x1cff650_0 .net "NOTHING", 0 0, L_0x1de8a00;  1 drivers
v0x1cff6f0_0 .net *"_ivl_2", 0 0, L_0x1de83d0;  1 drivers
v0x1d785d0_0 .net *"_ivl_6", 0 0, L_0x1de8670;  1 drivers
v0x1d78670_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d56df0_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cc10b0_0 .net "data", 0 0, L_0x1de8bf0;  alias, 1 drivers
v0x1cc1170_0 .net "feedback", 0 0, L_0x1de8260;  alias, 1 drivers
v0x1d224a0_0 .net "j", 0 0, L_0x1de87a0;  1 drivers
v0x1d22540_0 .net "k", 0 0, L_0x1de8940;  1 drivers
v0x1d23d80_0 .net "ld", 0 0, L_0x1de6760;  alias, 1 drivers
v0x1d23e20_0 .net "q", 0 0, v0x1cfee50_0;  alias, 1 drivers
v0x1d12ae0_0 .net "to_j", 0 0, L_0x1de6d50;  1 drivers
v0x1d12b80_0 .net "to_j_and_k", 0 0, L_0x1de8340;  1 drivers
v0x1d18260_0 .net "to_k", 0 0, L_0x1de86e0;  1 drivers
S_0x1d24a00 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d25680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de8a00 .functor NOT 1, v0x1cfee50_0, C4<0>, C4<0>, C4<0>;
v0x1d583b0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d58450_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d1f320_0 .net "j", 0 0, L_0x1de87a0;  alias, 1 drivers
v0x1d1f3c0_0 .net "k", 0 0, L_0x1de8940;  alias, 1 drivers
v0x1cfee50_0 .var "q", 0 0;
v0x1d30ff0_0 .net "q_bar", 0 0, L_0x1de8a00;  alias, 1 drivers
S_0x1d175e0 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x1d26300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de7bf0 .functor OR 1, L_0x1de7a10, L_0x1de6760, C4<0>, C4<0>;
L_0x1de7c80 .functor AND 1, L_0x1de6760, L_0x1de7df0, C4<1>, C4<1>;
L_0x1de7d10 .functor NOT 1, L_0x1de7c80, C4<0>, C4<0>, C4<0>;
L_0x1de7d80 .functor AND 1, L_0x1de8d20, L_0x1de6760, C4<1>, C4<1>;
L_0x1de7df0 .functor NOT 1, L_0x1de7d80, C4<0>, C4<0>, C4<0>;
L_0x1de7f00 .functor AND 1, L_0x1de7d10, L_0x1de7bf0, C4<1>, C4<1>;
L_0x1de80a0 .functor AND 1, L_0x1de7df0, L_0x1de7bf0, C4<1>, C4<1>;
v0x1d02840_0 .net "NOTHING", 0 0, L_0x1de8160;  1 drivers
v0x1d02900_0 .net *"_ivl_2", 0 0, L_0x1de7c80;  1 drivers
v0x1d07fc0_0 .net *"_ivl_6", 0 0, L_0x1de7d80;  1 drivers
v0x1d08090_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d07340_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d07430_0 .net "data", 0 0, L_0x1de8d20;  alias, 1 drivers
v0x1d066c0_0 .net "feedback", 0 0, L_0x1de7a10;  alias, 1 drivers
v0x1d06780_0 .net "j", 0 0, L_0x1de7f00;  1 drivers
v0x1d05a40_0 .net "k", 0 0, L_0x1de80a0;  1 drivers
v0x1d05b10_0 .net "ld", 0 0, L_0x1de6760;  alias, 1 drivers
v0x1d04dc0_0 .net "q", 0 0, v0x1d13760_0;  alias, 1 drivers
v0x1d04e90_0 .net "to_j", 0 0, L_0x1de7d10;  1 drivers
v0x1d04140_0 .net "to_j_and_k", 0 0, L_0x1de7bf0;  1 drivers
v0x1d041e0_0 .net "to_k", 0 0, L_0x1de7df0;  1 drivers
S_0x1d15ce0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d175e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de8160 .functor NOT 1, v0x1d13760_0, C4<0>, C4<0>, C4<0>;
v0x1d15060_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d15120_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d143e0_0 .net "j", 0 0, L_0x1de7f00;  alias, 1 drivers
v0x1d14480_0 .net "k", 0 0, L_0x1de80a0;  alias, 1 drivers
v0x1d13760_0 .var "q", 0 0;
v0x1d13850_0 .net "q_bar", 0 0, L_0x1de8160;  alias, 1 drivers
S_0x1d01be0 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x1d26300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de7350 .functor OR 1, L_0x1de7290, L_0x1de6760, C4<0>, C4<0>;
L_0x1de73e0 .functor AND 1, L_0x1de6760, L_0x1de75a0, C4<1>, C4<1>;
L_0x1de7470 .functor NOT 1, L_0x1de73e0, C4<0>, C4<0>, C4<0>;
L_0x1de7530 .functor AND 1, L_0x1de8e50, L_0x1de6760, C4<1>, C4<1>;
L_0x1de75a0 .functor NOT 1, L_0x1de7530, C4<0>, C4<0>, C4<0>;
L_0x1de76b0 .functor AND 1, L_0x1de7470, L_0x1de7350, C4<1>, C4<1>;
L_0x1de7850 .functor AND 1, L_0x1de75a0, L_0x1de7350, C4<1>, C4<1>;
v0x1cf5810_0 .net "NOTHING", 0 0, L_0x1de7910;  1 drivers
v0x1cf58d0_0 .net *"_ivl_2", 0 0, L_0x1de73e0;  1 drivers
v0x1cf4b90_0 .net *"_ivl_6", 0 0, L_0x1de7530;  1 drivers
v0x1cf4c60_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1cf3f10_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cf4000_0 .net "data", 0 0, L_0x1de8e50;  alias, 1 drivers
v0x1cf3290_0 .net "feedback", 0 0, L_0x1de7290;  alias, 1 drivers
v0x1cf3350_0 .net "j", 0 0, L_0x1de76b0;  1 drivers
v0x1d7aeb0_0 .net "k", 0 0, L_0x1de7850;  1 drivers
v0x1d7af80_0 .net "ld", 0 0, L_0x1de6760;  alias, 1 drivers
v0x1d7cc30_0 .net "q", 0 0, v0x1cf7110_0;  alias, 1 drivers
v0x1d7ccd0_0 .net "to_j", 0 0, L_0x1de7470;  1 drivers
v0x1d823c0_0 .net "to_j_and_k", 0 0, L_0x1de7350;  1 drivers
v0x1d82460_0 .net "to_k", 0 0, L_0x1de75a0;  1 drivers
S_0x1d00310 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d01be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de7910 .functor NOT 1, v0x1cf7110_0, C4<0>, C4<0>, C4<0>;
v0x1cf2610_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1cf26b0_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1cf7d90_0 .net "j", 0 0, L_0x1de76b0;  alias, 1 drivers
v0x1cf7e60_0 .net "k", 0 0, L_0x1de7850;  alias, 1 drivers
v0x1cf7110_0 .var "q", 0 0;
v0x1cf6490_0 .net "q_bar", 0 0, L_0x1de7910;  alias, 1 drivers
S_0x1d81740 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x1d26300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1de6b20 .functor OR 1, L_0x1de6a60, L_0x1de6760, C4<0>, C4<0>;
L_0x1de6b90 .functor AND 1, L_0x1de6760, L_0x1d76030, C4<1>, C4<1>;
L_0x1de6c20 .functor NOT 1, L_0x1de6b90, C4<0>, C4<0>, C4<0>;
L_0x1de6ce0 .functor AND 1, L_0x1de8f80, L_0x1de6760, C4<1>, C4<1>;
L_0x1d76030 .functor NOT 1, L_0x1de6ce0, C4<0>, C4<0>, C4<0>;
L_0x1de6f00 .functor AND 1, L_0x1de6c20, L_0x1de6b20, C4<1>, C4<1>;
L_0x1de7060 .functor AND 1, L_0x1d76030, L_0x1de6b20, C4<1>, C4<1>;
v0x1d36d40_0 .net "NOTHING", 0 0, L_0x1de7120;  1 drivers
v0x1d36e00_0 .net *"_ivl_2", 0 0, L_0x1de6b90;  1 drivers
v0x1d6a900_0 .net *"_ivl_6", 0 0, L_0x1de6ce0;  1 drivers
v0x1d6a9d0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d6d5a0_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d6d690_0 .net "data", 0 0, L_0x1de8f80;  alias, 1 drivers
v0x1d6f210_0 .net "feedback", 0 0, L_0x1de6a60;  alias, 1 drivers
v0x1d6f2d0_0 .net "j", 0 0, L_0x1de6f00;  1 drivers
v0x1d70240_0 .net "k", 0 0, L_0x1de7060;  1 drivers
v0x1d70310_0 .net "ld", 0 0, L_0x1de6760;  alias, 1 drivers
v0x1d5c7d0_0 .net "q", 0 0, v0x1d7e530_0;  alias, 1 drivers
v0x1d5c870_0 .net "to_j", 0 0, L_0x1de6c20;  1 drivers
v0x1d5b060_0 .net "to_j_and_k", 0 0, L_0x1de6b20;  1 drivers
v0x1d5b100_0 .net "to_k", 0 0, L_0x1d76030;  1 drivers
S_0x1d7fe30 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1d81740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1de7120 .functor NOT 1, v0x1d7e530_0, C4<0>, C4<0>, C4<0>;
v0x1d7f1b0_0 .net "clk", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1d7f250_0 .net "clr_bar", 0 0, v0x1de2e70_0;  alias, 1 drivers
v0x1d207e0_0 .net "j", 0 0, L_0x1de6f00;  alias, 1 drivers
v0x1d204d0_0 .net "k", 0 0, L_0x1de7060;  alias, 1 drivers
v0x1d7e530_0 .var "q", 0 0;
v0x1d7d8b0_0 .net "q_bar", 0 0, L_0x1de7120;  alias, 1 drivers
S_0x1cd3d10 .scope module, "MUX8" "ta157_8" 6 57, 14 7 0, S_0x1cefd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1d2fe60 .functor NOT 1, L_0x7f0cc8cd00a8, C4<0>, C4<0>, C4<0>;
v0x1cdfcb0_0 .net "A8", 7 0, L_0x1de91c0;  alias, 1 drivers
v0x1cdfd90_0 .net "B8", 7 0, L_0x7f0cc8cd0060;  alias, 1 drivers
v0x1cc2ab0_0 .net "EN", 0 0, L_0x1d2fe60;  1 drivers
v0x1cc2b50_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd00a8;  alias, 1 drivers
v0x1cc7730_0 .net "S", 0 0, v0x1de2b00_0;  alias, 1 drivers
v0x1cc3f70_0 .net "Y8", 7 0, L_0x1de9700;  alias, 1 drivers
L_0x1de9480 .part L_0x1de91c0, 0, 4;
L_0x1de9520 .part L_0x7f0cc8cd0060, 0, 4;
L_0x1de95c0 .part L_0x1de91c0, 4, 4;
L_0x1de9660 .part L_0x7f0cc8cd0060, 4, 4;
L_0x1de9700 .concat8 [ 4 4 0 0], v0x1cd9f30_0, v0x1ce0540_0;
S_0x1cd51d0 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1cd3d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1cd6790_0 .net "a", 3 0, L_0x1de9480;  1 drivers
v0x1cd5f00_0 .net "b", 3 0, L_0x1de9520;  1 drivers
v0x1cd5fe0_0 .net "en", 0 0, L_0x1d2fe60;  alias, 1 drivers
v0x1cd9e90_0 .net "s", 0 0, v0x1de2b00_0;  alias, 1 drivers
v0x1cd9f30_0 .var "y", 3 0;
E_0x1d22200 .event edge, v0x1cd5fe0_0, v0x1cd9e90_0, v0x1cd6790_0, v0x1cd5f00_0;
S_0x1cd96a0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1cd3d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1cdd2a0_0 .net "a", 3 0, L_0x1de95c0;  1 drivers
v0x1cdc9f0_0 .net "b", 3 0, L_0x1de9660;  1 drivers
v0x1cdcad0_0 .net "en", 0 0, L_0x1d2fe60;  alias, 1 drivers
v0x1ce04a0_0 .net "s", 0 0, v0x1de2b00_0;  alias, 1 drivers
v0x1ce0540_0 .var "y", 3 0;
E_0x1cdd260 .event edge, v0x1cd5fe0_0, v0x1cd9e90_0, v0x1cdd2a0_0, v0x1cdc9f0_0;
S_0x1cc5490 .scope module, "OPCODEDEC0" "opcodedec" 6 66, 16 6 0, S_0x1cefd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x1de97a0 .functor BUFZ 1, L_0x1de9ae0, C4<0>, C4<0>, C4<0>;
v0x1d8c4b0_0 .net "EIL_BAR", 0 0, L_0x1de97a0;  alias, 1 drivers
L_0x7f0cc8cd0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8c590_0 .net "LOW", 0 0, L_0x7f0cc8cd0138;  1 drivers
v0x1d914f0_0 .net "MW_AD_HIGH", 7 4, L_0x1de3200;  alias, 1 drivers
v0x1d915e0_0 .net "MW_BOP", 12 9, L_0x1de33d0;  alias, 1 drivers
v0x1d8ff40_0 .net "OPCODE", 3 0, v0x1de2db0_0;  alias, 1 drivers
v0x1d8fb50_0 .net "TO_COUNTER", 7 4, v0x1ccf280_0;  alias, 1 drivers
v0x1d8fc10_0 .net "W1", 0 0, L_0x1de9ae0;  1 drivers
L_0x1de9ba0 .part L_0x1de33d0, 0, 1;
L_0x1de9c90 .part L_0x1de33d0, 1, 1;
L_0x1de9e10 .part L_0x1de33d0, 2, 1;
L_0x1de9eb0 .part L_0x1de33d0, 3, 1;
S_0x1cc4ca0 .scope module, "U1" "ta157_4" 16 22, 17 7 0, S_0x1cc5490;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x1de9920 .functor NOT 1, L_0x7f0cc8cd0138, C4<0>, C4<0>, C4<0>;
v0x1ccea90_0 .net "A4", 3 0, v0x1de2db0_0;  alias, 1 drivers
v0x1cceb70_0 .net "B4", 3 0, L_0x1de3200;  alias, 1 drivers
v0x1d921b0_0 .net "EN", 0 0, L_0x1de9920;  1 drivers
v0x1d922b0_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd0138;  alias, 1 drivers
v0x1bef360_0 .net "S", 0 0, L_0x1de9ae0;  alias, 1 drivers
v0x1bef450_0 .net "Y4", 3 0, v0x1ccf280_0;  alias, 1 drivers
S_0x1cc8460 .scope module, "MUX0" "jeff_74x157" 17 19, 15 2 0, S_0x1cc4ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ccbfd0_0 .net "a", 3 0, v0x1de2db0_0;  alias, 1 drivers
v0x1ccc0d0_0 .net "b", 3 0, L_0x1de3200;  alias, 1 drivers
v0x1ccb7e0_0 .net "en", 0 0, L_0x1de9920;  alias, 1 drivers
v0x1ccb8d0_0 .net "s", 0 0, L_0x1de9ae0;  alias, 1 drivers
v0x1ccf280_0 .var "y", 3 0;
E_0x1cc8d50 .event edge, v0x1ccb7e0_0, v0x1ccb8d0_0, v0x1ccbfd0_0, v0x1ccc0d0_0;
S_0x1d589c0 .scope module, "U2" "nand4" 16 32, 18 2 0, S_0x1cc5490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1de9990 .functor AND 1, L_0x1de9ba0, L_0x1de9c90, C4<1>, C4<1>;
L_0x1de9a00 .functor AND 1, L_0x1de9990, L_0x1de9e10, C4<1>, C4<1>;
L_0x1de9a70 .functor AND 1, L_0x1de9a00, L_0x1de9eb0, C4<1>, C4<1>;
L_0x1de9ae0 .functor NOT 1, L_0x1de9a70, C4<0>, C4<0>, C4<0>;
v0x1cefa00_0 .net *"_ivl_0", 0 0, L_0x1de9990;  1 drivers
v0x1ceefd0_0 .net *"_ivl_2", 0 0, L_0x1de9a00;  1 drivers
v0x1cef0b0_0 .net *"_ivl_4", 0 0, L_0x1de9a70;  1 drivers
v0x1d8d890_0 .net "a", 0 0, L_0x1de9ba0;  1 drivers
v0x1d8d950_0 .net "b", 0 0, L_0x1de9c90;  1 drivers
v0x1d8d4c0_0 .net "c", 0 0, L_0x1de9e10;  1 drivers
v0x1d91cc0_0 .net "d", 0 0, L_0x1de9eb0;  1 drivers
v0x1d91d80_0 .net "y", 0 0, L_0x1de9ae0;  alias, 1 drivers
S_0x1d8ebe0 .scope module, "XOR_2" "xor2" 6 93, 19 2 0, S_0x1cefd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1dea950 .functor XOR 1, L_0x1dea9c0, L_0x1dea060, C4<0>, C4<0>;
v0x1d8e8e0_0 .net "a", 0 0, L_0x1dea9c0;  1 drivers
v0x1d2f1c0_0 .net "b", 0 0, L_0x1dea060;  alias, 1 drivers
v0x1d2ed90_0 .net "y", 0 0, L_0x1dea950;  alias, 1 drivers
S_0x1d88cc0 .scope module, "PROCESSOR_SECTION" "processor" 5 37, 20 4 0, S_0x1d93b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x1deabe0 .functor BUFZ 8, L_0x1df5410, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1de04c0_0 .net "ALU_DEST", 23 21, L_0x1deaee0;  1 drivers
v0x1de05a0_0 .net "ALU_FUNC", 19 15, L_0x1deada0;  1 drivers
v0x1de0690_0 .net "ALU_IN_A", 7 0, L_0x1df6650;  1 drivers
v0x1de07b0_0 .net "ALU_IN_B", 7 0, L_0x1df69e0;  1 drivers
v0x1de08a0_0 .net "ALU_OUT", 7 0, L_0x1e04530;  1 drivers
v0x1de09b0_0 .net "A_SOURCE", 0 0, L_0x1deaab0;  1 drivers
v0x1de0a50_0 .net "B_SOURCE", 0 0, L_0x1deac70;  1 drivers
v0x1de0af0_0 .net "CIN", 0 0, L_0x1deae40;  1 drivers
v0x1de0be0_0 .net "CONTROL_BITS", 23 13, L_0x1de3470;  alias, 1 drivers
v0x1de0d30_0 .net "DATA_IN_A", 7 0, v0x1de2670_0;  alias, 1 drivers
v0x1de0dd0_0 .net "DATA_IN_B", 7 0, v0x1de27e0_0;  alias, 1 drivers
v0x1de0ee0_0 .net "DATA_OUT", 7 0, L_0x1deabe0;  alias, 1 drivers
v0x1de0fc0_0 .net "DATA_OUT_A", 7 0, L_0x1ded8d0;  1 drivers
v0x1de1080_0 .net "DATA_OUT_B", 7 0, L_0x1df0420;  1 drivers
v0x1de1140_0 .net "DATA_OUT_TA", 7 0, L_0x1df2f60;  1 drivers
v0x1de1200_0 .net "DATA_OUT_TB", 7 0, L_0x1df5c10;  1 drivers
v0x1de12c0_0 .net "EIL_BAR", 0 0, L_0x1de97a0;  alias, 1 drivers
v0x1de1470_0 .net "IN_ZP", 7 0, L_0x1df5410;  1 drivers
L_0x7f0cc8cd0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1de1510_0 .net "LOW", 0 0, L_0x7f0cc8cd0180;  1 drivers
v0x1de15b0_0 .net "STATUS_BITS", 3 0, L_0x1e084e0;  alias, 1 drivers
v0x1de1650_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
L_0x1deaab0 .part L_0x1de3470, 0, 1;
L_0x1deac70 .part L_0x1de3470, 1, 1;
L_0x1deada0 .part L_0x1de3470, 2, 5;
L_0x1deae40 .part L_0x1de3470, 7, 1;
L_0x1deaee0 .part L_0x1de3470, 8, 3;
L_0x1df3560 .part L_0x1deaee0, 0, 1;
L_0x1df6210 .part L_0x1deaee0, 1, 1;
L_0x1e06f60 .part L_0x1deaee0, 2, 1;
L_0x1e084e0 .concat8 [ 1 1 1 1], L_0x1df6a80, L_0x1dfd740, L_0x1dfd5a0, L_0x1e07f60;
S_0x1d884c0 .scope module, "ALU1" "alu" 20 92, 21 4 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x1df6a80 .functor BUFZ 1, L_0x1df6af0, C4<0>, C4<0>, C4<0>;
v0x1cc01c0_0 .net "AEQB1", 0 0, L_0x1dfcb90;  1 drivers
v0x1db41f0_0 .net "AEQB2", 0 0, L_0x1e03990;  1 drivers
v0x1db4340_0 .net "ALU_FUNC", 19 15, L_0x1deada0;  alias, 1 drivers
v0x1db43e0_0 .net "C4", 0 0, L_0x1df6a80;  1 drivers
v0x1db44a0_0 .net "C8", 0 0, L_0x1dfd740;  1 drivers
v0x1db4540_0 .net "CARRY", 0 0, L_0x1df6af0;  1 drivers
v0x1db45e0_0 .net "CIN", 0 0, L_0x1deae40;  alias, 1 drivers
v0x1db4680_0 .net "IN_A", 7 0, L_0x1df6650;  alias, 1 drivers
v0x1db4720_0 .net "IN_B", 7 0, L_0x1df69e0;  alias, 1 drivers
v0x1db4890_0 .net "NOTHING1", 0 0, L_0x1dfc920;  1 drivers
v0x1db4930_0 .net "NOTHING2", 0 0, L_0x1dfc100;  1 drivers
v0x1db49d0_0 .net "NOTHING3", 0 0, L_0x1e03720;  1 drivers
v0x1db4a70_0 .net "NOTHING4", 0 0, L_0x1e02f50;  1 drivers
v0x1db4b10_0 .net "OUT8", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1db4bf0_0 .net "Z", 0 0, L_0x1dfd5a0;  1 drivers
L_0x1dfcc50 .part L_0x1df6650, 3, 1;
L_0x1dfcda0 .part L_0x1df6650, 2, 1;
L_0x1dfce40 .part L_0x1df6650, 1, 1;
L_0x1dfcee0 .part L_0x1df6650, 0, 1;
L_0x1dfcf80 .part L_0x1df69e0, 3, 1;
L_0x1dfd0b0 .part L_0x1df69e0, 2, 1;
L_0x1dfd150 .part L_0x1df69e0, 1, 1;
L_0x1dfd1f0 .part L_0x1df69e0, 0, 1;
L_0x1dfd290 .part L_0x1deada0, 3, 1;
L_0x1dfd330 .part L_0x1deada0, 2, 1;
L_0x1dfd460 .part L_0x1deada0, 1, 1;
L_0x1dfd500 .part L_0x1deada0, 0, 1;
L_0x1dfd610 .part L_0x1deada0, 4, 1;
L_0x1e03a50 .part L_0x1df6650, 7, 1;
L_0x1e03c00 .part L_0x1df6650, 6, 1;
L_0x1e03ca0 .part L_0x1df6650, 5, 1;
L_0x1e03d40 .part L_0x1df6650, 4, 1;
L_0x1e03de0 .part L_0x1df69e0, 7, 1;
L_0x1e04030 .part L_0x1df69e0, 6, 1;
L_0x1e040d0 .part L_0x1df69e0, 5, 1;
L_0x1e03f90 .part L_0x1df69e0, 4, 1;
L_0x1e04220 .part L_0x1deada0, 3, 1;
L_0x1e04170 .part L_0x1deada0, 2, 1;
L_0x1e04490 .part L_0x1deada0, 1, 1;
L_0x1e043d0 .part L_0x1deada0, 0, 1;
L_0x1e04600 .part L_0x1deada0, 4, 1;
LS_0x1e04530_0_0 .concat8 [ 1 1 1 1], L_0x1dfb7b0, L_0x1dfb370, L_0x1dfae40, L_0x1dfa470;
LS_0x1e04530_0_4 .concat8 [ 1 1 1 1], L_0x1e02650, L_0x1e02210, L_0x1e01ce0, L_0x1e01310;
L_0x1e04530 .concat8 [ 4 4 0 0], LS_0x1e04530_0_0, LS_0x1e04530_0_4;
S_0x1d880d0 .scope module, "AND1" "and2" 21 73, 22 2 0, S_0x1d884c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1dfd5a0 .functor AND 1, L_0x1dfcb90, L_0x1e03990, C4<1>, C4<1>;
v0x1d89980_0 .net "a", 0 0, L_0x1dfcb90;  alias, 1 drivers
v0x1d894a0_0 .net "b", 0 0, L_0x1e03990;  alias, 1 drivers
v0x1d89540_0 .net "y", 0 0, L_0x1dfd5a0;  alias, 1 drivers
S_0x1d890b0 .scope module, "U1" "ta181_bar" 21 23, 23 8 0, S_0x1d884c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x1df6af0 .functor NOT 1, L_0x1dfc4d0, C4<0>, C4<0>, C4<0>;
L_0x1df6bf0 .functor NOT 1, L_0x1deae40, C4<0>, C4<0>, C4<0>;
v0x1cec9c0_0 .net "A0_BAR", 0 0, L_0x1dfcee0;  1 drivers
v0x1c213c0_0 .net "A1_BAR", 0 0, L_0x1dfce40;  1 drivers
v0x1c21480_0 .net "A2_BAR", 0 0, L_0x1dfcda0;  1 drivers
v0x1c21520_0 .net "A3_BAR", 0 0, L_0x1dfcc50;  1 drivers
v0x1c215c0_0 .net "AEQB", 0 0, L_0x1dfcb90;  alias, 1 drivers
v0x1c21660_0 .net "B0_BAR", 0 0, L_0x1dfd1f0;  1 drivers
v0x1c21750_0 .net "B1_BAR", 0 0, L_0x1dfd150;  1 drivers
v0x1bf81b0_0 .net "B2_BAR", 0 0, L_0x1dfd0b0;  1 drivers
v0x1bf82a0_0 .net "B3_BAR", 0 0, L_0x1dfcf80;  1 drivers
v0x1bf83d0_0 .net "CI", 0 0, L_0x1deae40;  alias, 1 drivers
v0x1bf8470_0 .net "CI_BAR", 0 0, L_0x1df6bf0;  1 drivers
v0x1bf8510_0 .net "CO", 0 0, L_0x1df6af0;  alias, 1 drivers
v0x1bf85b0_0 .net "CO_BAR", 0 0, L_0x1dfc4d0;  1 drivers
v0x1da3e50_0 .net "F0_BAR", 0 0, L_0x1dfb7b0;  1 drivers
v0x1da3ef0_0 .net "F1_BAR", 0 0, L_0x1dfb370;  1 drivers
v0x1da3f90_0 .net "F2_BAR", 0 0, L_0x1dfae40;  1 drivers
v0x1da4030_0 .net "F3_BAR", 0 0, L_0x1dfa470;  1 drivers
v0x1da41e0_0 .net "G_BAR", 0 0, L_0x1dfc100;  alias, 1 drivers
v0x1da4280_0 .net "M", 0 0, L_0x1dfd610;  1 drivers
v0x1da4320_0 .net "P_BAR", 0 0, L_0x1dfc920;  alias, 1 drivers
v0x1da43c0_0 .net "S0", 0 0, L_0x1dfd500;  1 drivers
v0x1da4460_0 .net "S1", 0 0, L_0x1dfd460;  1 drivers
v0x1da4500_0 .net "S2", 0 0, L_0x1dfd330;  1 drivers
v0x1da45a0_0 .net "S3", 0 0, L_0x1dfd290;  1 drivers
S_0x1cee5f0 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1d890b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1bcffb0_0 .net "a0", 0 0, L_0x1dfcee0;  alias, 1 drivers
v0x1bd0070_0 .net "a1", 0 0, L_0x1dfce40;  alias, 1 drivers
v0x1bd0110_0 .net "a2", 0 0, L_0x1dfcda0;  alias, 1 drivers
v0x1bd01b0_0 .net "a3", 0 0, L_0x1dfcc50;  alias, 1 drivers
v0x1bd0250_0 .net "aeqb", 0 0, L_0x1dfcb90;  alias, 1 drivers
v0x1bd02f0_0 .net "b0", 0 0, L_0x1dfd1f0;  alias, 1 drivers
v0x1bd0390_0 .net "b1", 0 0, L_0x1dfd150;  alias, 1 drivers
v0x1bc75e0_0 .net "b2", 0 0, L_0x1dfd0b0;  alias, 1 drivers
v0x1bc76b0_0 .net "b3", 0 0, L_0x1dfcf80;  alias, 1 drivers
v0x1bc7810_0 .net "ci_bar", 0 0, L_0x1df6bf0;  alias, 1 drivers
v0x1bc78b0_0 .net "co_bar", 0 0, L_0x1dfc4d0;  alias, 1 drivers
v0x1bc7980_0 .net "f0", 0 0, L_0x1dfb7b0;  alias, 1 drivers
v0x1bb7a20_0 .net "f1", 0 0, L_0x1dfb370;  alias, 1 drivers
v0x1bb7ac0_0 .net "f2", 0 0, L_0x1dfae40;  alias, 1 drivers
v0x1bb7b60_0 .net "f3", 0 0, L_0x1dfa470;  alias, 1 drivers
v0x1bb7c50_0 .net "input0_out1", 0 0, L_0x1df8f50;  1 drivers
v0x1bb7cf0_0 .net "input0_out2", 0 0, L_0x1df93f0;  1 drivers
v0x1bff630_0 .net "input1_out1", 0 0, L_0x1df8400;  1 drivers
v0x1bff6d0_0 .net "input1_out2", 0 0, L_0x1df89e0;  1 drivers
v0x1bff770_0 .net "input2_out1", 0 0, L_0x1df7930;  1 drivers
v0x1bff810_0 .net "input2_out2", 0 0, L_0x1df7d30;  1 drivers
v0x1bff940_0 .net "input3_out1", 0 0, L_0x1df70b0;  1 drivers
v0x1bff9e0_0 .net "input3_out2", 0 0, L_0x1df7450;  1 drivers
v0x1be9120_0 .net "m", 0 0, L_0x1dfd610;  alias, 1 drivers
v0x1be91c0_0 .net "m_bar", 0 0, L_0x1df94b0;  1 drivers
v0x1be9260_0 .net "s0", 0 0, L_0x1dfd500;  alias, 1 drivers
v0x1be9390_0 .net "s1", 0 0, L_0x1dfd460;  alias, 1 drivers
v0x1be94c0_0 .net "s2", 0 0, L_0x1dfd330;  alias, 1 drivers
v0x1bdbda0_0 .net "s3", 0 0, L_0x1dfd290;  alias, 1 drivers
v0x1bdbed0_0 .net "x", 0 0, L_0x1dfc920;  alias, 1 drivers
v0x1bdbf70_0 .net "y", 0 0, L_0x1dfc100;  alias, 1 drivers
S_0x1cbf860 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1dfc830 .functor AND 1, L_0x1dfa470, L_0x1dfae40, C4<1>, C4<1>;
L_0x1dfcad0 .functor AND 1, L_0x1dfc830, L_0x1dfb370, C4<1>, C4<1>;
L_0x1dfcb90 .functor AND 1, L_0x1dfcad0, L_0x1dfb7b0, C4<1>, C4<1>;
v0x1ce9be0_0 .net *"_ivl_0", 0 0, L_0x1dfc830;  1 drivers
v0x1ce9c80_0 .net *"_ivl_2", 0 0, L_0x1dfcad0;  1 drivers
v0x1ce97e0_0 .net "aeqb", 0 0, L_0x1dfcb90;  alias, 1 drivers
v0x1ce9880_0 .net "f0", 0 0, L_0x1dfb7b0;  alias, 1 drivers
v0x1d581c0_0 .net "f1", 0 0, L_0x1dfb370;  alias, 1 drivers
v0x1d58260_0 .net "f2", 0 0, L_0x1dfae40;  alias, 1 drivers
v0x1cbfcd0_0 .net "f3", 0 0, L_0x1dfa470;  alias, 1 drivers
S_0x1c082f0 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1dfb900 .functor AND 1, L_0x1df70b0, L_0x1df7d30, C4<1>, C4<1>;
L_0x1bff8b0 .functor OR 1, L_0x1df7450, L_0x1dfb900, C4<0>, C4<0>;
L_0x1dfbad0 .functor AND 1, L_0x1df70b0, L_0x1df7930, C4<1>, C4<1>;
L_0x1dfbb40 .functor AND 1, L_0x1dfbad0, L_0x1df89e0, C4<1>, C4<1>;
L_0x1dfbc00 .functor OR 1, L_0x1bff8b0, L_0x1dfbb40, C4<0>, C4<0>;
L_0x1dfbd10 .functor AND 1, L_0x1df70b0, L_0x1df7930, C4<1>, C4<1>;
L_0x1df7120 .functor AND 1, L_0x1dfbd10, L_0x1df8400, C4<1>, C4<1>;
L_0x1dfbee0 .functor AND 1, L_0x1df7120, L_0x1df93f0, C4<1>, C4<1>;
L_0x1dfbff0 .functor OR 1, L_0x1dfbc00, L_0x1dfbee0, C4<0>, C4<0>;
L_0x1dfc100 .functor NOT 1, L_0x1dfbff0, C4<0>, C4<0>, C4<0>;
L_0x1dfc200 .functor NOT 1, L_0x1dfc100, C4<0>, C4<0>, C4<0>;
L_0x1dfc270 .functor AND 1, L_0x1df70b0, L_0x1df7930, C4<1>, C4<1>;
L_0x1dfc350 .functor AND 1, L_0x1dfc270, L_0x1df8400, C4<1>, C4<1>;
L_0x1dfc3c0 .functor AND 1, L_0x1dfc350, L_0x1df8f50, C4<1>, C4<1>;
L_0x1dfc2e0 .functor AND 1, L_0x1dfc3c0, L_0x1df6bf0, C4<1>, C4<1>;
L_0x1dfc4d0 .functor OR 1, L_0x1dfc200, L_0x1dfc2e0, C4<0>, C4<0>;
L_0x1dfc700 .functor AND 1, L_0x1df70b0, L_0x1df7930, C4<1>, C4<1>;
L_0x1dfc770 .functor AND 1, L_0x1dfc700, L_0x1df8400, C4<1>, C4<1>;
L_0x1dfc670 .functor AND 1, L_0x1dfc770, L_0x1df8f50, C4<1>, C4<1>;
L_0x1dfc920 .functor NOT 1, L_0x1dfc670, C4<0>, C4<0>, C4<0>;
v0x1d8c1b0_0 .net *"_ivl_0", 0 0, L_0x1dfb900;  1 drivers
v0x1d1fe80_0 .net *"_ivl_10", 0 0, L_0x1dfbd10;  1 drivers
v0x1d1ff40_0 .net *"_ivl_12", 0 0, L_0x1df7120;  1 drivers
v0x1ced970_0 .net *"_ivl_14", 0 0, L_0x1dfbee0;  1 drivers
v0x1ceda50_0 .net *"_ivl_16", 0 0, L_0x1dfbff0;  1 drivers
v0x1cecd90_0 .net *"_ivl_2", 0 0, L_0x1bff8b0;  1 drivers
v0x1cece70_0 .net *"_ivl_20", 0 0, L_0x1dfc200;  1 drivers
v0x1ce93d0_0 .net *"_ivl_22", 0 0, L_0x1dfc270;  1 drivers
v0x1ce94b0_0 .net *"_ivl_24", 0 0, L_0x1dfc350;  1 drivers
v0x1ce6dc0_0 .net *"_ivl_26", 0 0, L_0x1dfc3c0;  1 drivers
v0x1ce6210_0 .net *"_ivl_28", 0 0, L_0x1dfc2e0;  1 drivers
v0x1ce62d0_0 .net *"_ivl_32", 0 0, L_0x1dfc700;  1 drivers
v0x1d918c0_0 .net *"_ivl_34", 0 0, L_0x1dfc770;  1 drivers
v0x1d919a0_0 .net *"_ivl_36", 0 0, L_0x1dfc670;  1 drivers
v0x1ce4d00_0 .net *"_ivl_4", 0 0, L_0x1dfbad0;  1 drivers
v0x1ce4de0_0 .net *"_ivl_6", 0 0, L_0x1dfbb40;  1 drivers
v0x1ceea80_0 .net *"_ivl_8", 0 0, L_0x1dfbc00;  1 drivers
v0x1d58ce0_0 .net "ci_bar", 0 0, L_0x1df6bf0;  alias, 1 drivers
v0x1d58d80_0 .net "co_bar", 0 0, L_0x1dfc4d0;  alias, 1 drivers
v0x1d58e40_0 .net "input0_out1", 0 0, L_0x1df8f50;  alias, 1 drivers
v0x1cedd60_0 .net "input0_out2", 0 0, L_0x1df93f0;  alias, 1 drivers
v0x1cede20_0 .net "input1_out1", 0 0, L_0x1df8400;  alias, 1 drivers
v0x1ce9fb0_0 .net "input1_out2", 0 0, L_0x1df89e0;  alias, 1 drivers
v0x1cea070_0 .net "input2_out1", 0 0, L_0x1df7930;  alias, 1 drivers
v0x1d11510_0 .net "input2_out2", 0 0, L_0x1df7d30;  alias, 1 drivers
v0x1d115d0_0 .net "input3_out1", 0 0, L_0x1df70b0;  alias, 1 drivers
v0x1d11690_0 .net "input3_out2", 0 0, L_0x1df7450;  alias, 1 drivers
v0x1cd2370_0 .net "x", 0 0, L_0x1dfc920;  alias, 1 drivers
v0x1cd2430_0 .net "y", 0 0, L_0x1dfc100;  alias, 1 drivers
S_0x1d34390 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1df8aa0 .functor AND 1, L_0x1dfd1f0, L_0x1dfd290, C4<1>, C4<1>;
L_0x1df8b10 .functor AND 1, L_0x1df8aa0, L_0x1dfcee0, C4<1>, C4<1>;
L_0x1df8bd0 .functor AND 1, L_0x1dfcee0, L_0x1dfd330, C4<1>, C4<1>;
L_0x1df8cd0 .functor NOT 1, L_0x1dfd1f0, C4<0>, C4<0>, C4<0>;
L_0x1df8dd0 .functor AND 1, L_0x1df8bd0, L_0x1df8cd0, C4<1>, C4<1>;
L_0x1df8e40 .functor OR 1, L_0x1df8b10, L_0x1df8dd0, C4<0>, C4<0>;
L_0x1df8f50 .functor NOT 1, L_0x1df8e40, C4<0>, C4<0>, C4<0>;
L_0x1df9010 .functor NOT 1, L_0x1dfd1f0, C4<0>, C4<0>, C4<0>;
L_0x1df90d0 .functor AND 1, L_0x1df9010, L_0x1dfd460, C4<1>, C4<1>;
L_0x1df9190 .functor AND 1, L_0x1dfd500, L_0x1dfd1f0, C4<1>, C4<1>;
L_0x1df9200 .functor OR 1, L_0x1df90d0, L_0x1df9190, C4<0>, C4<0>;
L_0x1df92c0 .functor OR 1, L_0x1df9200, L_0x1dfcee0, C4<0>, C4<0>;
L_0x1df93f0 .functor NOT 1, L_0x1df92c0, C4<0>, C4<0>, C4<0>;
v0x1ce33f0_0 .net *"_ivl_0", 0 0, L_0x1df8aa0;  1 drivers
v0x1ce34f0_0 .net *"_ivl_10", 0 0, L_0x1df8e40;  1 drivers
v0x1ce35d0_0 .net *"_ivl_14", 0 0, L_0x1df9010;  1 drivers
v0x1d0f8b0_0 .net *"_ivl_16", 0 0, L_0x1df90d0;  1 drivers
v0x1d0f990_0 .net *"_ivl_18", 0 0, L_0x1df9190;  1 drivers
v0x1d0fac0_0 .net *"_ivl_2", 0 0, L_0x1df8b10;  1 drivers
v0x1d89cb0_0 .net *"_ivl_20", 0 0, L_0x1df9200;  1 drivers
v0x1d89d70_0 .net *"_ivl_22", 0 0, L_0x1df92c0;  1 drivers
v0x1d89e50_0 .net *"_ivl_4", 0 0, L_0x1df8bd0;  1 drivers
v0x1ce5030_0 .net *"_ivl_6", 0 0, L_0x1df8cd0;  1 drivers
v0x1ce5110_0 .net *"_ivl_8", 0 0, L_0x1df8dd0;  1 drivers
v0x1ce51f0_0 .net "a", 0 0, L_0x1dfcee0;  alias, 1 drivers
v0x1d79970_0 .net "b", 0 0, L_0x1dfd1f0;  alias, 1 drivers
v0x1d79a30_0 .net "out1", 0 0, L_0x1df8f50;  alias, 1 drivers
v0x1d79ad0_0 .net "out2", 0 0, L_0x1df93f0;  alias, 1 drivers
v0x1d79ba0_0 .net "s0", 0 0, L_0x1dfd500;  alias, 1 drivers
v0x1d21650_0 .net "s1", 0 0, L_0x1dfd460;  alias, 1 drivers
v0x1d21800_0 .net "s2", 0 0, L_0x1dfd330;  alias, 1 drivers
v0x1d218c0_0 .net "s3", 0 0, L_0x1dfd290;  alias, 1 drivers
S_0x1d7aa30 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1df7df0 .functor AND 1, L_0x1dfd150, L_0x1dfd290, C4<1>, C4<1>;
L_0x1bdbe40 .functor AND 1, L_0x1df7df0, L_0x1dfce40, C4<1>, C4<1>;
L_0x1df7fe0 .functor AND 1, L_0x1dfce40, L_0x1dfd330, C4<1>, C4<1>;
L_0x1bdbd10 .functor NOT 1, L_0x1dfd150, C4<0>, C4<0>, C4<0>;
L_0x1df8280 .functor AND 1, L_0x1df7fe0, L_0x1bdbd10, C4<1>, C4<1>;
L_0x1df82f0 .functor OR 1, L_0x1bdbe40, L_0x1df8280, C4<0>, C4<0>;
L_0x1df8400 .functor NOT 1, L_0x1df82f0, C4<0>, C4<0>, C4<0>;
L_0x1df84c0 .functor NOT 1, L_0x1dfd150, C4<0>, C4<0>, C4<0>;
L_0x1df8580 .functor AND 1, L_0x1df84c0, L_0x1dfd460, C4<1>, C4<1>;
L_0x1be9430 .functor AND 1, L_0x1dfd500, L_0x1dfd150, C4<1>, C4<1>;
L_0x1be9300 .functor OR 1, L_0x1df8580, L_0x1be9430, C4<0>, C4<0>;
L_0x1df88b0 .functor OR 1, L_0x1be9300, L_0x1dfce40, C4<0>, C4<0>;
L_0x1df89e0 .functor NOT 1, L_0x1df88b0, C4<0>, C4<0>, C4<0>;
v0x1d7ac90_0 .net *"_ivl_0", 0 0, L_0x1df7df0;  1 drivers
v0x1c20410_0 .net *"_ivl_10", 0 0, L_0x1df82f0;  1 drivers
v0x1c204f0_0 .net *"_ivl_14", 0 0, L_0x1df84c0;  1 drivers
v0x1c205e0_0 .net *"_ivl_16", 0 0, L_0x1df8580;  1 drivers
v0x1c206c0_0 .net *"_ivl_18", 0 0, L_0x1be9430;  1 drivers
v0x1c207a0_0 .net *"_ivl_2", 0 0, L_0x1bdbe40;  1 drivers
v0x1baa770_0 .net *"_ivl_20", 0 0, L_0x1be9300;  1 drivers
v0x1baa850_0 .net *"_ivl_22", 0 0, L_0x1df88b0;  1 drivers
v0x1baa930_0 .net *"_ivl_4", 0 0, L_0x1df7fe0;  1 drivers
v0x1baaa10_0 .net *"_ivl_6", 0 0, L_0x1bdbd10;  1 drivers
v0x1baaaf0_0 .net *"_ivl_8", 0 0, L_0x1df8280;  1 drivers
v0x1b8e920_0 .net "a", 0 0, L_0x1dfce40;  alias, 1 drivers
v0x1b8e9e0_0 .net "b", 0 0, L_0x1dfd150;  alias, 1 drivers
v0x1b8eaa0_0 .net "out1", 0 0, L_0x1df8400;  alias, 1 drivers
v0x1b8eb40_0 .net "out2", 0 0, L_0x1df89e0;  alias, 1 drivers
v0x1b8ec10_0 .net "s0", 0 0, L_0x1dfd500;  alias, 1 drivers
v0x1b8ece0_0 .net "s1", 0 0, L_0x1dfd460;  alias, 1 drivers
v0x1bb31f0_0 .net "s2", 0 0, L_0x1dfd330;  alias, 1 drivers
v0x1bb32c0_0 .net "s3", 0 0, L_0x1dfd290;  alias, 1 drivers
S_0x1bb33b0 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1df7550 .functor AND 1, L_0x1dfd0b0, L_0x1dfd290, C4<1>, C4<1>;
L_0x1df75c0 .functor AND 1, L_0x1df7550, L_0x1dfcda0, C4<1>, C4<1>;
L_0x1df7630 .functor AND 1, L_0x1dfcda0, L_0x1dfd330, C4<1>, C4<1>;
L_0x1df7730 .functor NOT 1, L_0x1dfd0b0, C4<0>, C4<0>, C4<0>;
L_0x1df7850 .functor AND 1, L_0x1df7630, L_0x1df7730, C4<1>, C4<1>;
L_0x1df78c0 .functor OR 1, L_0x1df75c0, L_0x1df7850, C4<0>, C4<0>;
L_0x1df7930 .functor NOT 1, L_0x1df78c0, C4<0>, C4<0>, C4<0>;
L_0x1df79a0 .functor NOT 1, L_0x1dfd0b0, C4<0>, C4<0>, C4<0>;
L_0x1df7a10 .functor AND 1, L_0x1df79a0, L_0x1dfd460, C4<1>, C4<1>;
L_0x1df7ad0 .functor AND 1, L_0x1dfd500, L_0x1dfd0b0, C4<1>, C4<1>;
L_0x1df7b40 .functor OR 1, L_0x1df7a10, L_0x1df7ad0, C4<0>, C4<0>;
L_0x1df7c00 .functor OR 1, L_0x1df7b40, L_0x1dfcda0, C4<0>, C4<0>;
L_0x1df7d30 .functor NOT 1, L_0x1df7c00, C4<0>, C4<0>, C4<0>;
v0x1bf5ec0_0 .net *"_ivl_0", 0 0, L_0x1df7550;  1 drivers
v0x1bf5fc0_0 .net *"_ivl_10", 0 0, L_0x1df78c0;  1 drivers
v0x1bf60a0_0 .net *"_ivl_14", 0 0, L_0x1df79a0;  1 drivers
v0x1bf6160_0 .net *"_ivl_16", 0 0, L_0x1df7a10;  1 drivers
v0x1c1a990_0 .net *"_ivl_18", 0 0, L_0x1df7ad0;  1 drivers
v0x1c1aac0_0 .net *"_ivl_2", 0 0, L_0x1df75c0;  1 drivers
v0x1c1aba0_0 .net *"_ivl_20", 0 0, L_0x1df7b40;  1 drivers
v0x1c1ac80_0 .net *"_ivl_22", 0 0, L_0x1df7c00;  1 drivers
v0x1c1ad60_0 .net *"_ivl_4", 0 0, L_0x1df7630;  1 drivers
v0x1c0ee30_0 .net *"_ivl_6", 0 0, L_0x1df7730;  1 drivers
v0x1c0ef10_0 .net *"_ivl_8", 0 0, L_0x1df7850;  1 drivers
v0x1c0eff0_0 .net "a", 0 0, L_0x1dfcda0;  alias, 1 drivers
v0x1c0f0b0_0 .net "b", 0 0, L_0x1dfd0b0;  alias, 1 drivers
v0x1c0f170_0 .net "out1", 0 0, L_0x1df7930;  alias, 1 drivers
v0x1c0f210_0 .net "out2", 0 0, L_0x1df7d30;  alias, 1 drivers
v0x1c11350_0 .net "s0", 0 0, L_0x1dfd500;  alias, 1 drivers
v0x1c113f0_0 .net "s1", 0 0, L_0x1dfd460;  alias, 1 drivers
v0x1c115a0_0 .net "s2", 0 0, L_0x1dfd330;  alias, 1 drivers
v0x1c11690_0 .net "s3", 0 0, L_0x1dfd290;  alias, 1 drivers
S_0x1bd6fd0 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1df6cf0 .functor AND 1, L_0x1dfcf80, L_0x1dfd290, C4<1>, C4<1>;
L_0x1df6d60 .functor AND 1, L_0x1df6cf0, L_0x1dfcc50, C4<1>, C4<1>;
L_0x1df6dd0 .functor AND 1, L_0x1dfcc50, L_0x1dfd330, C4<1>, C4<1>;
L_0x1df6ed0 .functor NOT 1, L_0x1dfcf80, C4<0>, C4<0>, C4<0>;
L_0x1df6fd0 .functor AND 1, L_0x1df6dd0, L_0x1df6ed0, C4<1>, C4<1>;
L_0x1df7040 .functor OR 1, L_0x1df6d60, L_0x1df6fd0, C4<0>, C4<0>;
L_0x1df70b0 .functor NOT 1, L_0x1df7040, C4<0>, C4<0>, C4<0>;
L_0x1df71b0 .functor NOT 1, L_0x1dfcf80, C4<0>, C4<0>, C4<0>;
L_0x1df7220 .functor AND 1, L_0x1df71b0, L_0x1dfd460, C4<1>, C4<1>;
L_0x1df7290 .functor AND 1, L_0x1dfd500, L_0x1dfcf80, C4<1>, C4<1>;
L_0x1df7300 .functor OR 1, L_0x1df7220, L_0x1df7290, C4<0>, C4<0>;
L_0x1df7370 .functor OR 1, L_0x1df7300, L_0x1dfcc50, C4<0>, C4<0>;
L_0x1df7450 .functor NOT 1, L_0x1df7370, C4<0>, C4<0>, C4<0>;
v0x1bd7280_0 .net *"_ivl_0", 0 0, L_0x1df6cf0;  1 drivers
v0x1bd7380_0 .net *"_ivl_10", 0 0, L_0x1df7040;  1 drivers
v0x1bca560_0 .net *"_ivl_14", 0 0, L_0x1df71b0;  1 drivers
v0x1bca620_0 .net *"_ivl_16", 0 0, L_0x1df7220;  1 drivers
v0x1bca700_0 .net *"_ivl_18", 0 0, L_0x1df7290;  1 drivers
v0x1bca830_0 .net *"_ivl_2", 0 0, L_0x1df6d60;  1 drivers
v0x1bca910_0 .net *"_ivl_20", 0 0, L_0x1df7300;  1 drivers
v0x1bbaec0_0 .net *"_ivl_22", 0 0, L_0x1df7370;  1 drivers
v0x1bbafa0_0 .net *"_ivl_4", 0 0, L_0x1df6dd0;  1 drivers
v0x1bbb080_0 .net *"_ivl_6", 0 0, L_0x1df6ed0;  1 drivers
v0x1bbb160_0 .net *"_ivl_8", 0 0, L_0x1df6fd0;  1 drivers
v0x1bbb240_0 .net "a", 0 0, L_0x1dfcc50;  alias, 1 drivers
v0x1c04ba0_0 .net "b", 0 0, L_0x1dfcf80;  alias, 1 drivers
v0x1c04c60_0 .net "out1", 0 0, L_0x1df70b0;  alias, 1 drivers
v0x1c04d00_0 .net "out2", 0 0, L_0x1df7450;  alias, 1 drivers
v0x1c04da0_0 .net "s0", 0 0, L_0x1dfd500;  alias, 1 drivers
v0x1c04e40_0 .net "s1", 0 0, L_0x1dfd460;  alias, 1 drivers
v0x1bec550_0 .net "s2", 0 0, L_0x1dfd330;  alias, 1 drivers
v0x1bec5f0_0 .net "s3", 0 0, L_0x1dfd290;  alias, 1 drivers
S_0x1bec750 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1df94b0 .functor NOT 1, L_0x1dfd610, C4<0>, C4<0>, C4<0>;
v0x1bec940_0 .net "a", 0 0, L_0x1dfd610;  alias, 1 drivers
v0x1bc44f0_0 .net "y", 0 0, L_0x1df94b0;  alias, 1 drivers
S_0x1bc4630 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1dfb4c0 .functor XOR 1, L_0x1df8f50, L_0x1df93f0, C4<0>, C4<0>;
L_0x1dfb530 .functor AND 1, L_0x1df6bf0, L_0x1df94b0, C4<1>, C4<1>;
L_0x1df9d30 .functor NOT 1, L_0x1dfb530, C4<0>, C4<0>, C4<0>;
L_0x1dfb7b0 .functor XOR 1, L_0x1dfb4c0, L_0x1df9d30, C4<0>, C4<0>;
v0x1bc4810_0 .net *"_ivl_0", 0 0, L_0x1dfb4c0;  1 drivers
v0x1bc48f0_0 .net *"_ivl_2", 0 0, L_0x1dfb530;  1 drivers
v0x1bd2080_0 .net *"_ivl_4", 0 0, L_0x1df9d30;  1 drivers
v0x1bd2140_0 .net "ci_bar", 0 0, L_0x1df6bf0;  alias, 1 drivers
v0x1bd21e0_0 .net "f0", 0 0, L_0x1dfb7b0;  alias, 1 drivers
v0x1bd22d0_0 .net "input0_out1", 0 0, L_0x1df8f50;  alias, 1 drivers
v0x1bd23c0_0 .net "input0_out2", 0 0, L_0x1df93f0;  alias, 1 drivers
v0x1c24640_0 .net "m_bar", 0 0, L_0x1df94b0;  alias, 1 drivers
S_0x1c24720 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1dfaf90 .functor XOR 1, L_0x1df8400, L_0x1df89e0, C4<0>, C4<0>;
L_0x1dfb000 .functor AND 1, L_0x1df6bf0, L_0x1df8f50, C4<1>, C4<1>;
L_0x1dfb070 .functor AND 1, L_0x1dfb000, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfb130 .functor AND 1, L_0x1df93f0, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfb1a0 .functor OR 1, L_0x1dfb070, L_0x1dfb130, C4<0>, C4<0>;
L_0x1dfb2b0 .functor NOT 1, L_0x1dfb1a0, C4<0>, C4<0>, C4<0>;
L_0x1dfb370 .functor XOR 1, L_0x1dfaf90, L_0x1dfb2b0, C4<0>, C4<0>;
v0x1c249f0_0 .net *"_ivl_0", 0 0, L_0x1dfaf90;  1 drivers
v0x1c1f790_0 .net *"_ivl_10", 0 0, L_0x1dfb2b0;  1 drivers
v0x1c1f870_0 .net *"_ivl_2", 0 0, L_0x1dfb000;  1 drivers
v0x1c1f930_0 .net *"_ivl_4", 0 0, L_0x1dfb070;  1 drivers
v0x1c1fa10_0 .net *"_ivl_6", 0 0, L_0x1dfb130;  1 drivers
v0x1c1fb40_0 .net *"_ivl_8", 0 0, L_0x1dfb1a0;  1 drivers
v0x1bccfa0_0 .net "ci_bar", 0 0, L_0x1df6bf0;  alias, 1 drivers
v0x1bcd090_0 .net "f1", 0 0, L_0x1dfb370;  alias, 1 drivers
v0x1bcd130_0 .net "input0_out1", 0 0, L_0x1df8f50;  alias, 1 drivers
v0x1bcd1d0_0 .net "input0_out2", 0 0, L_0x1df93f0;  alias, 1 drivers
v0x1bcd270_0 .net "input1_out1", 0 0, L_0x1df8400;  alias, 1 drivers
v0x1bcd310_0 .net "input1_out2", 0 0, L_0x1df89e0;  alias, 1 drivers
v0x1be8270_0 .net "m_bar", 0 0, L_0x1df94b0;  alias, 1 drivers
S_0x1be8460 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1dfa650 .functor XOR 1, L_0x1df7930, L_0x1df7d30, C4<0>, C4<0>;
L_0x1dfa6c0 .functor AND 1, L_0x1df6bf0, L_0x1df8f50, C4<1>, C4<1>;
L_0x1dfa730 .functor AND 1, L_0x1dfa6c0, L_0x1df8400, C4<1>, C4<1>;
L_0x1dfa7f0 .functor AND 1, L_0x1dfa730, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfa8b0 .functor AND 1, L_0x1df8400, L_0x1df93f0, C4<1>, C4<1>;
L_0x1dfa920 .functor AND 1, L_0x1dfa8b0, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfa9e0 .functor OR 1, L_0x1dfa7f0, L_0x1dfa920, C4<0>, C4<0>;
L_0x1dfaaf0 .functor AND 1, L_0x1df89e0, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfac70 .functor OR 1, L_0x1dfa9e0, L_0x1dfaaf0, C4<0>, C4<0>;
L_0x1dfad80 .functor NOT 1, L_0x1dfac70, C4<0>, C4<0>, C4<0>;
L_0x1dfae40 .functor XOR 1, L_0x1dfa650, L_0x1dfad80, C4<0>, C4<0>;
v0x1be8690_0 .net *"_ivl_0", 0 0, L_0x1dfa650;  1 drivers
v0x1c19460_0 .net *"_ivl_10", 0 0, L_0x1dfa920;  1 drivers
v0x1c19540_0 .net *"_ivl_12", 0 0, L_0x1dfa9e0;  1 drivers
v0x1c19600_0 .net *"_ivl_14", 0 0, L_0x1dfaaf0;  1 drivers
v0x1c196e0_0 .net *"_ivl_16", 0 0, L_0x1dfac70;  1 drivers
v0x1c17520_0 .net *"_ivl_18", 0 0, L_0x1dfad80;  1 drivers
v0x1c17600_0 .net *"_ivl_2", 0 0, L_0x1dfa6c0;  1 drivers
v0x1c176e0_0 .net *"_ivl_4", 0 0, L_0x1dfa730;  1 drivers
v0x1c177c0_0 .net *"_ivl_6", 0 0, L_0x1dfa7f0;  1 drivers
v0x1c17930_0 .net *"_ivl_8", 0 0, L_0x1dfa8b0;  1 drivers
v0x1c14f80_0 .net "ci_bar", 0 0, L_0x1df6bf0;  alias, 1 drivers
v0x1c15020_0 .net "f2", 0 0, L_0x1dfae40;  alias, 1 drivers
v0x1c150c0_0 .net "input0_out1", 0 0, L_0x1df8f50;  alias, 1 drivers
v0x1c151f0_0 .net "input0_out2", 0 0, L_0x1df93f0;  alias, 1 drivers
v0x1c15320_0 .net "input1_out1", 0 0, L_0x1df8400;  alias, 1 drivers
v0x1c12030_0 .net "input1_out2", 0 0, L_0x1df89e0;  alias, 1 drivers
v0x1c120d0_0 .net "input2_out1", 0 0, L_0x1df7930;  alias, 1 drivers
v0x1c12280_0 .net "input2_out2", 0 0, L_0x1df7d30;  alias, 1 drivers
v0x1c12320_0 .net "m_bar", 0 0, L_0x1df94b0;  alias, 1 drivers
S_0x1bc12c0 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1cee5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1df9540 .functor XOR 1, L_0x1df70b0, L_0x1df7450, C4<0>, C4<0>;
L_0x1df95d0 .functor AND 1, L_0x1df6bf0, L_0x1df8f50, C4<1>, C4<1>;
L_0x1c25890 .functor AND 1, L_0x1df95d0, L_0x1df8400, C4<1>, C4<1>;
L_0x1df9880 .functor AND 1, L_0x1c25890, L_0x1df7930, C4<1>, C4<1>;
L_0x1df9940 .functor AND 1, L_0x1df9880, L_0x1df94b0, C4<1>, C4<1>;
L_0x1df9a00 .functor AND 1, L_0x1df8400, L_0x1df7930, C4<1>, C4<1>;
L_0x1c17860 .functor AND 1, L_0x1df9a00, L_0x1df93f0, C4<1>, C4<1>;
L_0x1c15290 .functor AND 1, L_0x1c17860, L_0x1df94b0, C4<1>, C4<1>;
L_0x1df9e40 .functor OR 1, L_0x1df9940, L_0x1c15290, C4<0>, C4<0>;
L_0x1df9f50 .functor AND 1, L_0x1df7930, L_0x1df89e0, C4<1>, C4<1>;
L_0x1bc7750 .functor AND 1, L_0x1df9f50, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfa120 .functor OR 1, L_0x1df9e40, L_0x1bc7750, C4<0>, C4<0>;
L_0x1dfa2a0 .functor AND 1, L_0x1df7d30, L_0x1df94b0, C4<1>, C4<1>;
L_0x1dfa310 .functor OR 1, L_0x1dfa120, L_0x1dfa2a0, C4<0>, C4<0>;
L_0x1dfa230 .functor NOT 1, L_0x1dfa310, C4<0>, C4<0>, C4<0>;
L_0x1dfa470 .functor XOR 1, L_0x1df9540, L_0x1dfa230, C4<0>, C4<0>;
v0x1bc1560_0 .net *"_ivl_0", 0 0, L_0x1df9540;  1 drivers
v0x1bc1660_0 .net *"_ivl_10", 0 0, L_0x1df9a00;  1 drivers
v0x1bdcce0_0 .net *"_ivl_12", 0 0, L_0x1c17860;  1 drivers
v0x1bdcda0_0 .net *"_ivl_14", 0 0, L_0x1c15290;  1 drivers
v0x1bdce80_0 .net *"_ivl_16", 0 0, L_0x1df9e40;  1 drivers
v0x1bdcf60_0 .net *"_ivl_18", 0 0, L_0x1df9f50;  1 drivers
v0x1bdd040_0 .net *"_ivl_2", 0 0, L_0x1df95d0;  1 drivers
v0x1b8a530_0 .net *"_ivl_20", 0 0, L_0x1bc7750;  1 drivers
v0x1b8a610_0 .net *"_ivl_22", 0 0, L_0x1dfa120;  1 drivers
v0x1b8a6f0_0 .net *"_ivl_24", 0 0, L_0x1dfa2a0;  1 drivers
v0x1b8a7d0_0 .net *"_ivl_26", 0 0, L_0x1dfa310;  1 drivers
v0x1b8a8b0_0 .net *"_ivl_28", 0 0, L_0x1dfa230;  1 drivers
v0x1c25550_0 .net *"_ivl_4", 0 0, L_0x1c25890;  1 drivers
v0x1c25630_0 .net *"_ivl_6", 0 0, L_0x1df9880;  1 drivers
v0x1c25710_0 .net *"_ivl_8", 0 0, L_0x1df9940;  1 drivers
v0x1c257f0_0 .net "ci_bar", 0 0, L_0x1df6bf0;  alias, 1 drivers
v0x1c25920_0 .net "f3", 0 0, L_0x1dfa470;  alias, 1 drivers
v0x1be6210_0 .net "input0_out1", 0 0, L_0x1df8f50;  alias, 1 drivers
v0x1be62b0_0 .net "input0_out2", 0 0, L_0x1df93f0;  alias, 1 drivers
v0x1be6350_0 .net "input1_out1", 0 0, L_0x1df8400;  alias, 1 drivers
v0x1be63f0_0 .net "input1_out2", 0 0, L_0x1df89e0;  alias, 1 drivers
v0x1be6520_0 .net "input2_out1", 0 0, L_0x1df7930;  alias, 1 drivers
v0x1bd3650_0 .net "input2_out2", 0 0, L_0x1df7d30;  alias, 1 drivers
v0x1bd36f0_0 .net "input3_out1", 0 0, L_0x1df70b0;  alias, 1 drivers
v0x1bd3790_0 .net "input3_out2", 0 0, L_0x1df7450;  alias, 1 drivers
v0x1bd3830_0 .net "m_bar", 0 0, L_0x1df94b0;  alias, 1 drivers
S_0x1da4700 .scope module, "U2" "ta181_bar" 21 48, 23 8 0, S_0x1d884c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x1dfd740 .functor NOT 1, L_0x1e03320, C4<0>, C4<0>, C4<0>;
L_0x1dfd7d0 .functor NOT 1, L_0x1df6af0, C4<0>, C4<0>, C4<0>;
v0x1da4c40_0 .net "A0_BAR", 0 0, L_0x1e03d40;  1 drivers
v0x1db2cb0_0 .net "A1_BAR", 0 0, L_0x1e03ca0;  1 drivers
v0x1db2d70_0 .net "A2_BAR", 0 0, L_0x1e03c00;  1 drivers
v0x1db2e10_0 .net "A3_BAR", 0 0, L_0x1e03a50;  1 drivers
v0x1db2eb0_0 .net "AEQB", 0 0, L_0x1e03990;  alias, 1 drivers
v0x1db2f50_0 .net "B0_BAR", 0 0, L_0x1e03f90;  1 drivers
v0x1db2ff0_0 .net "B1_BAR", 0 0, L_0x1e040d0;  1 drivers
v0x1db30e0_0 .net "B2_BAR", 0 0, L_0x1e04030;  1 drivers
v0x1db31d0_0 .net "B3_BAR", 0 0, L_0x1e03de0;  1 drivers
v0x1db3300_0 .net "CI", 0 0, L_0x1df6af0;  alias, 1 drivers
v0x1db33a0_0 .net "CI_BAR", 0 0, L_0x1dfd7d0;  1 drivers
v0x1db3440_0 .net "CO", 0 0, L_0x1dfd740;  alias, 1 drivers
v0x1db34e0_0 .net "CO_BAR", 0 0, L_0x1e03320;  1 drivers
v0x1db35d0_0 .net "F0_BAR", 0 0, L_0x1e02650;  1 drivers
v0x1db3670_0 .net "F1_BAR", 0 0, L_0x1e02210;  1 drivers
v0x1db3710_0 .net "F2_BAR", 0 0, L_0x1e01ce0;  1 drivers
v0x1db37b0_0 .net "F3_BAR", 0 0, L_0x1e01310;  1 drivers
v0x1db3960_0 .net "G_BAR", 0 0, L_0x1e02f50;  alias, 1 drivers
v0x1db3a00_0 .net "M", 0 0, L_0x1e04600;  1 drivers
v0x1db3af0_0 .net "P_BAR", 0 0, L_0x1e03720;  alias, 1 drivers
v0x1db3be0_0 .net "S0", 0 0, L_0x1e043d0;  1 drivers
v0x1db3c80_0 .net "S1", 0 0, L_0x1e04490;  1 drivers
v0x1db3d20_0 .net "S2", 0 0, L_0x1e04170;  1 drivers
v0x1db3dc0_0 .net "S3", 0 0, L_0x1e04220;  1 drivers
S_0x1da4ab0 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1da4700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1db1220_0 .net "a0", 0 0, L_0x1e03d40;  alias, 1 drivers
v0x1db12e0_0 .net "a1", 0 0, L_0x1e03ca0;  alias, 1 drivers
v0x1db1380_0 .net "a2", 0 0, L_0x1e03c00;  alias, 1 drivers
v0x1db1420_0 .net "a3", 0 0, L_0x1e03a50;  alias, 1 drivers
v0x1db14c0_0 .net "aeqb", 0 0, L_0x1e03990;  alias, 1 drivers
v0x1db1560_0 .net "b0", 0 0, L_0x1e03f90;  alias, 1 drivers
v0x1db1600_0 .net "b1", 0 0, L_0x1e040d0;  alias, 1 drivers
v0x1db16a0_0 .net "b2", 0 0, L_0x1e04030;  alias, 1 drivers
v0x1db1740_0 .net "b3", 0 0, L_0x1e03de0;  alias, 1 drivers
v0x1db1870_0 .net "ci_bar", 0 0, L_0x1dfd7d0;  alias, 1 drivers
v0x1db1910_0 .net "co_bar", 0 0, L_0x1e03320;  alias, 1 drivers
v0x1db19b0_0 .net "f0", 0 0, L_0x1e02650;  alias, 1 drivers
v0x1db1a50_0 .net "f1", 0 0, L_0x1e02210;  alias, 1 drivers
v0x1db1af0_0 .net "f2", 0 0, L_0x1e01ce0;  alias, 1 drivers
v0x1db1be0_0 .net "f3", 0 0, L_0x1e01310;  alias, 1 drivers
v0x1db1cd0_0 .net "input0_out1", 0 0, L_0x1dffdf0;  1 drivers
v0x1db1d70_0 .net "input0_out2", 0 0, L_0x1e00290;  1 drivers
v0x1db1f20_0 .net "input1_out1", 0 0, L_0x1dff2a0;  1 drivers
v0x1db1fc0_0 .net "input1_out2", 0 0, L_0x1dff880;  1 drivers
v0x1db2060_0 .net "input2_out1", 0 0, L_0x1dfe730;  1 drivers
v0x1db2100_0 .net "input2_out2", 0 0, L_0x1dfebd0;  1 drivers
v0x1db2230_0 .net "input3_out1", 0 0, L_0x1dfdc60;  1 drivers
v0x1db22d0_0 .net "input3_out2", 0 0, L_0x1dfe140;  1 drivers
v0x1db2370_0 .net "m", 0 0, L_0x1e04600;  alias, 1 drivers
v0x1db2410_0 .net "m_bar", 0 0, L_0x1e00350;  1 drivers
v0x1db24b0_0 .net "s0", 0 0, L_0x1e043d0;  alias, 1 drivers
v0x1db25e0_0 .net "s1", 0 0, L_0x1e04490;  alias, 1 drivers
v0x1db2710_0 .net "s2", 0 0, L_0x1e04170;  alias, 1 drivers
v0x1db2840_0 .net "s3", 0 0, L_0x1e04220;  alias, 1 drivers
v0x1db2970_0 .net "x", 0 0, L_0x1e03720;  alias, 1 drivers
v0x1db2a10_0 .net "y", 0 0, L_0x1e02f50;  alias, 1 drivers
S_0x1da4f20 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1e03630 .functor AND 1, L_0x1e01310, L_0x1e01ce0, C4<1>, C4<1>;
L_0x1e038d0 .functor AND 1, L_0x1e03630, L_0x1e02210, C4<1>, C4<1>;
L_0x1e03990 .functor AND 1, L_0x1e038d0, L_0x1e02650, C4<1>, C4<1>;
v0x1da50b0_0 .net *"_ivl_0", 0 0, L_0x1e03630;  1 drivers
v0x1da5170_0 .net *"_ivl_2", 0 0, L_0x1e038d0;  1 drivers
v0x1da5270_0 .net "aeqb", 0 0, L_0x1e03990;  alias, 1 drivers
v0x1da5310_0 .net "f0", 0 0, L_0x1e02650;  alias, 1 drivers
v0x1da53b0_0 .net "f1", 0 0, L_0x1e02210;  alias, 1 drivers
v0x1da54a0_0 .net "f2", 0 0, L_0x1e01ce0;  alias, 1 drivers
v0x1da5560_0 .net "f3", 0 0, L_0x1e01310;  alias, 1 drivers
S_0x1da56c0 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1e02750 .functor AND 1, L_0x1dfdc60, L_0x1dfebd0, C4<1>, C4<1>;
L_0x1db21a0 .functor OR 1, L_0x1dfe140, L_0x1e02750, C4<0>, C4<0>;
L_0x1e02920 .functor AND 1, L_0x1dfdc60, L_0x1dfe730, C4<1>, C4<1>;
L_0x1e02990 .functor AND 1, L_0x1e02920, L_0x1dff880, C4<1>, C4<1>;
L_0x1e02a50 .functor OR 1, L_0x1db21a0, L_0x1e02990, C4<0>, C4<0>;
L_0x1e02b60 .functor AND 1, L_0x1dfdc60, L_0x1dfe730, C4<1>, C4<1>;
L_0x1dfdcd0 .functor AND 1, L_0x1e02b60, L_0x1dff2a0, C4<1>, C4<1>;
L_0x1e02d30 .functor AND 1, L_0x1dfdcd0, L_0x1e00290, C4<1>, C4<1>;
L_0x1e02e40 .functor OR 1, L_0x1e02a50, L_0x1e02d30, C4<0>, C4<0>;
L_0x1e02f50 .functor NOT 1, L_0x1e02e40, C4<0>, C4<0>, C4<0>;
L_0x1e03050 .functor NOT 1, L_0x1e02f50, C4<0>, C4<0>, C4<0>;
L_0x1e030c0 .functor AND 1, L_0x1dfdc60, L_0x1dfe730, C4<1>, C4<1>;
L_0x1e031a0 .functor AND 1, L_0x1e030c0, L_0x1dff2a0, C4<1>, C4<1>;
L_0x1e03210 .functor AND 1, L_0x1e031a0, L_0x1dffdf0, C4<1>, C4<1>;
L_0x1e03130 .functor AND 1, L_0x1e03210, L_0x1dfd7d0, C4<1>, C4<1>;
L_0x1e03320 .functor OR 1, L_0x1e03050, L_0x1e03130, C4<0>, C4<0>;
L_0x1e03500 .functor AND 1, L_0x1dfdc60, L_0x1dfe730, C4<1>, C4<1>;
L_0x1e03570 .functor AND 1, L_0x1e03500, L_0x1dff2a0, C4<1>, C4<1>;
L_0x1e03470 .functor AND 1, L_0x1e03570, L_0x1dffdf0, C4<1>, C4<1>;
L_0x1e03720 .functor NOT 1, L_0x1e03470, C4<0>, C4<0>, C4<0>;
v0x1da59f0_0 .net *"_ivl_0", 0 0, L_0x1e02750;  1 drivers
v0x1da5af0_0 .net *"_ivl_10", 0 0, L_0x1e02b60;  1 drivers
v0x1da5bd0_0 .net *"_ivl_12", 0 0, L_0x1dfdcd0;  1 drivers
v0x1da5c90_0 .net *"_ivl_14", 0 0, L_0x1e02d30;  1 drivers
v0x1da5d70_0 .net *"_ivl_16", 0 0, L_0x1e02e40;  1 drivers
v0x1da5ea0_0 .net *"_ivl_2", 0 0, L_0x1db21a0;  1 drivers
v0x1da5f80_0 .net *"_ivl_20", 0 0, L_0x1e03050;  1 drivers
v0x1da6060_0 .net *"_ivl_22", 0 0, L_0x1e030c0;  1 drivers
v0x1da6140_0 .net *"_ivl_24", 0 0, L_0x1e031a0;  1 drivers
v0x1da62b0_0 .net *"_ivl_26", 0 0, L_0x1e03210;  1 drivers
v0x1da6390_0 .net *"_ivl_28", 0 0, L_0x1e03130;  1 drivers
v0x1da6470_0 .net *"_ivl_32", 0 0, L_0x1e03500;  1 drivers
v0x1da6550_0 .net *"_ivl_34", 0 0, L_0x1e03570;  1 drivers
v0x1da6630_0 .net *"_ivl_36", 0 0, L_0x1e03470;  1 drivers
v0x1da6710_0 .net *"_ivl_4", 0 0, L_0x1e02920;  1 drivers
v0x1da67f0_0 .net *"_ivl_6", 0 0, L_0x1e02990;  1 drivers
v0x1da68d0_0 .net *"_ivl_8", 0 0, L_0x1e02a50;  1 drivers
v0x1da6a80_0 .net "ci_bar", 0 0, L_0x1dfd7d0;  alias, 1 drivers
v0x1da6b20_0 .net "co_bar", 0 0, L_0x1e03320;  alias, 1 drivers
v0x1da6bc0_0 .net "input0_out1", 0 0, L_0x1dffdf0;  alias, 1 drivers
v0x1da6c80_0 .net "input0_out2", 0 0, L_0x1e00290;  alias, 1 drivers
v0x1da6d40_0 .net "input1_out1", 0 0, L_0x1dff2a0;  alias, 1 drivers
v0x1da6e00_0 .net "input1_out2", 0 0, L_0x1dff880;  alias, 1 drivers
v0x1da6ec0_0 .net "input2_out1", 0 0, L_0x1dfe730;  alias, 1 drivers
v0x1da6f80_0 .net "input2_out2", 0 0, L_0x1dfebd0;  alias, 1 drivers
v0x1da7040_0 .net "input3_out1", 0 0, L_0x1dfdc60;  alias, 1 drivers
v0x1da7100_0 .net "input3_out2", 0 0, L_0x1dfe140;  alias, 1 drivers
v0x1da71c0_0 .net "x", 0 0, L_0x1e03720;  alias, 1 drivers
v0x1da7280_0 .net "y", 0 0, L_0x1e02f50;  alias, 1 drivers
S_0x1da7530 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1dff940 .functor AND 1, L_0x1e03f90, L_0x1e04220, C4<1>, C4<1>;
L_0x1dff9b0 .functor AND 1, L_0x1dff940, L_0x1e03d40, C4<1>, C4<1>;
L_0x1dffa70 .functor AND 1, L_0x1e03d40, L_0x1e04170, C4<1>, C4<1>;
L_0x1dffb70 .functor NOT 1, L_0x1e03f90, C4<0>, C4<0>, C4<0>;
L_0x1dffc70 .functor AND 1, L_0x1dffa70, L_0x1dffb70, C4<1>, C4<1>;
L_0x1dffce0 .functor OR 1, L_0x1dff9b0, L_0x1dffc70, C4<0>, C4<0>;
L_0x1dffdf0 .functor NOT 1, L_0x1dffce0, C4<0>, C4<0>, C4<0>;
L_0x1dffeb0 .functor NOT 1, L_0x1e03f90, C4<0>, C4<0>, C4<0>;
L_0x1dfff70 .functor AND 1, L_0x1dffeb0, L_0x1e04490, C4<1>, C4<1>;
L_0x1e00030 .functor AND 1, L_0x1e043d0, L_0x1e03f90, C4<1>, C4<1>;
L_0x1e000a0 .functor OR 1, L_0x1dfff70, L_0x1e00030, C4<0>, C4<0>;
L_0x1e00160 .functor OR 1, L_0x1e000a0, L_0x1e03d40, C4<0>, C4<0>;
L_0x1e00290 .functor NOT 1, L_0x1e00160, C4<0>, C4<0>, C4<0>;
v0x1da77e0_0 .net *"_ivl_0", 0 0, L_0x1dff940;  1 drivers
v0x1da78c0_0 .net *"_ivl_10", 0 0, L_0x1dffce0;  1 drivers
v0x1da79a0_0 .net *"_ivl_14", 0 0, L_0x1dffeb0;  1 drivers
v0x1da7a60_0 .net *"_ivl_16", 0 0, L_0x1dfff70;  1 drivers
v0x1da7b40_0 .net *"_ivl_18", 0 0, L_0x1e00030;  1 drivers
v0x1da7c70_0 .net *"_ivl_2", 0 0, L_0x1dff9b0;  1 drivers
v0x1da7d50_0 .net *"_ivl_20", 0 0, L_0x1e000a0;  1 drivers
v0x1da7e30_0 .net *"_ivl_22", 0 0, L_0x1e00160;  1 drivers
v0x1da7f10_0 .net *"_ivl_4", 0 0, L_0x1dffa70;  1 drivers
v0x1da8080_0 .net *"_ivl_6", 0 0, L_0x1dffb70;  1 drivers
v0x1da8160_0 .net *"_ivl_8", 0 0, L_0x1dffc70;  1 drivers
v0x1da8240_0 .net "a", 0 0, L_0x1e03d40;  alias, 1 drivers
v0x1da8300_0 .net "b", 0 0, L_0x1e03f90;  alias, 1 drivers
v0x1da83c0_0 .net "out1", 0 0, L_0x1dffdf0;  alias, 1 drivers
v0x1da8460_0 .net "out2", 0 0, L_0x1e00290;  alias, 1 drivers
v0x1da8500_0 .net "s0", 0 0, L_0x1e043d0;  alias, 1 drivers
v0x1da85a0_0 .net "s1", 0 0, L_0x1e04490;  alias, 1 drivers
v0x1da8750_0 .net "s2", 0 0, L_0x1e04170;  alias, 1 drivers
v0x1da87f0_0 .net "s3", 0 0, L_0x1e04220;  alias, 1 drivers
S_0x1da8950 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1dfec90 .functor AND 1, L_0x1e040d0, L_0x1e04220, C4<1>, C4<1>;
L_0x1db28e0 .functor AND 1, L_0x1dfec90, L_0x1e03ca0, C4<1>, C4<1>;
L_0x1dfee80 .functor AND 1, L_0x1e03ca0, L_0x1e04170, C4<1>, C4<1>;
L_0x1db27b0 .functor NOT 1, L_0x1e040d0, C4<0>, C4<0>, C4<0>;
L_0x1dff120 .functor AND 1, L_0x1dfee80, L_0x1db27b0, C4<1>, C4<1>;
L_0x1dff190 .functor OR 1, L_0x1db28e0, L_0x1dff120, C4<0>, C4<0>;
L_0x1dff2a0 .functor NOT 1, L_0x1dff190, C4<0>, C4<0>, C4<0>;
L_0x1dff360 .functor NOT 1, L_0x1e040d0, C4<0>, C4<0>, C4<0>;
L_0x1dff420 .functor AND 1, L_0x1dff360, L_0x1e04490, C4<1>, C4<1>;
L_0x1db2680 .functor AND 1, L_0x1e043d0, L_0x1e040d0, C4<1>, C4<1>;
L_0x1db2550 .functor OR 1, L_0x1dff420, L_0x1db2680, C4<0>, C4<0>;
L_0x1dff750 .functor OR 1, L_0x1db2550, L_0x1e03ca0, C4<0>, C4<0>;
L_0x1dff880 .functor NOT 1, L_0x1dff750, C4<0>, C4<0>, C4<0>;
v0x1da8c00_0 .net *"_ivl_0", 0 0, L_0x1dfec90;  1 drivers
v0x1da8d00_0 .net *"_ivl_10", 0 0, L_0x1dff190;  1 drivers
v0x1da8de0_0 .net *"_ivl_14", 0 0, L_0x1dff360;  1 drivers
v0x1da8ea0_0 .net *"_ivl_16", 0 0, L_0x1dff420;  1 drivers
v0x1da8f80_0 .net *"_ivl_18", 0 0, L_0x1db2680;  1 drivers
v0x1da90b0_0 .net *"_ivl_2", 0 0, L_0x1db28e0;  1 drivers
v0x1da9190_0 .net *"_ivl_20", 0 0, L_0x1db2550;  1 drivers
v0x1da9270_0 .net *"_ivl_22", 0 0, L_0x1dff750;  1 drivers
v0x1da9350_0 .net *"_ivl_4", 0 0, L_0x1dfee80;  1 drivers
v0x1da94c0_0 .net *"_ivl_6", 0 0, L_0x1db27b0;  1 drivers
v0x1da95a0_0 .net *"_ivl_8", 0 0, L_0x1dff120;  1 drivers
v0x1da9680_0 .net "a", 0 0, L_0x1e03ca0;  alias, 1 drivers
v0x1da9740_0 .net "b", 0 0, L_0x1e040d0;  alias, 1 drivers
v0x1da9800_0 .net "out1", 0 0, L_0x1dff2a0;  alias, 1 drivers
v0x1da98a0_0 .net "out2", 0 0, L_0x1dff880;  alias, 1 drivers
v0x1da9940_0 .net "s0", 0 0, L_0x1e043d0;  alias, 1 drivers
v0x1da99e0_0 .net "s1", 0 0, L_0x1e04490;  alias, 1 drivers
v0x1da9b90_0 .net "s2", 0 0, L_0x1e04170;  alias, 1 drivers
v0x1da9c30_0 .net "s3", 0 0, L_0x1e04220;  alias, 1 drivers
S_0x1da9cd0 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1dfe240 .functor AND 1, L_0x1e04030, L_0x1e04220, C4<1>, C4<1>;
L_0x1dfe2d0 .functor AND 1, L_0x1dfe240, L_0x1e03c00, C4<1>, C4<1>;
L_0x1dfe3b0 .functor AND 1, L_0x1e03c00, L_0x1e04170, C4<1>, C4<1>;
L_0x1dfe4b0 .functor NOT 1, L_0x1e04030, C4<0>, C4<0>, C4<0>;
L_0x1dfe5b0 .functor AND 1, L_0x1dfe3b0, L_0x1dfe4b0, C4<1>, C4<1>;
L_0x1dfe620 .functor OR 1, L_0x1dfe2d0, L_0x1dfe5b0, C4<0>, C4<0>;
L_0x1dfe730 .functor NOT 1, L_0x1dfe620, C4<0>, C4<0>, C4<0>;
L_0x1dfe7f0 .functor NOT 1, L_0x1e04030, C4<0>, C4<0>, C4<0>;
L_0x1dfe8b0 .functor AND 1, L_0x1dfe7f0, L_0x1e04490, C4<1>, C4<1>;
L_0x1dfe970 .functor AND 1, L_0x1e043d0, L_0x1e04030, C4<1>, C4<1>;
L_0x1dfe9e0 .functor OR 1, L_0x1dfe8b0, L_0x1dfe970, C4<0>, C4<0>;
L_0x1dfeaa0 .functor OR 1, L_0x1dfe9e0, L_0x1e03c00, C4<0>, C4<0>;
L_0x1dfebd0 .functor NOT 1, L_0x1dfeaa0, C4<0>, C4<0>, C4<0>;
v0x1da9f80_0 .net *"_ivl_0", 0 0, L_0x1dfe240;  1 drivers
v0x1daa080_0 .net *"_ivl_10", 0 0, L_0x1dfe620;  1 drivers
v0x1daa160_0 .net *"_ivl_14", 0 0, L_0x1dfe7f0;  1 drivers
v0x1daa220_0 .net *"_ivl_16", 0 0, L_0x1dfe8b0;  1 drivers
v0x1daa300_0 .net *"_ivl_18", 0 0, L_0x1dfe970;  1 drivers
v0x1daa430_0 .net *"_ivl_2", 0 0, L_0x1dfe2d0;  1 drivers
v0x1daa510_0 .net *"_ivl_20", 0 0, L_0x1dfe9e0;  1 drivers
v0x1daa5f0_0 .net *"_ivl_22", 0 0, L_0x1dfeaa0;  1 drivers
v0x1daa6d0_0 .net *"_ivl_4", 0 0, L_0x1dfe3b0;  1 drivers
v0x1daa840_0 .net *"_ivl_6", 0 0, L_0x1dfe4b0;  1 drivers
v0x1daa920_0 .net *"_ivl_8", 0 0, L_0x1dfe5b0;  1 drivers
v0x1daaa00_0 .net "a", 0 0, L_0x1e03c00;  alias, 1 drivers
v0x1daaac0_0 .net "b", 0 0, L_0x1e04030;  alias, 1 drivers
v0x1daab80_0 .net "out1", 0 0, L_0x1dfe730;  alias, 1 drivers
v0x1daac20_0 .net "out2", 0 0, L_0x1dfebd0;  alias, 1 drivers
v0x1daacc0_0 .net "s0", 0 0, L_0x1e043d0;  alias, 1 drivers
v0x1daad60_0 .net "s1", 0 0, L_0x1e04490;  alias, 1 drivers
v0x1daaf10_0 .net "s2", 0 0, L_0x1e04170;  alias, 1 drivers
v0x1dab000_0 .net "s3", 0 0, L_0x1e04220;  alias, 1 drivers
S_0x1dab1c0 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1dfd860 .functor AND 1, L_0x1e03de0, L_0x1e04220, C4<1>, C4<1>;
L_0x1dfd8f0 .functor AND 1, L_0x1dfd860, L_0x1e03a50, C4<1>, C4<1>;
L_0x1dfd980 .functor AND 1, L_0x1e03a50, L_0x1e04170, C4<1>, C4<1>;
L_0x1dfda80 .functor NOT 1, L_0x1e03de0, C4<0>, C4<0>, C4<0>;
L_0x1dfdb80 .functor AND 1, L_0x1dfd980, L_0x1dfda80, C4<1>, C4<1>;
L_0x1dfdbf0 .functor OR 1, L_0x1dfd8f0, L_0x1dfdb80, C4<0>, C4<0>;
L_0x1dfdc60 .functor NOT 1, L_0x1dfdbf0, C4<0>, C4<0>, C4<0>;
L_0x1dfdd60 .functor NOT 1, L_0x1e03de0, C4<0>, C4<0>, C4<0>;
L_0x1dfde20 .functor AND 1, L_0x1dfdd60, L_0x1e04490, C4<1>, C4<1>;
L_0x1dfdee0 .functor AND 1, L_0x1e043d0, L_0x1e03de0, C4<1>, C4<1>;
L_0x1dfdf50 .functor OR 1, L_0x1dfde20, L_0x1dfdee0, C4<0>, C4<0>;
L_0x1dfe010 .functor OR 1, L_0x1dfdf50, L_0x1e03a50, C4<0>, C4<0>;
L_0x1dfe140 .functor NOT 1, L_0x1dfe010, C4<0>, C4<0>, C4<0>;
v0x1dab470_0 .net *"_ivl_0", 0 0, L_0x1dfd860;  1 drivers
v0x1dab570_0 .net *"_ivl_10", 0 0, L_0x1dfdbf0;  1 drivers
v0x1dab650_0 .net *"_ivl_14", 0 0, L_0x1dfdd60;  1 drivers
v0x1dab710_0 .net *"_ivl_16", 0 0, L_0x1dfde20;  1 drivers
v0x1dab7f0_0 .net *"_ivl_18", 0 0, L_0x1dfdee0;  1 drivers
v0x1dab920_0 .net *"_ivl_2", 0 0, L_0x1dfd8f0;  1 drivers
v0x1daba00_0 .net *"_ivl_20", 0 0, L_0x1dfdf50;  1 drivers
v0x1dabae0_0 .net *"_ivl_22", 0 0, L_0x1dfe010;  1 drivers
v0x1dabbc0_0 .net *"_ivl_4", 0 0, L_0x1dfd980;  1 drivers
v0x1dabd30_0 .net *"_ivl_6", 0 0, L_0x1dfda80;  1 drivers
v0x1dabe10_0 .net *"_ivl_8", 0 0, L_0x1dfdb80;  1 drivers
v0x1dabef0_0 .net "a", 0 0, L_0x1e03a50;  alias, 1 drivers
v0x1dabfb0_0 .net "b", 0 0, L_0x1e03de0;  alias, 1 drivers
v0x1dac070_0 .net "out1", 0 0, L_0x1dfdc60;  alias, 1 drivers
v0x1dac110_0 .net "out2", 0 0, L_0x1dfe140;  alias, 1 drivers
v0x1dac1b0_0 .net "s0", 0 0, L_0x1e043d0;  alias, 1 drivers
v0x1dac250_0 .net "s1", 0 0, L_0x1e04490;  alias, 1 drivers
v0x1dac400_0 .net "s2", 0 0, L_0x1e04170;  alias, 1 drivers
v0x1dac4a0_0 .net "s3", 0 0, L_0x1e04220;  alias, 1 drivers
S_0x1dac580 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1e00350 .functor NOT 1, L_0x1e04600, C4<0>, C4<0>, C4<0>;
v0x1dac730_0 .net "a", 0 0, L_0x1e04600;  alias, 1 drivers
v0x1dac810_0 .net "y", 0 0, L_0x1e00350;  alias, 1 drivers
S_0x1dac930 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1e02360 .functor XOR 1, L_0x1dffdf0, L_0x1e00290, C4<0>, C4<0>;
L_0x1e023d0 .functor AND 1, L_0x1dfd7d0, L_0x1e00350, C4<1>, C4<1>;
L_0x1e00bd0 .functor NOT 1, L_0x1e023d0, C4<0>, C4<0>, C4<0>;
L_0x1e02650 .functor XOR 1, L_0x1e02360, L_0x1e00bd0, C4<0>, C4<0>;
v0x1dacb90_0 .net *"_ivl_0", 0 0, L_0x1e02360;  1 drivers
v0x1dacc70_0 .net *"_ivl_2", 0 0, L_0x1e023d0;  1 drivers
v0x1dacd50_0 .net *"_ivl_4", 0 0, L_0x1e00bd0;  1 drivers
v0x1dace10_0 .net "ci_bar", 0 0, L_0x1dfd7d0;  alias, 1 drivers
v0x1daceb0_0 .net "f0", 0 0, L_0x1e02650;  alias, 1 drivers
v0x1dacfa0_0 .net "input0_out1", 0 0, L_0x1dffdf0;  alias, 1 drivers
v0x1dad090_0 .net "input0_out2", 0 0, L_0x1e00290;  alias, 1 drivers
v0x1dad180_0 .net "m_bar", 0 0, L_0x1e00350;  alias, 1 drivers
S_0x1dad260 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1e01e30 .functor XOR 1, L_0x1dff2a0, L_0x1dff880, C4<0>, C4<0>;
L_0x1e01ea0 .functor AND 1, L_0x1dfd7d0, L_0x1dffdf0, C4<1>, C4<1>;
L_0x1e01f10 .functor AND 1, L_0x1e01ea0, L_0x1e00350, C4<1>, C4<1>;
L_0x1e01fd0 .functor AND 1, L_0x1e00290, L_0x1e00350, C4<1>, C4<1>;
L_0x1e02040 .functor OR 1, L_0x1e01f10, L_0x1e01fd0, C4<0>, C4<0>;
L_0x1e02150 .functor NOT 1, L_0x1e02040, C4<0>, C4<0>, C4<0>;
L_0x1e02210 .functor XOR 1, L_0x1e01e30, L_0x1e02150, C4<0>, C4<0>;
v0x1dad580_0 .net *"_ivl_0", 0 0, L_0x1e01e30;  1 drivers
v0x1dad680_0 .net *"_ivl_10", 0 0, L_0x1e02150;  1 drivers
v0x1dad760_0 .net *"_ivl_2", 0 0, L_0x1e01ea0;  1 drivers
v0x1dad820_0 .net *"_ivl_4", 0 0, L_0x1e01f10;  1 drivers
v0x1dad900_0 .net *"_ivl_6", 0 0, L_0x1e01fd0;  1 drivers
v0x1dad9e0_0 .net *"_ivl_8", 0 0, L_0x1e02040;  1 drivers
v0x1dadac0_0 .net "ci_bar", 0 0, L_0x1dfd7d0;  alias, 1 drivers
v0x1dadbb0_0 .net "f1", 0 0, L_0x1e02210;  alias, 1 drivers
v0x1dadc50_0 .net "input0_out1", 0 0, L_0x1dffdf0;  alias, 1 drivers
v0x1dadd80_0 .net "input0_out2", 0 0, L_0x1e00290;  alias, 1 drivers
v0x1dade20_0 .net "input1_out1", 0 0, L_0x1dff2a0;  alias, 1 drivers
v0x1dadec0_0 .net "input1_out2", 0 0, L_0x1dff880;  alias, 1 drivers
v0x1dadfb0_0 .net "m_bar", 0 0, L_0x1e00350;  alias, 1 drivers
S_0x1dae1a0 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1e014f0 .functor XOR 1, L_0x1dfe730, L_0x1dfebd0, C4<0>, C4<0>;
L_0x1e01560 .functor AND 1, L_0x1dfd7d0, L_0x1dffdf0, C4<1>, C4<1>;
L_0x1e015d0 .functor AND 1, L_0x1e01560, L_0x1dff2a0, C4<1>, C4<1>;
L_0x1e01690 .functor AND 1, L_0x1e015d0, L_0x1e00350, C4<1>, C4<1>;
L_0x1e01750 .functor AND 1, L_0x1dff2a0, L_0x1e00290, C4<1>, C4<1>;
L_0x1e017c0 .functor AND 1, L_0x1e01750, L_0x1e00350, C4<1>, C4<1>;
L_0x1e01880 .functor OR 1, L_0x1e01690, L_0x1e017c0, C4<0>, C4<0>;
L_0x1e01990 .functor AND 1, L_0x1dff880, L_0x1e00350, C4<1>, C4<1>;
L_0x1e01b10 .functor OR 1, L_0x1e01880, L_0x1e01990, C4<0>, C4<0>;
L_0x1e01c20 .functor NOT 1, L_0x1e01b10, C4<0>, C4<0>, C4<0>;
L_0x1e01ce0 .functor XOR 1, L_0x1e014f0, L_0x1e01c20, C4<0>, C4<0>;
v0x1dae4b0_0 .net *"_ivl_0", 0 0, L_0x1e014f0;  1 drivers
v0x1dae5b0_0 .net *"_ivl_10", 0 0, L_0x1e017c0;  1 drivers
v0x1dae690_0 .net *"_ivl_12", 0 0, L_0x1e01880;  1 drivers
v0x1dae750_0 .net *"_ivl_14", 0 0, L_0x1e01990;  1 drivers
v0x1dae830_0 .net *"_ivl_16", 0 0, L_0x1e01b10;  1 drivers
v0x1dae960_0 .net *"_ivl_18", 0 0, L_0x1e01c20;  1 drivers
v0x1daea40_0 .net *"_ivl_2", 0 0, L_0x1e01560;  1 drivers
v0x1daeb20_0 .net *"_ivl_4", 0 0, L_0x1e015d0;  1 drivers
v0x1daec00_0 .net *"_ivl_6", 0 0, L_0x1e01690;  1 drivers
v0x1daed70_0 .net *"_ivl_8", 0 0, L_0x1e01750;  1 drivers
v0x1daee50_0 .net "ci_bar", 0 0, L_0x1dfd7d0;  alias, 1 drivers
v0x1daeef0_0 .net "f2", 0 0, L_0x1e01ce0;  alias, 1 drivers
v0x1daef90_0 .net "input0_out1", 0 0, L_0x1dffdf0;  alias, 1 drivers
v0x1daf0c0_0 .net "input0_out2", 0 0, L_0x1e00290;  alias, 1 drivers
v0x1daf1f0_0 .net "input1_out1", 0 0, L_0x1dff2a0;  alias, 1 drivers
v0x1daf290_0 .net "input1_out2", 0 0, L_0x1dff880;  alias, 1 drivers
v0x1daf330_0 .net "input2_out1", 0 0, L_0x1dfe730;  alias, 1 drivers
v0x1daf4e0_0 .net "input2_out2", 0 0, L_0x1dfebd0;  alias, 1 drivers
v0x1daf580_0 .net "m_bar", 0 0, L_0x1e00350;  alias, 1 drivers
S_0x1daf6a0 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1da4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1e003e0 .functor XOR 1, L_0x1dfdc60, L_0x1dfe140, C4<0>, C4<0>;
L_0x1e00470 .functor AND 1, L_0x1dfd7d0, L_0x1dffdf0, C4<1>, C4<1>;
L_0x1db07e0 .functor AND 1, L_0x1e00470, L_0x1dff2a0, C4<1>, C4<1>;
L_0x1e00720 .functor AND 1, L_0x1db07e0, L_0x1dfe730, C4<1>, C4<1>;
L_0x1e007e0 .functor AND 1, L_0x1e00720, L_0x1e00350, C4<1>, C4<1>;
L_0x1e008a0 .functor AND 1, L_0x1dff2a0, L_0x1dfe730, C4<1>, C4<1>;
L_0x1db0130 .functor AND 1, L_0x1e008a0, L_0x1e00290, C4<1>, C4<1>;
L_0x1daf160 .functor AND 1, L_0x1db0130, L_0x1e00350, C4<1>, C4<1>;
L_0x1e00ce0 .functor OR 1, L_0x1e007e0, L_0x1daf160, C4<0>, C4<0>;
L_0x1e00df0 .functor AND 1, L_0x1dfe730, L_0x1dff880, C4<1>, C4<1>;
L_0x1db17e0 .functor AND 1, L_0x1e00df0, L_0x1e00350, C4<1>, C4<1>;
L_0x1e00fc0 .functor OR 1, L_0x1e00ce0, L_0x1db17e0, C4<0>, C4<0>;
L_0x1e01140 .functor AND 1, L_0x1dfebd0, L_0x1e00350, C4<1>, C4<1>;
L_0x1e011b0 .functor OR 1, L_0x1e00fc0, L_0x1e01140, C4<0>, C4<0>;
L_0x1e010d0 .functor NOT 1, L_0x1e011b0, C4<0>, C4<0>, C4<0>;
L_0x1e01310 .functor XOR 1, L_0x1e003e0, L_0x1e010d0, C4<0>, C4<0>;
v0x1daf940_0 .net *"_ivl_0", 0 0, L_0x1e003e0;  1 drivers
v0x1dafa40_0 .net *"_ivl_10", 0 0, L_0x1e008a0;  1 drivers
v0x1dafb20_0 .net *"_ivl_12", 0 0, L_0x1db0130;  1 drivers
v0x1dafbe0_0 .net *"_ivl_14", 0 0, L_0x1daf160;  1 drivers
v0x1dafcc0_0 .net *"_ivl_16", 0 0, L_0x1e00ce0;  1 drivers
v0x1dafdf0_0 .net *"_ivl_18", 0 0, L_0x1e00df0;  1 drivers
v0x1dafed0_0 .net *"_ivl_2", 0 0, L_0x1e00470;  1 drivers
v0x1daffb0_0 .net *"_ivl_20", 0 0, L_0x1db17e0;  1 drivers
v0x1db0090_0 .net *"_ivl_22", 0 0, L_0x1e00fc0;  1 drivers
v0x1db0200_0 .net *"_ivl_24", 0 0, L_0x1e01140;  1 drivers
v0x1db02e0_0 .net *"_ivl_26", 0 0, L_0x1e011b0;  1 drivers
v0x1db03c0_0 .net *"_ivl_28", 0 0, L_0x1e010d0;  1 drivers
v0x1db04a0_0 .net *"_ivl_4", 0 0, L_0x1db07e0;  1 drivers
v0x1db0580_0 .net *"_ivl_6", 0 0, L_0x1e00720;  1 drivers
v0x1db0660_0 .net *"_ivl_8", 0 0, L_0x1e007e0;  1 drivers
v0x1db0740_0 .net "ci_bar", 0 0, L_0x1dfd7d0;  alias, 1 drivers
v0x1db0870_0 .net "f3", 0 0, L_0x1e01310;  alias, 1 drivers
v0x1db0a20_0 .net "input0_out1", 0 0, L_0x1dffdf0;  alias, 1 drivers
v0x1db0ac0_0 .net "input0_out2", 0 0, L_0x1e00290;  alias, 1 drivers
v0x1db0b60_0 .net "input1_out1", 0 0, L_0x1dff2a0;  alias, 1 drivers
v0x1db0c00_0 .net "input1_out2", 0 0, L_0x1dff880;  alias, 1 drivers
v0x1db0d30_0 .net "input2_out1", 0 0, L_0x1dfe730;  alias, 1 drivers
v0x1db0dd0_0 .net "input2_out2", 0 0, L_0x1dfebd0;  alias, 1 drivers
v0x1db0e70_0 .net "input3_out1", 0 0, L_0x1dfdc60;  alias, 1 drivers
v0x1db0f10_0 .net "input3_out2", 0 0, L_0x1dfe140;  alias, 1 drivers
v0x1db0fb0_0 .net "m_bar", 0 0, L_0x1e00350;  alias, 1 drivers
S_0x1db4d70 .scope module, "F_REGISTER" "register_ab8" 20 104, 33 6 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1dbbf60_0 .net "DATA_IN", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1dbc070_0 .net "DATA_OUT", 7 0, L_0x1df5410;  alias, 1 drivers
v0x1dbc130_0 .net "ENABLE_CLK", 0 0, L_0x1e06f60;  1 drivers
L_0x7f0cc8cd0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dbc230_0 .net "LOW", 0 0, L_0x7f0cc8cd0408;  1 drivers
v0x1dbc320_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dbc410_0 .net "W1", 0 0, L_0x1dfd3d0;  1 drivers
S_0x1db4f20 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1db4d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1e047d0 .functor NOT 1, L_0x7f0cc8cd0408, C4<0>, C4<0>, C4<0>;
v0x1db5370_0 .net "CLK", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1dbb6e0_0 .net "D", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1dbb7d0_0 .net "EN", 0 0, L_0x1e047d0;  1 drivers
v0x1dbb8a0_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd0408;  alias, 1 drivers
v0x1dbb970_0 .net "Q", 7 0, L_0x1df5410;  alias, 1 drivers
L_0x1db8e50 .part L_0x1e04530, 0, 1;
L_0x1e061f0 .part L_0x1e04530, 1, 1;
L_0x1e062e0 .part L_0x1e04530, 2, 1;
L_0x1e063d0 .part L_0x1e04530, 3, 1;
L_0x1e064c0 .part L_0x1e04530, 4, 1;
L_0x1e065b0 .part L_0x1e04530, 5, 1;
L_0x1e066a0 .part L_0x1e04530, 6, 1;
L_0x1e06790 .part L_0x1e04530, 7, 1;
LS_0x1df5410_0_0 .concat8 [ 1 1 1 1], v0x1db5ad0_0, v0x1db61a0_0, v0x1db6890_0, v0x1db6f90_0;
LS_0x1df5410_0_4 .concat8 [ 1 1 1 1], v0x1db77b0_0, v0x1db7e50_0, v0x1db84b0_0, v0x1db8b60_0;
L_0x1df5410 .concat8 [ 4 4 0 0], LS_0x1df5410_0_0, LS_0x1df5410_0_4;
S_0x1db5170 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1db4f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1e048d0 .functor NOT 1, L_0x7f0cc8cd0408, C4<0>, C4<0>, C4<0>;
L_0x1e04940 .functor AND 1, L_0x1e06790, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e049b0 .functor AND 1, L_0x7f0cc8cd0408, v0x1db8b60_0, C4<1>, C4<1>;
L_0x1e04a70 .functor OR 1, L_0x1e04940, L_0x1e049b0, C4<0>, C4<0>;
L_0x1e04bd0 .functor AND 1, L_0x1e066a0, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e04c40 .functor AND 1, L_0x7f0cc8cd0408, v0x1db84b0_0, C4<1>, C4<1>;
L_0x1e04d00 .functor OR 1, L_0x1e04bd0, L_0x1e04c40, C4<0>, C4<0>;
L_0x1e04e60 .functor AND 1, L_0x1e065b0, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e04f60 .functor AND 1, L_0x7f0cc8cd0408, v0x1db7e50_0, C4<1>, C4<1>;
L_0x1debeb0 .functor OR 1, L_0x1e04e60, L_0x1e04f60, C4<0>, C4<0>;
L_0x1dd1570 .functor AND 1, L_0x1e064c0, L_0x1e048d0, C4<1>, C4<1>;
L_0x1dc9b50 .functor AND 1, L_0x7f0cc8cd0408, v0x1db77b0_0, C4<1>, C4<1>;
L_0x1bd38d0 .functor OR 1, L_0x1dd1570, L_0x1dc9b50, C4<0>, C4<0>;
L_0x1e050e0 .functor AND 1, L_0x1e063d0, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e05150 .functor AND 1, L_0x7f0cc8cd0408, v0x1db6f90_0, C4<1>, C4<1>;
L_0x1e05210 .functor OR 1, L_0x1e050e0, L_0x1e05150, C4<0>, C4<0>;
L_0x1e05370 .functor AND 1, L_0x1e062e0, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e053e0 .functor AND 1, L_0x7f0cc8cd0408, v0x1db6890_0, C4<1>, C4<1>;
L_0x1dc2250 .functor OR 1, L_0x1e05370, L_0x1e053e0, C4<0>, C4<0>;
L_0x1e05630 .functor AND 1, L_0x1e061f0, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e04ed0 .functor AND 1, L_0x7f0cc8cd0408, v0x1db61a0_0, C4<1>, C4<1>;
L_0x1e05860 .functor OR 1, L_0x1e05630, L_0x1e04ed0, C4<0>, C4<0>;
L_0x1e057b0 .functor AND 1, L_0x1db8e50, L_0x1e048d0, C4<1>, C4<1>;
L_0x1e05a30 .functor AND 1, L_0x7f0cc8cd0408, v0x1db5ad0_0, C4<1>, C4<1>;
L_0x1e05970 .functor OR 1, L_0x1e057b0, L_0x1e05a30, C4<0>, C4<0>;
RS_0x7f0cc8d2b0e8 .resolv tri, L_0x1e05c60, L_0x1e05cd0, L_0x1e05d40, L_0x1e05db0, L_0x1e05e20, L_0x1e05e90, L_0x1e05f00, L_0x1e05f70;
v0x1db8d90_0 .net8 "NOTHING", 0 0, RS_0x7f0cc8d2b0e8;  8 drivers
v0x1db8f60_0 .net *"_ivl_10", 0 0, L_0x1e04bd0;  1 drivers
v0x1db9000_0 .net *"_ivl_12", 0 0, L_0x1e04c40;  1 drivers
v0x1db90a0_0 .net *"_ivl_16", 0 0, L_0x1e04e60;  1 drivers
v0x1db9160_0 .net *"_ivl_18", 0 0, L_0x1e04f60;  1 drivers
v0x1db9290_0 .net *"_ivl_22", 0 0, L_0x1dd1570;  1 drivers
v0x1db9370_0 .net *"_ivl_24", 0 0, L_0x1dc9b50;  1 drivers
v0x1db9450_0 .net *"_ivl_28", 0 0, L_0x1e050e0;  1 drivers
v0x1db9530_0 .net *"_ivl_30", 0 0, L_0x1e05150;  1 drivers
v0x1db96a0_0 .net *"_ivl_34", 0 0, L_0x1e05370;  1 drivers
v0x1db9780_0 .net *"_ivl_36", 0 0, L_0x1e053e0;  1 drivers
v0x1db9860_0 .net *"_ivl_4", 0 0, L_0x1e04940;  1 drivers
v0x1db9940_0 .net *"_ivl_40", 0 0, L_0x1e05630;  1 drivers
v0x1db9a20_0 .net *"_ivl_42", 0 0, L_0x1e04ed0;  1 drivers
v0x1db9b00_0 .net *"_ivl_46", 0 0, L_0x1e057b0;  1 drivers
v0x1db9be0_0 .net *"_ivl_48", 0 0, L_0x1e05a30;  1 drivers
v0x1db9cc0_0 .net *"_ivl_6", 0 0, L_0x1e049b0;  1 drivers
v0x1db9e70_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1dba020_0 .net "d0", 0 0, L_0x1db8e50;  1 drivers
v0x1dba0c0_0 .net "d1", 0 0, L_0x1e061f0;  1 drivers
v0x1dba160_0 .net "d2", 0 0, L_0x1e062e0;  1 drivers
v0x1dba200_0 .net "d3", 0 0, L_0x1e063d0;  1 drivers
v0x1dba2a0_0 .net "d4", 0 0, L_0x1e064c0;  1 drivers
v0x1dba340_0 .net "d5", 0 0, L_0x1e065b0;  1 drivers
v0x1dba3e0_0 .net "d6", 0 0, L_0x1e066a0;  1 drivers
v0x1dba4a0_0 .net "d7", 0 0, L_0x1e06790;  1 drivers
v0x1dba560_0 .net "en", 0 0, L_0x1e048d0;  1 drivers
v0x1dba620_0 .net "en_bar", 0 0, L_0x7f0cc8cd0408;  alias, 1 drivers
v0x1dba6e0_0 .net "from_d0", 0 0, L_0x1e05970;  1 drivers
v0x1dba780_0 .net "from_d1", 0 0, L_0x1e05860;  1 drivers
v0x1dba850_0 .net "from_d2", 0 0, L_0x1dc2250;  1 drivers
v0x1dba920_0 .net "from_d3", 0 0, L_0x1e05210;  1 drivers
v0x1dba9f0_0 .net "from_d4", 0 0, L_0x1bd38d0;  1 drivers
v0x1db9d90_0 .net "from_d5", 0 0, L_0x1debeb0;  1 drivers
v0x1dbaca0_0 .net "from_d6", 0 0, L_0x1e04d00;  1 drivers
v0x1dbad70_0 .net "from_d7", 0 0, L_0x1e04a70;  1 drivers
L_0x7f0cc8cd0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dbae40_0 .net "high", 0 0, L_0x7f0cc8cd0450;  1 drivers
v0x1dbaff0_0 .net "q0", 0 0, v0x1db5ad0_0;  1 drivers
v0x1dbb090_0 .net "q1", 0 0, v0x1db61a0_0;  1 drivers
v0x1dbb130_0 .net "q2", 0 0, v0x1db6890_0;  1 drivers
v0x1dbb1d0_0 .net "q3", 0 0, v0x1db6f90_0;  1 drivers
v0x1dbb2a0_0 .net "q4", 0 0, v0x1db77b0_0;  1 drivers
v0x1dbb370_0 .net "q5", 0 0, v0x1db7e50_0;  1 drivers
v0x1dbb440_0 .net "q6", 0 0, v0x1db84b0_0;  1 drivers
v0x1dbb510_0 .net "q7", 0 0, v0x1db8b60_0;  1 drivers
S_0x1db55d0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05f70 .functor NOT 1, v0x1db5ad0_0, C4<0>, C4<0>, C4<0>;
v0x1db5890_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db5970_0 .net "d", 0 0, L_0x1e05970;  alias, 1 drivers
v0x1db5a30_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db5ad0_0 .var "q", 0 0;
v0x1db5b90_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
E_0x1c24900 .event posedge, v0x1db5890_0;
S_0x1db5d40 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05f00 .functor NOT 1, v0x1db61a0_0, C4<0>, C4<0>, C4<0>;
v0x1db5fc0_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db6060_0 .net "d", 0 0, L_0x1e05860;  alias, 1 drivers
v0x1db6100_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db61a0_0 .var "q", 0 0;
v0x1db6240_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1db6390 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05e90 .functor NOT 1, v0x1db6890_0, C4<0>, C4<0>, C4<0>;
v0x1db65f0_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db66e0_0 .net "d", 0 0, L_0x1dc2250;  alias, 1 drivers
v0x1db67a0_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db6890_0 .var "q", 0 0;
v0x1db6930_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1db6b10 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05e20 .functor NOT 1, v0x1db6f90_0, C4<0>, C4<0>, C4<0>;
v0x1db6d70_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db6e30_0 .net "d", 0 0, L_0x1e05210;  alias, 1 drivers
v0x1db6ef0_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db6f90_0 .var "q", 0 0;
v0x1db7030_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1db71c0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05db0 .functor NOT 1, v0x1db77b0_0, C4<0>, C4<0>, C4<0>;
v0x1db7470_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db75c0_0 .net "d", 0 0, L_0x1bd38d0;  alias, 1 drivers
v0x1db7680_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db77b0_0 .var "q", 0 0;
v0x1db7850_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1db7a20 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05d40 .functor NOT 1, v0x1db7e50_0, C4<0>, C4<0>, C4<0>;
v0x1db7c30_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db7cf0_0 .net "d", 0 0, L_0x1debeb0;  alias, 1 drivers
v0x1db7db0_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db7e50_0 .var "q", 0 0;
v0x1db7ef0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1db8030 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05cd0 .functor NOT 1, v0x1db84b0_0, C4<0>, C4<0>, C4<0>;
v0x1db8290_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db8350_0 .net "d", 0 0, L_0x1e04d00;  alias, 1 drivers
v0x1db8410_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db84b0_0 .var "q", 0 0;
v0x1db8550_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1db86e0 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1db5170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1e05c60 .functor NOT 1, v0x1db8b60_0, C4<0>, C4<0>, C4<0>;
v0x1db8940_0 .net "clk", 0 0, L_0x1dfd3d0;  alias, 1 drivers
v0x1db8a00_0 .net "d", 0 0, L_0x1e04a70;  alias, 1 drivers
v0x1db8ac0_0 .net "en", 0 0, L_0x7f0cc8cd0450;  alias, 1 drivers
v0x1db8b60_0 .var "q", 0 0;
v0x1db8c00_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2b0e8;  alias, 8 drivers
S_0x1dbba90 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1db4d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1dfd3d0 .functor OR 1, v0x1de2fa0_0, L_0x1e06f60, C4<0>, C4<0>;
v0x1dbbce0_0 .net "a", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dbbda0_0 .net "b", 0 0, L_0x1e06f60;  alias, 1 drivers
v0x1dbbe60_0 .net "y", 0 0, L_0x1dfd3d0;  alias, 1 drivers
S_0x1dbc4d0 .scope module, "MUX_A" "ta157_8" 20 74, 14 7 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1df62b0 .functor NOT 1, L_0x7f0cc8cd0180, C4<0>, C4<0>, C4<0>;
v0x1dbd7a0_0 .net "A8", 7 0, L_0x1df2f60;  alias, 1 drivers
v0x1dbd8a0_0 .net "B8", 7 0, L_0x1ded8d0;  alias, 1 drivers
v0x1dbd980_0 .net "EN", 0 0, L_0x1df62b0;  1 drivers
v0x1dbda70_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd0180;  alias, 1 drivers
v0x1dbdb10_0 .net "S", 0 0, L_0x1deaab0;  alias, 1 drivers
v0x1dbdc50_0 .net "Y8", 7 0, L_0x1df6650;  alias, 1 drivers
L_0x1df63d0 .part L_0x1df2f60, 0, 4;
L_0x1df6470 .part L_0x1ded8d0, 0, 4;
L_0x1df6510 .part L_0x1df2f60, 4, 4;
L_0x1df65b0 .part L_0x1ded8d0, 4, 4;
L_0x1df6650 .concat8 [ 4 4 0 0], v0x1dbcdc0_0, v0x1dbd630_0;
S_0x1dbc730 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1dbc4d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1dbca50_0 .net "a", 3 0, L_0x1df63d0;  1 drivers
v0x1dbcb50_0 .net "b", 3 0, L_0x1df6470;  1 drivers
v0x1dbcc30_0 .net "en", 0 0, L_0x1df62b0;  alias, 1 drivers
v0x1dbcd00_0 .net "s", 0 0, L_0x1deaab0;  alias, 1 drivers
v0x1dbcdc0_0 .var "y", 3 0;
E_0x1dbc9c0 .event edge, v0x1dbcc30_0, v0x1dbcd00_0, v0x1dbca50_0, v0x1dbcb50_0;
S_0x1dbcf90 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1dbc4d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1dbd280_0 .net "a", 3 0, L_0x1df6510;  1 drivers
v0x1dbd380_0 .net "b", 3 0, L_0x1df65b0;  1 drivers
v0x1dbd460_0 .net "en", 0 0, L_0x1df62b0;  alias, 1 drivers
v0x1dbd560_0 .net "s", 0 0, L_0x1deaab0;  alias, 1 drivers
v0x1dbd630_0 .var "y", 3 0;
E_0x1dbd210 .event edge, v0x1dbcc30_0, v0x1dbcd00_0, v0x1dbd280_0, v0x1dbd380_0;
S_0x1dbdd90 .scope module, "MUX_B" "ta157_8" 20 83, 14 7 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1df66f0 .functor NOT 1, L_0x7f0cc8cd0180, C4<0>, C4<0>, C4<0>;
v0x1dbf050_0 .net "A8", 7 0, L_0x1df5c10;  alias, 1 drivers
v0x1dbf150_0 .net "B8", 7 0, L_0x1df0420;  alias, 1 drivers
v0x1dbf230_0 .net "EN", 0 0, L_0x1df66f0;  1 drivers
v0x1dbf320_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd0180;  alias, 1 drivers
v0x1dbf3c0_0 .net "S", 0 0, L_0x1deac70;  alias, 1 drivers
v0x1dbf500_0 .net "Y8", 7 0, L_0x1df69e0;  alias, 1 drivers
L_0x1df6760 .part L_0x1df5c10, 0, 4;
L_0x1df6800 .part L_0x1df0420, 0, 4;
L_0x1df68a0 .part L_0x1df5c10, 4, 4;
L_0x1df6940 .part L_0x1df0420, 4, 4;
L_0x1df69e0 .concat8 [ 4 4 0 0], v0x1dbe670_0, v0x1dbeee0_0;
S_0x1dbdff0 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1dbdd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1dbe300_0 .net "a", 3 0, L_0x1df6760;  1 drivers
v0x1dbe400_0 .net "b", 3 0, L_0x1df6800;  1 drivers
v0x1dbe4e0_0 .net "en", 0 0, L_0x1df66f0;  alias, 1 drivers
v0x1dbe5b0_0 .net "s", 0 0, L_0x1deac70;  alias, 1 drivers
v0x1dbe670_0 .var "y", 3 0;
E_0x1dbe270 .event edge, v0x1dbe4e0_0, v0x1dbe5b0_0, v0x1dbe300_0, v0x1dbe400_0;
S_0x1dbe840 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1dbdd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1dbeb30_0 .net "a", 3 0, L_0x1df68a0;  1 drivers
v0x1dbec30_0 .net "b", 3 0, L_0x1df6940;  1 drivers
v0x1dbed10_0 .net "en", 0 0, L_0x1df66f0;  alias, 1 drivers
v0x1dbee10_0 .net "s", 0 0, L_0x1deac70;  alias, 1 drivers
v0x1dbeee0_0 .var "y", 3 0;
E_0x1dbeac0 .event edge, v0x1dbe4e0_0, v0x1dbe5b0_0, v0x1dbeb30_0, v0x1dbec30_0;
S_0x1dbf600 .scope module, "REGISTERA" "register_ab8" 20 42, 33 6 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1dc6a20_0 .net "DATA_IN", 7 0, v0x1de2670_0;  alias, 1 drivers
v0x1dc6ae0_0 .net "DATA_OUT", 7 0, L_0x1ded8d0;  alias, 1 drivers
v0x1dc6bd0_0 .net "ENABLE_CLK", 0 0, L_0x1de97a0;  alias, 1 drivers
L_0x7f0cc8cd01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dc6c70_0 .net "LOW", 0 0, L_0x7f0cc8cd01c8;  1 drivers
v0x1dc6d60_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dc6e50_0 .net "W1", 0 0, L_0x1deb120;  1 drivers
S_0x1dbf8a0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1dbf600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1deb1b0 .functor NOT 1, L_0x7f0cc8cd01c8, C4<0>, C4<0>, C4<0>;
v0x1dbfd10_0 .net "CLK", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc6170_0 .net "D", 7 0, v0x1de2670_0;  alias, 1 drivers
v0x1dc6250_0 .net "EN", 0 0, L_0x1deb1b0;  1 drivers
v0x1dc6320_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd01c8;  alias, 1 drivers
v0x1dc63f0_0 .net "Q", 7 0, L_0x1ded8d0;  alias, 1 drivers
L_0x1dc3900 .part v0x1de2670_0, 0, 1;
L_0x1ded130 .part v0x1de2670_0, 1, 1;
L_0x1ded220 .part v0x1de2670_0, 2, 1;
L_0x1ded310 .part v0x1de2670_0, 3, 1;
L_0x1ded510 .part v0x1de2670_0, 4, 1;
L_0x1ded5b0 .part v0x1de2670_0, 5, 1;
L_0x1ded6a0 .part v0x1de2670_0, 6, 1;
L_0x1ded790 .part v0x1de2670_0, 7, 1;
LS_0x1ded8d0_0_0 .concat8 [ 1 1 1 1], v0x1dc0510_0, v0x1dc0c70_0, v0x1dc13c0_0, v0x1dc1ac0_0;
LS_0x1ded8d0_0_4 .concat8 [ 1 1 1 1], v0x1dc22e0_0, v0x1dc2980_0, v0x1dc2fe0_0, v0x1dc35f0_0;
L_0x1ded8d0 .concat8 [ 4 4 0 0], LS_0x1ded8d0_0_0, LS_0x1ded8d0_0_4;
S_0x1dbfb10 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1dbf8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1deb2d0 .functor NOT 1, L_0x7f0cc8cd01c8, C4<0>, C4<0>, C4<0>;
L_0x1deb360 .functor AND 1, L_0x1ded790, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1deb3f0 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc35f0_0, C4<1>, C4<1>;
L_0x1deb460 .functor OR 1, L_0x1deb360, L_0x1deb3f0, C4<0>, C4<0>;
L_0x1deb520 .functor AND 1, L_0x1ded6a0, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1deb590 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc2fe0_0, C4<1>, C4<1>;
L_0x1deb650 .functor OR 1, L_0x1deb520, L_0x1deb590, C4<0>, C4<0>;
L_0x1deb7b0 .functor AND 1, L_0x1ded5b0, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1deb8b0 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc2980_0, C4<1>, C4<1>;
L_0x1deba30 .functor OR 1, L_0x1deb7b0, L_0x1deb8b0, C4<0>, C4<0>;
L_0x1debb90 .functor AND 1, L_0x1ded510, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1debc00 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc22e0_0, C4<1>, C4<1>;
L_0x1debce0 .functor OR 1, L_0x1debb90, L_0x1debc00, C4<0>, C4<0>;
L_0x1debe40 .functor AND 1, L_0x1ded310, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1debc70 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc1ac0_0, C4<1>, C4<1>;
L_0x1debf80 .functor OR 1, L_0x1debe40, L_0x1debc70, C4<0>, C4<0>;
L_0x1dec170 .functor AND 1, L_0x1ded220, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1dec1e0 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc13c0_0, C4<1>, C4<1>;
L_0x1dec0e0 .functor OR 1, L_0x1dec170, L_0x1dec1e0, C4<0>, C4<0>;
L_0x1dec430 .functor AND 1, L_0x1ded130, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1deb820 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc0c70_0, C4<1>, C4<1>;
L_0x1dec660 .functor OR 1, L_0x1dec430, L_0x1deb820, C4<0>, C4<0>;
L_0x1dec5b0 .functor AND 1, L_0x1dc3900, L_0x1deb2d0, C4<1>, C4<1>;
L_0x1dec830 .functor AND 1, L_0x7f0cc8cd01c8, v0x1dc0510_0, C4<1>, C4<1>;
L_0x1dec770 .functor OR 1, L_0x1dec5b0, L_0x1dec830, C4<0>, C4<0>;
RS_0x7f0cc8d2d068 .resolv tri, L_0x1deca60, L_0x1decad0, L_0x1decb40, L_0x1decbb0, L_0x1decc60, L_0x1decd10, L_0x1decdc0, L_0x1dece70;
v0x1dc3820_0 .net8 "NOTHING", 0 0, RS_0x7f0cc8d2d068;  8 drivers
v0x1dc39f0_0 .net *"_ivl_10", 0 0, L_0x1deb520;  1 drivers
v0x1dc3a90_0 .net *"_ivl_12", 0 0, L_0x1deb590;  1 drivers
v0x1dc3b30_0 .net *"_ivl_16", 0 0, L_0x1deb7b0;  1 drivers
v0x1dc3bf0_0 .net *"_ivl_18", 0 0, L_0x1deb8b0;  1 drivers
v0x1dc3d20_0 .net *"_ivl_22", 0 0, L_0x1debb90;  1 drivers
v0x1dc3e00_0 .net *"_ivl_24", 0 0, L_0x1debc00;  1 drivers
v0x1dc3ee0_0 .net *"_ivl_28", 0 0, L_0x1debe40;  1 drivers
v0x1dc3fc0_0 .net *"_ivl_30", 0 0, L_0x1debc70;  1 drivers
v0x1dc4130_0 .net *"_ivl_34", 0 0, L_0x1dec170;  1 drivers
v0x1dc4210_0 .net *"_ivl_36", 0 0, L_0x1dec1e0;  1 drivers
v0x1dc42f0_0 .net *"_ivl_4", 0 0, L_0x1deb360;  1 drivers
v0x1dc43d0_0 .net *"_ivl_40", 0 0, L_0x1dec430;  1 drivers
v0x1dc44b0_0 .net *"_ivl_42", 0 0, L_0x1deb820;  1 drivers
v0x1dc4590_0 .net *"_ivl_46", 0 0, L_0x1dec5b0;  1 drivers
v0x1dc4670_0 .net *"_ivl_48", 0 0, L_0x1dec830;  1 drivers
v0x1dc4750_0 .net *"_ivl_6", 0 0, L_0x1deb3f0;  1 drivers
v0x1dc4900_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc4ab0_0 .net "d0", 0 0, L_0x1dc3900;  1 drivers
v0x1dc4b50_0 .net "d1", 0 0, L_0x1ded130;  1 drivers
v0x1dc4bf0_0 .net "d2", 0 0, L_0x1ded220;  1 drivers
v0x1dc4c90_0 .net "d3", 0 0, L_0x1ded310;  1 drivers
v0x1dc4d30_0 .net "d4", 0 0, L_0x1ded510;  1 drivers
v0x1dc4dd0_0 .net "d5", 0 0, L_0x1ded5b0;  1 drivers
v0x1dc4e70_0 .net "d6", 0 0, L_0x1ded6a0;  1 drivers
v0x1dc4f30_0 .net "d7", 0 0, L_0x1ded790;  1 drivers
v0x1dc4ff0_0 .net "en", 0 0, L_0x1deb2d0;  1 drivers
v0x1dc50b0_0 .net "en_bar", 0 0, L_0x7f0cc8cd01c8;  alias, 1 drivers
v0x1dc5170_0 .net "from_d0", 0 0, L_0x1dec770;  1 drivers
v0x1dc5210_0 .net "from_d1", 0 0, L_0x1dec660;  1 drivers
v0x1dc52e0_0 .net "from_d2", 0 0, L_0x1dec0e0;  1 drivers
v0x1dc53b0_0 .net "from_d3", 0 0, L_0x1debf80;  1 drivers
v0x1dc5480_0 .net "from_d4", 0 0, L_0x1debce0;  1 drivers
v0x1dc4820_0 .net "from_d5", 0 0, L_0x1deba30;  1 drivers
v0x1dc5730_0 .net "from_d6", 0 0, L_0x1deb650;  1 drivers
v0x1dc5800_0 .net "from_d7", 0 0, L_0x1deb460;  1 drivers
L_0x7f0cc8cd0210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dc58d0_0 .net "high", 0 0, L_0x7f0cc8cd0210;  1 drivers
v0x1dc5a80_0 .net "q0", 0 0, v0x1dc0510_0;  1 drivers
v0x1dc5b20_0 .net "q1", 0 0, v0x1dc0c70_0;  1 drivers
v0x1dc5bc0_0 .net "q2", 0 0, v0x1dc13c0_0;  1 drivers
v0x1dc5c60_0 .net "q3", 0 0, v0x1dc1ac0_0;  1 drivers
v0x1dc5d30_0 .net "q4", 0 0, v0x1dc22e0_0;  1 drivers
v0x1dc5e00_0 .net "q5", 0 0, v0x1dc2980_0;  1 drivers
v0x1dc5ed0_0 .net "q6", 0 0, v0x1dc2fe0_0;  1 drivers
v0x1dc5fa0_0 .net "q7", 0 0, v0x1dc35f0_0;  1 drivers
S_0x1dbff70 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1dece70 .functor NOT 1, v0x1dc0510_0, C4<0>, C4<0>, C4<0>;
v0x1dc02a0_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc0380_0 .net "d", 0 0, L_0x1dec770;  alias, 1 drivers
v0x1dc0440_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc0510_0 .var "q", 0 0;
v0x1dc05d0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
E_0x1dc0220 .event posedge, v0x1dc02a0_0;
S_0x1dc0780 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1decdc0 .functor NOT 1, v0x1dc0c70_0, C4<0>, C4<0>, C4<0>;
v0x1dc0a00_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc0ad0_0 .net "d", 0 0, L_0x1dec660;  alias, 1 drivers
v0x1dc0b70_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc0c70_0 .var "q", 0 0;
v0x1dc0d10_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc0e90 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1decd10 .functor NOT 1, v0x1dc13c0_0, C4<0>, C4<0>, C4<0>;
v0x1dc1120_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc1210_0 .net "d", 0 0, L_0x1dec0e0;  alias, 1 drivers
v0x1dc12d0_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc13c0_0 .var "q", 0 0;
v0x1dc1460_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc1640 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1decc60 .functor NOT 1, v0x1dc1ac0_0, C4<0>, C4<0>, C4<0>;
v0x1dc18a0_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc1960_0 .net "d", 0 0, L_0x1debf80;  alias, 1 drivers
v0x1dc1a20_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc1ac0_0 .var "q", 0 0;
v0x1dc1b60_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc1cf0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1decbb0 .functor NOT 1, v0x1dc22e0_0, C4<0>, C4<0>, C4<0>;
v0x1dc1fa0_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc20f0_0 .net "d", 0 0, L_0x1debce0;  alias, 1 drivers
v0x1dc21b0_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc22e0_0 .var "q", 0 0;
v0x1dc2380_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc2550 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1decb40 .functor NOT 1, v0x1dc2980_0, C4<0>, C4<0>, C4<0>;
v0x1dc2760_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc2820_0 .net "d", 0 0, L_0x1deba30;  alias, 1 drivers
v0x1dc28e0_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc2980_0 .var "q", 0 0;
v0x1dc2a20_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc2b60 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1decad0 .functor NOT 1, v0x1dc2fe0_0, C4<0>, C4<0>, C4<0>;
v0x1dc2dc0_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc2e80_0 .net "d", 0 0, L_0x1deb650;  alias, 1 drivers
v0x1dc2f40_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc2fe0_0 .var "q", 0 0;
v0x1dc3080_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc3140 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1dbfb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1deca60 .functor NOT 1, v0x1dc35f0_0, C4<0>, C4<0>, C4<0>;
v0x1dc33a0_0 .net "clk", 0 0, L_0x1deb120;  alias, 1 drivers
v0x1dc3460_0 .net "d", 0 0, L_0x1deb460;  alias, 1 drivers
v0x1dc3520_0 .net "en", 0 0, L_0x7f0cc8cd0210;  alias, 1 drivers
v0x1dc35f0_0 .var "q", 0 0;
v0x1dc3690_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2d068;  alias, 8 drivers
S_0x1dc6520 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1dbf600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1deb120 .functor OR 1, v0x1de2fa0_0, L_0x1de97a0, C4<0>, C4<0>;
v0x1dc6770_0 .net "a", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dc6830_0 .net "b", 0 0, L_0x1de97a0;  alias, 1 drivers
v0x1dc6940_0 .net "y", 0 0, L_0x1deb120;  alias, 1 drivers
S_0x1dc6f50 .scope module, "REGISTERB" "register_ab8" 20 50, 33 6 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1dce460_0 .net "DATA_IN", 7 0, v0x1de27e0_0;  alias, 1 drivers
v0x1dce550_0 .net "DATA_OUT", 7 0, L_0x1df0420;  alias, 1 drivers
v0x1dce5f0_0 .net "ENABLE_CLK", 0 0, L_0x1de97a0;  alias, 1 drivers
L_0x7f0cc8cd0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dce690_0 .net "LOW", 0 0, L_0x7f0cc8cd0258;  1 drivers
v0x1dce780_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dce870_0 .net "W1", 0 0, L_0x1dedf60;  1 drivers
S_0x1dc71a0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1dc6f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1dedfd0 .functor NOT 1, L_0x7f0cc8cd0258, C4<0>, C4<0>, C4<0>;
v0x1dc7610_0 .net "CLK", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dcdb70_0 .net "D", 7 0, v0x1de27e0_0;  alias, 1 drivers
v0x1dcdc50_0 .net "EN", 0 0, L_0x1dedfd0;  1 drivers
v0x1dcdd20_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd0258;  alias, 1 drivers
v0x1dcddf0_0 .net "Q", 7 0, L_0x1df0420;  alias, 1 drivers
L_0x1dcb300 .part v0x1de27e0_0, 0, 1;
L_0x1defc80 .part v0x1de27e0_0, 1, 1;
L_0x1defd70 .part v0x1de27e0_0, 2, 1;
L_0x1defe60 .part v0x1de27e0_0, 3, 1;
L_0x1df0060 .part v0x1de27e0_0, 4, 1;
L_0x1df0100 .part v0x1de27e0_0, 5, 1;
L_0x1df01f0 .part v0x1de27e0_0, 6, 1;
L_0x1df02e0 .part v0x1de27e0_0, 7, 1;
LS_0x1df0420_0_0 .concat8 [ 1 1 1 1], v0x1dc7e10_0, v0x1dc8570_0, v0x1dc8cc0_0, v0x1dc93c0_0;
LS_0x1df0420_0_4 .concat8 [ 1 1 1 1], v0x1dc9be0_0, v0x1dca280_0, v0x1dca910_0, v0x1dcaff0_0;
L_0x1df0420 .concat8 [ 4 4 0 0], LS_0x1df0420_0_0, LS_0x1df0420_0_4;
S_0x1dc7410 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1dc71a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1dee0d0 .functor NOT 1, L_0x7f0cc8cd0258, C4<0>, C4<0>, C4<0>;
L_0x1dee160 .functor AND 1, L_0x1df02e0, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1dee1f0 .functor AND 1, L_0x7f0cc8cd0258, v0x1dcaff0_0, C4<1>, C4<1>;
L_0x1dee260 .functor OR 1, L_0x1dee160, L_0x1dee1f0, C4<0>, C4<0>;
L_0x1dee2d0 .functor AND 1, L_0x1df01f0, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1dee340 .functor AND 1, L_0x7f0cc8cd0258, v0x1dca910_0, C4<1>, C4<1>;
L_0x1dee3b0 .functor OR 1, L_0x1dee2d0, L_0x1dee340, C4<0>, C4<0>;
L_0x1dee420 .functor AND 1, L_0x1df0100, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1dee520 .functor AND 1, L_0x7f0cc8cd0258, v0x1dca280_0, C4<1>, C4<1>;
L_0x1dee040 .functor OR 1, L_0x1dee420, L_0x1dee520, C4<0>, C4<0>;
L_0x1dee740 .functor AND 1, L_0x1df0060, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1dee7b0 .functor AND 1, L_0x7f0cc8cd0258, v0x1dc9be0_0, C4<1>, C4<1>;
L_0x1dee890 .functor OR 1, L_0x1dee740, L_0x1dee7b0, C4<0>, C4<0>;
L_0x1dee9f0 .functor AND 1, L_0x1defe60, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1dee820 .functor AND 1, L_0x7f0cc8cd0258, v0x1dc93c0_0, C4<1>, C4<1>;
L_0x1deeab0 .functor OR 1, L_0x1dee9f0, L_0x1dee820, C4<0>, C4<0>;
L_0x1deeca0 .functor AND 1, L_0x1defd70, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1deed10 .functor AND 1, L_0x7f0cc8cd0258, v0x1dc8cc0_0, C4<1>, C4<1>;
L_0x1deec10 .functor OR 1, L_0x1deeca0, L_0x1deed10, C4<0>, C4<0>;
L_0x1deef60 .functor AND 1, L_0x1defc80, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1dee490 .functor AND 1, L_0x7f0cc8cd0258, v0x1dc8570_0, C4<1>, C4<1>;
L_0x1def190 .functor OR 1, L_0x1deef60, L_0x1dee490, C4<0>, C4<0>;
L_0x1def0e0 .functor AND 1, L_0x1dcb300, L_0x1dee0d0, C4<1>, C4<1>;
L_0x1def360 .functor AND 1, L_0x7f0cc8cd0258, v0x1dc7e10_0, C4<1>, C4<1>;
L_0x1def2a0 .functor OR 1, L_0x1def0e0, L_0x1def360, C4<0>, C4<0>;
RS_0x7f0cc8d2e628 .resolv tri, L_0x1def590, L_0x1def600, L_0x1def670, L_0x1def700, L_0x1def7b0, L_0x1def860, L_0x1def910, L_0x1def9c0;
v0x1dcb220_0 .net8 "NOTHING", 0 0, RS_0x7f0cc8d2e628;  8 drivers
v0x1dcb3f0_0 .net *"_ivl_10", 0 0, L_0x1dee2d0;  1 drivers
v0x1dcb490_0 .net *"_ivl_12", 0 0, L_0x1dee340;  1 drivers
v0x1dcb530_0 .net *"_ivl_16", 0 0, L_0x1dee420;  1 drivers
v0x1dcb5f0_0 .net *"_ivl_18", 0 0, L_0x1dee520;  1 drivers
v0x1dcb720_0 .net *"_ivl_22", 0 0, L_0x1dee740;  1 drivers
v0x1dcb800_0 .net *"_ivl_24", 0 0, L_0x1dee7b0;  1 drivers
v0x1dcb8e0_0 .net *"_ivl_28", 0 0, L_0x1dee9f0;  1 drivers
v0x1dcb9c0_0 .net *"_ivl_30", 0 0, L_0x1dee820;  1 drivers
v0x1dcbb30_0 .net *"_ivl_34", 0 0, L_0x1deeca0;  1 drivers
v0x1dcbc10_0 .net *"_ivl_36", 0 0, L_0x1deed10;  1 drivers
v0x1dcbcf0_0 .net *"_ivl_4", 0 0, L_0x1dee160;  1 drivers
v0x1dcbdd0_0 .net *"_ivl_40", 0 0, L_0x1deef60;  1 drivers
v0x1dcbeb0_0 .net *"_ivl_42", 0 0, L_0x1dee490;  1 drivers
v0x1dcbf90_0 .net *"_ivl_46", 0 0, L_0x1def0e0;  1 drivers
v0x1dcc070_0 .net *"_ivl_48", 0 0, L_0x1def360;  1 drivers
v0x1dcc150_0 .net *"_ivl_6", 0 0, L_0x1dee1f0;  1 drivers
v0x1dcc300_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dcc4b0_0 .net "d0", 0 0, L_0x1dcb300;  1 drivers
v0x1dcc550_0 .net "d1", 0 0, L_0x1defc80;  1 drivers
v0x1dcc5f0_0 .net "d2", 0 0, L_0x1defd70;  1 drivers
v0x1dcc690_0 .net "d3", 0 0, L_0x1defe60;  1 drivers
v0x1dcc730_0 .net "d4", 0 0, L_0x1df0060;  1 drivers
v0x1dcc7d0_0 .net "d5", 0 0, L_0x1df0100;  1 drivers
v0x1dcc870_0 .net "d6", 0 0, L_0x1df01f0;  1 drivers
v0x1dcc930_0 .net "d7", 0 0, L_0x1df02e0;  1 drivers
v0x1dcc9f0_0 .net "en", 0 0, L_0x1dee0d0;  1 drivers
v0x1dccab0_0 .net "en_bar", 0 0, L_0x7f0cc8cd0258;  alias, 1 drivers
v0x1dccb70_0 .net "from_d0", 0 0, L_0x1def2a0;  1 drivers
v0x1dccc10_0 .net "from_d1", 0 0, L_0x1def190;  1 drivers
v0x1dccce0_0 .net "from_d2", 0 0, L_0x1deec10;  1 drivers
v0x1dccdb0_0 .net "from_d3", 0 0, L_0x1deeab0;  1 drivers
v0x1dcce80_0 .net "from_d4", 0 0, L_0x1dee890;  1 drivers
v0x1dcc220_0 .net "from_d5", 0 0, L_0x1dee040;  1 drivers
v0x1dcd130_0 .net "from_d6", 0 0, L_0x1dee3b0;  1 drivers
v0x1dcd200_0 .net "from_d7", 0 0, L_0x1dee260;  1 drivers
L_0x7f0cc8cd02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dcd2d0_0 .net "high", 0 0, L_0x7f0cc8cd02a0;  1 drivers
v0x1dcd480_0 .net "q0", 0 0, v0x1dc7e10_0;  1 drivers
v0x1dcd520_0 .net "q1", 0 0, v0x1dc8570_0;  1 drivers
v0x1dcd5c0_0 .net "q2", 0 0, v0x1dc8cc0_0;  1 drivers
v0x1dcd660_0 .net "q3", 0 0, v0x1dc93c0_0;  1 drivers
v0x1dcd730_0 .net "q4", 0 0, v0x1dc9be0_0;  1 drivers
v0x1dcd800_0 .net "q5", 0 0, v0x1dca280_0;  1 drivers
v0x1dcd8d0_0 .net "q6", 0 0, v0x1dca910_0;  1 drivers
v0x1dcd9a0_0 .net "q7", 0 0, v0x1dcaff0_0;  1 drivers
S_0x1dc7870 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def9c0 .functor NOT 1, v0x1dc7e10_0, C4<0>, C4<0>, C4<0>;
v0x1dc7ba0_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dc7c80_0 .net "d", 0 0, L_0x1def2a0;  alias, 1 drivers
v0x1dc7d40_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dc7e10_0 .var "q", 0 0;
v0x1dc7ed0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
E_0x1dc7b20 .event posedge, v0x1dc7ba0_0;
S_0x1dc8080 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def910 .functor NOT 1, v0x1dc8570_0, C4<0>, C4<0>, C4<0>;
v0x1dc8300_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dc83d0_0 .net "d", 0 0, L_0x1def190;  alias, 1 drivers
v0x1dc8470_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dc8570_0 .var "q", 0 0;
v0x1dc8610_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dc8790 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def860 .functor NOT 1, v0x1dc8cc0_0, C4<0>, C4<0>, C4<0>;
v0x1dc8a20_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dc8b10_0 .net "d", 0 0, L_0x1deec10;  alias, 1 drivers
v0x1dc8bd0_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dc8cc0_0 .var "q", 0 0;
v0x1dc8d60_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dc8f40 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def7b0 .functor NOT 1, v0x1dc93c0_0, C4<0>, C4<0>, C4<0>;
v0x1dc91a0_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dc9260_0 .net "d", 0 0, L_0x1deeab0;  alias, 1 drivers
v0x1dc9320_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dc93c0_0 .var "q", 0 0;
v0x1dc9460_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dc95f0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def700 .functor NOT 1, v0x1dc9be0_0, C4<0>, C4<0>, C4<0>;
v0x1dc98a0_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dc99f0_0 .net "d", 0 0, L_0x1dee890;  alias, 1 drivers
v0x1dc9ab0_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dc9be0_0 .var "q", 0 0;
v0x1dc9c80_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dc9e50 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def670 .functor NOT 1, v0x1dca280_0, C4<0>, C4<0>, C4<0>;
v0x1dca060_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dca120_0 .net "d", 0 0, L_0x1dee040;  alias, 1 drivers
v0x1dca1e0_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dca280_0 .var "q", 0 0;
v0x1dca320_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dca460 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def600 .functor NOT 1, v0x1dca910_0, C4<0>, C4<0>, C4<0>;
v0x1dca6c0_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dca780_0 .net "d", 0 0, L_0x1dee3b0;  alias, 1 drivers
v0x1dca840_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dca910_0 .var "q", 0 0;
v0x1dca9b0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dcab40 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1dc7410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1def590 .functor NOT 1, v0x1dcaff0_0, C4<0>, C4<0>, C4<0>;
v0x1dcada0_0 .net "clk", 0 0, L_0x1dedf60;  alias, 1 drivers
v0x1dcae60_0 .net "d", 0 0, L_0x1dee260;  alias, 1 drivers
v0x1dcaf20_0 .net "en", 0 0, L_0x7f0cc8cd02a0;  alias, 1 drivers
v0x1dcaff0_0 .var "q", 0 0;
v0x1dcb090_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2e628;  alias, 8 drivers
S_0x1dcdf20 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1dc6f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1dedf60 .functor OR 1, v0x1de2fa0_0, L_0x1de97a0, C4<0>, C4<0>;
v0x1dce170_0 .net "a", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dce230_0 .net "b", 0 0, L_0x1de97a0;  alias, 1 drivers
v0x1dce380_0 .net "y", 0 0, L_0x1dedf60;  alias, 1 drivers
S_0x1dce970 .scope module, "TEMP_REGISTER_A" "register_ab8" 20 58, 33 6 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1dd5df0_0 .net "DATA_IN", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1dd5f40_0 .net "DATA_OUT", 7 0, L_0x1df2f60;  alias, 1 drivers
v0x1dd6000_0 .net "ENABLE_CLK", 0 0, L_0x1df3560;  1 drivers
L_0x7f0cc8cd02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dd60d0_0 .net "LOW", 0 0, L_0x7f0cc8cd02e8;  1 drivers
v0x1dd61c0_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dd62b0_0 .net "W1", 0 0, L_0x1df0a20;  1 drivers
S_0x1dcebc0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1dce970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1df0a90 .functor NOT 1, L_0x7f0cc8cd02e8, C4<0>, C4<0>, C4<0>;
v0x1dcf030_0 .net "CLK", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd5590_0 .net "D", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1dd5650_0 .net "EN", 0 0, L_0x1df0a90;  1 drivers
v0x1dd5720_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd02e8;  alias, 1 drivers
v0x1dd57f0_0 .net "Q", 7 0, L_0x1df2f60;  alias, 1 drivers
L_0x1dd2d20 .part L_0x1e04530, 0, 1;
L_0x1df28d0 .part L_0x1e04530, 1, 1;
L_0x1df2970 .part L_0x1e04530, 2, 1;
L_0x1df2a60 .part L_0x1e04530, 3, 1;
L_0x1df2b50 .part L_0x1e04530, 4, 1;
L_0x1df2c40 .part L_0x1e04530, 5, 1;
L_0x1df2d30 .part L_0x1e04530, 6, 1;
L_0x1df2e20 .part L_0x1e04530, 7, 1;
LS_0x1df2f60_0_0 .concat8 [ 1 1 1 1], v0x1dcf830_0, v0x1dcff90_0, v0x1dd06e0_0, v0x1dd0de0_0;
LS_0x1df2f60_0_4 .concat8 [ 1 1 1 1], v0x1dd1600_0, v0x1dd1ca0_0, v0x1dd2330_0, v0x1dd2a10_0;
L_0x1df2f60 .concat8 [ 4 4 0 0], LS_0x1df2f60_0_0, LS_0x1df2f60_0_4;
S_0x1dcee30 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1dcebc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1df0b90 .functor NOT 1, L_0x7f0cc8cd02e8, C4<0>, C4<0>, C4<0>;
L_0x1df0c20 .functor AND 1, L_0x1df2e20, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df0cb0 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dd2a10_0, C4<1>, C4<1>;
L_0x1df0d20 .functor OR 1, L_0x1df0c20, L_0x1df0cb0, C4<0>, C4<0>;
L_0x1df0d90 .functor AND 1, L_0x1df2d30, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df0e00 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dd2330_0, C4<1>, C4<1>;
L_0x1df0e70 .functor OR 1, L_0x1df0d90, L_0x1df0e00, C4<0>, C4<0>;
L_0x1df0ee0 .functor AND 1, L_0x1df2c40, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df0fe0 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dd1ca0_0, C4<1>, C4<1>;
L_0x1df1160 .functor OR 1, L_0x1df0ee0, L_0x1df0fe0, C4<0>, C4<0>;
L_0x1df12c0 .functor AND 1, L_0x1df2b50, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df1330 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dd1600_0, C4<1>, C4<1>;
L_0x1df1410 .functor OR 1, L_0x1df12c0, L_0x1df1330, C4<0>, C4<0>;
L_0x1df1570 .functor AND 1, L_0x1df2a60, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df13a0 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dd0de0_0, C4<1>, C4<1>;
L_0x1df1630 .functor OR 1, L_0x1df1570, L_0x1df13a0, C4<0>, C4<0>;
L_0x1df1820 .functor AND 1, L_0x1df2970, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df1890 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dd06e0_0, C4<1>, C4<1>;
L_0x1df1790 .functor OR 1, L_0x1df1820, L_0x1df1890, C4<0>, C4<0>;
L_0x1df1ae0 .functor AND 1, L_0x1df28d0, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df0f50 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dcff90_0, C4<1>, C4<1>;
L_0x1df1d10 .functor OR 1, L_0x1df1ae0, L_0x1df0f50, C4<0>, C4<0>;
L_0x1df1c60 .functor AND 1, L_0x1dd2d20, L_0x1df0b90, C4<1>, C4<1>;
L_0x1df1ee0 .functor AND 1, L_0x7f0cc8cd02e8, v0x1dcf830_0, C4<1>, C4<1>;
L_0x1df1e20 .functor OR 1, L_0x1df1c60, L_0x1df1ee0, C4<0>, C4<0>;
RS_0x7f0cc8d2fbe8 .resolv tri, L_0x1df2110, L_0x1df2180, L_0x1df21f0, L_0x1df2260, L_0x1df2310, L_0x1df23c0, L_0x1df2470, L_0x1df2520;
v0x1dd2c40_0 .net8 "NOTHING", 0 0, RS_0x7f0cc8d2fbe8;  8 drivers
v0x1dd2e10_0 .net *"_ivl_10", 0 0, L_0x1df0d90;  1 drivers
v0x1dd2eb0_0 .net *"_ivl_12", 0 0, L_0x1df0e00;  1 drivers
v0x1dd2f50_0 .net *"_ivl_16", 0 0, L_0x1df0ee0;  1 drivers
v0x1dd3010_0 .net *"_ivl_18", 0 0, L_0x1df0fe0;  1 drivers
v0x1dd3140_0 .net *"_ivl_22", 0 0, L_0x1df12c0;  1 drivers
v0x1dd3220_0 .net *"_ivl_24", 0 0, L_0x1df1330;  1 drivers
v0x1dd3300_0 .net *"_ivl_28", 0 0, L_0x1df1570;  1 drivers
v0x1dd33e0_0 .net *"_ivl_30", 0 0, L_0x1df13a0;  1 drivers
v0x1dd3550_0 .net *"_ivl_34", 0 0, L_0x1df1820;  1 drivers
v0x1dd3630_0 .net *"_ivl_36", 0 0, L_0x1df1890;  1 drivers
v0x1dd3710_0 .net *"_ivl_4", 0 0, L_0x1df0c20;  1 drivers
v0x1dd37f0_0 .net *"_ivl_40", 0 0, L_0x1df1ae0;  1 drivers
v0x1dd38d0_0 .net *"_ivl_42", 0 0, L_0x1df0f50;  1 drivers
v0x1dd39b0_0 .net *"_ivl_46", 0 0, L_0x1df1c60;  1 drivers
v0x1dd3a90_0 .net *"_ivl_48", 0 0, L_0x1df1ee0;  1 drivers
v0x1dd3b70_0 .net *"_ivl_6", 0 0, L_0x1df0cb0;  1 drivers
v0x1dd3d20_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd3ed0_0 .net "d0", 0 0, L_0x1dd2d20;  1 drivers
v0x1dd3f70_0 .net "d1", 0 0, L_0x1df28d0;  1 drivers
v0x1dd4010_0 .net "d2", 0 0, L_0x1df2970;  1 drivers
v0x1dd40b0_0 .net "d3", 0 0, L_0x1df2a60;  1 drivers
v0x1dd4150_0 .net "d4", 0 0, L_0x1df2b50;  1 drivers
v0x1dd41f0_0 .net "d5", 0 0, L_0x1df2c40;  1 drivers
v0x1dd4290_0 .net "d6", 0 0, L_0x1df2d30;  1 drivers
v0x1dd4350_0 .net "d7", 0 0, L_0x1df2e20;  1 drivers
v0x1dd4410_0 .net "en", 0 0, L_0x1df0b90;  1 drivers
v0x1dd44d0_0 .net "en_bar", 0 0, L_0x7f0cc8cd02e8;  alias, 1 drivers
v0x1dd4590_0 .net "from_d0", 0 0, L_0x1df1e20;  1 drivers
v0x1dd4630_0 .net "from_d1", 0 0, L_0x1df1d10;  1 drivers
v0x1dd4700_0 .net "from_d2", 0 0, L_0x1df1790;  1 drivers
v0x1dd47d0_0 .net "from_d3", 0 0, L_0x1df1630;  1 drivers
v0x1dd48a0_0 .net "from_d4", 0 0, L_0x1df1410;  1 drivers
v0x1dd3c40_0 .net "from_d5", 0 0, L_0x1df1160;  1 drivers
v0x1dd4b50_0 .net "from_d6", 0 0, L_0x1df0e70;  1 drivers
v0x1dd4c20_0 .net "from_d7", 0 0, L_0x1df0d20;  1 drivers
L_0x7f0cc8cd0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dd4cf0_0 .net "high", 0 0, L_0x7f0cc8cd0330;  1 drivers
v0x1dd4ea0_0 .net "q0", 0 0, v0x1dcf830_0;  1 drivers
v0x1dd4f40_0 .net "q1", 0 0, v0x1dcff90_0;  1 drivers
v0x1dd4fe0_0 .net "q2", 0 0, v0x1dd06e0_0;  1 drivers
v0x1dd5080_0 .net "q3", 0 0, v0x1dd0de0_0;  1 drivers
v0x1dd5150_0 .net "q4", 0 0, v0x1dd1600_0;  1 drivers
v0x1dd5220_0 .net "q5", 0 0, v0x1dd1ca0_0;  1 drivers
v0x1dd52f0_0 .net "q6", 0 0, v0x1dd2330_0;  1 drivers
v0x1dd53c0_0 .net "q7", 0 0, v0x1dd2a10_0;  1 drivers
S_0x1dcf290 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df2520 .functor NOT 1, v0x1dcf830_0, C4<0>, C4<0>, C4<0>;
v0x1dcf5c0_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dcf6a0_0 .net "d", 0 0, L_0x1df1e20;  alias, 1 drivers
v0x1dcf760_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dcf830_0 .var "q", 0 0;
v0x1dcf8f0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
E_0x1dcf540 .event posedge, v0x1dcf5c0_0;
S_0x1dcfaa0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df2470 .functor NOT 1, v0x1dcff90_0, C4<0>, C4<0>, C4<0>;
v0x1dcfd20_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dcfdf0_0 .net "d", 0 0, L_0x1df1d10;  alias, 1 drivers
v0x1dcfe90_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dcff90_0 .var "q", 0 0;
v0x1dd0030_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd01b0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df23c0 .functor NOT 1, v0x1dd06e0_0, C4<0>, C4<0>, C4<0>;
v0x1dd0440_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd0530_0 .net "d", 0 0, L_0x1df1790;  alias, 1 drivers
v0x1dd05f0_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dd06e0_0 .var "q", 0 0;
v0x1dd0780_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd0960 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df2310 .functor NOT 1, v0x1dd0de0_0, C4<0>, C4<0>, C4<0>;
v0x1dd0bc0_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd0c80_0 .net "d", 0 0, L_0x1df1630;  alias, 1 drivers
v0x1dd0d40_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dd0de0_0 .var "q", 0 0;
v0x1dd0e80_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd1010 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df2260 .functor NOT 1, v0x1dd1600_0, C4<0>, C4<0>, C4<0>;
v0x1dd12c0_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd1410_0 .net "d", 0 0, L_0x1df1410;  alias, 1 drivers
v0x1dd14d0_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dd1600_0 .var "q", 0 0;
v0x1dd16a0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd1870 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df21f0 .functor NOT 1, v0x1dd1ca0_0, C4<0>, C4<0>, C4<0>;
v0x1dd1a80_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd1b40_0 .net "d", 0 0, L_0x1df1160;  alias, 1 drivers
v0x1dd1c00_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dd1ca0_0 .var "q", 0 0;
v0x1dd1d40_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd1e80 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df2180 .functor NOT 1, v0x1dd2330_0, C4<0>, C4<0>, C4<0>;
v0x1dd20e0_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd21a0_0 .net "d", 0 0, L_0x1df0e70;  alias, 1 drivers
v0x1dd2260_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dd2330_0 .var "q", 0 0;
v0x1dd23d0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd2560 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1dcee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df2110 .functor NOT 1, v0x1dd2a10_0, C4<0>, C4<0>, C4<0>;
v0x1dd27c0_0 .net "clk", 0 0, L_0x1df0a20;  alias, 1 drivers
v0x1dd2880_0 .net "d", 0 0, L_0x1df0d20;  alias, 1 drivers
v0x1dd2940_0 .net "en", 0 0, L_0x7f0cc8cd0330;  alias, 1 drivers
v0x1dd2a10_0 .var "q", 0 0;
v0x1dd2ab0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d2fbe8;  alias, 8 drivers
S_0x1dd5920 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1dce970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1df0a20 .functor OR 1, v0x1de2fa0_0, L_0x1df3560, C4<0>, C4<0>;
v0x1dd5b70_0 .net "a", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dd5c30_0 .net "b", 0 0, L_0x1df3560;  alias, 1 drivers
v0x1dd5cf0_0 .net "y", 0 0, L_0x1df0a20;  alias, 1 drivers
S_0x1dd6390 .scope module, "TEMP_REGISTER_B" "register_ab8" 20 66, 33 6 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ddd810_0 .net "DATA_IN", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1ddd8d0_0 .net "DATA_OUT", 7 0, L_0x1df5c10;  alias, 1 drivers
v0x1ddd9e0_0 .net "ENABLE_CLK", 0 0, L_0x1df6210;  1 drivers
L_0x7f0cc8cd0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dddab0_0 .net "LOW", 0 0, L_0x7f0cc8cd0378;  1 drivers
v0x1dddba0_0 .net "SYSTEM_CLK", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1dddc90_0 .net "W1", 0 0, L_0x1df3600;  1 drivers
S_0x1dd65e0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1dd6390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1df3670 .functor NOT 1, L_0x7f0cc8cd0378, C4<0>, C4<0>, C4<0>;
v0x1dd6a50_0 .net "CLK", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1ddcfb0_0 .net "D", 7 0, L_0x1e04530;  alias, 1 drivers
v0x1ddd070_0 .net "EN", 0 0, L_0x1df3670;  1 drivers
v0x1ddd140_0 .net "EN_BAR", 0 0, L_0x7f0cc8cd0378;  alias, 1 drivers
v0x1ddd210_0 .net "Q", 7 0, L_0x1df5c10;  alias, 1 drivers
L_0x1dda740 .part L_0x1e04530, 0, 1;
L_0x1df27e0 .part L_0x1e04530, 1, 1;
L_0x1df5620 .part L_0x1e04530, 2, 1;
L_0x1df5710 .part L_0x1e04530, 3, 1;
L_0x1df5800 .part L_0x1e04530, 4, 1;
L_0x1df58f0 .part L_0x1e04530, 5, 1;
L_0x1df59e0 .part L_0x1e04530, 6, 1;
L_0x1df5ad0 .part L_0x1e04530, 7, 1;
LS_0x1df5c10_0_0 .concat8 [ 1 1 1 1], v0x1dd7250_0, v0x1dd79b0_0, v0x1dd8100_0, v0x1dd8800_0;
LS_0x1df5c10_0_4 .concat8 [ 1 1 1 1], v0x1dd9020_0, v0x1dd96c0_0, v0x1dd9d50_0, v0x1dda430_0;
L_0x1df5c10 .concat8 [ 4 4 0 0], LS_0x1df5c10_0_0, LS_0x1df5c10_0_4;
S_0x1dd6850 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1dd65e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1df3790 .functor NOT 1, L_0x7f0cc8cd0378, C4<0>, C4<0>, C4<0>;
L_0x1df3820 .functor AND 1, L_0x1df5ad0, L_0x1df3790, C4<1>, C4<1>;
L_0x1df38b0 .functor AND 1, L_0x7f0cc8cd0378, v0x1dda430_0, C4<1>, C4<1>;
L_0x1df3920 .functor OR 1, L_0x1df3820, L_0x1df38b0, C4<0>, C4<0>;
L_0x1df3990 .functor AND 1, L_0x1df59e0, L_0x1df3790, C4<1>, C4<1>;
L_0x1df3a00 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd9d50_0, C4<1>, C4<1>;
L_0x1df3a70 .functor OR 1, L_0x1df3990, L_0x1df3a00, C4<0>, C4<0>;
L_0x1df3b30 .functor AND 1, L_0x1df58f0, L_0x1df3790, C4<1>, C4<1>;
L_0x1df3c30 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd96c0_0, C4<1>, C4<1>;
L_0x1df3db0 .functor OR 1, L_0x1df3b30, L_0x1df3c30, C4<0>, C4<0>;
L_0x1df3f10 .functor AND 1, L_0x1df5800, L_0x1df3790, C4<1>, C4<1>;
L_0x1df3f80 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd9020_0, C4<1>, C4<1>;
L_0x1df4060 .functor OR 1, L_0x1df3f10, L_0x1df3f80, C4<0>, C4<0>;
L_0x1df41c0 .functor AND 1, L_0x1df5710, L_0x1df3790, C4<1>, C4<1>;
L_0x1df3ff0 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd8800_0, C4<1>, C4<1>;
L_0x1df4280 .functor OR 1, L_0x1df41c0, L_0x1df3ff0, C4<0>, C4<0>;
L_0x1df4470 .functor AND 1, L_0x1df5620, L_0x1df3790, C4<1>, C4<1>;
L_0x1df44e0 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd8100_0, C4<1>, C4<1>;
L_0x1df43e0 .functor OR 1, L_0x1df4470, L_0x1df44e0, C4<0>, C4<0>;
L_0x1df4730 .functor AND 1, L_0x1df27e0, L_0x1df3790, C4<1>, C4<1>;
L_0x1df3ba0 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd79b0_0, C4<1>, C4<1>;
L_0x1df4960 .functor OR 1, L_0x1df4730, L_0x1df3ba0, C4<0>, C4<0>;
L_0x1df48b0 .functor AND 1, L_0x1dda740, L_0x1df3790, C4<1>, C4<1>;
L_0x1df4b30 .functor AND 1, L_0x7f0cc8cd0378, v0x1dd7250_0, C4<1>, C4<1>;
L_0x1df4a70 .functor OR 1, L_0x1df48b0, L_0x1df4b30, C4<0>, C4<0>;
RS_0x7f0cc8d311a8 .resolv tri, L_0x1df4d60, L_0x1df4dd0, L_0x1df4e40, L_0x1df4eb0, L_0x1df4f60, L_0x1df5010, L_0x1df50c0, L_0x1df5170;
v0x1dda660_0 .net8 "NOTHING", 0 0, RS_0x7f0cc8d311a8;  8 drivers
v0x1dda830_0 .net *"_ivl_10", 0 0, L_0x1df3990;  1 drivers
v0x1dda8d0_0 .net *"_ivl_12", 0 0, L_0x1df3a00;  1 drivers
v0x1dda970_0 .net *"_ivl_16", 0 0, L_0x1df3b30;  1 drivers
v0x1ddaa30_0 .net *"_ivl_18", 0 0, L_0x1df3c30;  1 drivers
v0x1ddab60_0 .net *"_ivl_22", 0 0, L_0x1df3f10;  1 drivers
v0x1ddac40_0 .net *"_ivl_24", 0 0, L_0x1df3f80;  1 drivers
v0x1ddad20_0 .net *"_ivl_28", 0 0, L_0x1df41c0;  1 drivers
v0x1ddae00_0 .net *"_ivl_30", 0 0, L_0x1df3ff0;  1 drivers
v0x1ddaf70_0 .net *"_ivl_34", 0 0, L_0x1df4470;  1 drivers
v0x1ddb050_0 .net *"_ivl_36", 0 0, L_0x1df44e0;  1 drivers
v0x1ddb130_0 .net *"_ivl_4", 0 0, L_0x1df3820;  1 drivers
v0x1ddb210_0 .net *"_ivl_40", 0 0, L_0x1df4730;  1 drivers
v0x1ddb2f0_0 .net *"_ivl_42", 0 0, L_0x1df3ba0;  1 drivers
v0x1ddb3d0_0 .net *"_ivl_46", 0 0, L_0x1df48b0;  1 drivers
v0x1ddb4b0_0 .net *"_ivl_48", 0 0, L_0x1df4b30;  1 drivers
v0x1ddb590_0 .net *"_ivl_6", 0 0, L_0x1df38b0;  1 drivers
v0x1ddb740_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1ddb8f0_0 .net "d0", 0 0, L_0x1dda740;  1 drivers
v0x1ddb990_0 .net "d1", 0 0, L_0x1df27e0;  1 drivers
v0x1ddba30_0 .net "d2", 0 0, L_0x1df5620;  1 drivers
v0x1ddbad0_0 .net "d3", 0 0, L_0x1df5710;  1 drivers
v0x1ddbb70_0 .net "d4", 0 0, L_0x1df5800;  1 drivers
v0x1ddbc10_0 .net "d5", 0 0, L_0x1df58f0;  1 drivers
v0x1ddbcb0_0 .net "d6", 0 0, L_0x1df59e0;  1 drivers
v0x1ddbd70_0 .net "d7", 0 0, L_0x1df5ad0;  1 drivers
v0x1ddbe30_0 .net "en", 0 0, L_0x1df3790;  1 drivers
v0x1ddbef0_0 .net "en_bar", 0 0, L_0x7f0cc8cd0378;  alias, 1 drivers
v0x1ddbfb0_0 .net "from_d0", 0 0, L_0x1df4a70;  1 drivers
v0x1ddc050_0 .net "from_d1", 0 0, L_0x1df4960;  1 drivers
v0x1ddc120_0 .net "from_d2", 0 0, L_0x1df43e0;  1 drivers
v0x1ddc1f0_0 .net "from_d3", 0 0, L_0x1df4280;  1 drivers
v0x1ddc2c0_0 .net "from_d4", 0 0, L_0x1df4060;  1 drivers
v0x1ddb660_0 .net "from_d5", 0 0, L_0x1df3db0;  1 drivers
v0x1ddc570_0 .net "from_d6", 0 0, L_0x1df3a70;  1 drivers
v0x1ddc640_0 .net "from_d7", 0 0, L_0x1df3920;  1 drivers
L_0x7f0cc8cd03c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ddc710_0 .net "high", 0 0, L_0x7f0cc8cd03c0;  1 drivers
v0x1ddc8c0_0 .net "q0", 0 0, v0x1dd7250_0;  1 drivers
v0x1ddc960_0 .net "q1", 0 0, v0x1dd79b0_0;  1 drivers
v0x1ddca00_0 .net "q2", 0 0, v0x1dd8100_0;  1 drivers
v0x1ddcaa0_0 .net "q3", 0 0, v0x1dd8800_0;  1 drivers
v0x1ddcb70_0 .net "q4", 0 0, v0x1dd9020_0;  1 drivers
v0x1ddcc40_0 .net "q5", 0 0, v0x1dd96c0_0;  1 drivers
v0x1ddcd10_0 .net "q6", 0 0, v0x1dd9d50_0;  1 drivers
v0x1ddcde0_0 .net "q7", 0 0, v0x1dda430_0;  1 drivers
S_0x1dd6cb0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df5170 .functor NOT 1, v0x1dd7250_0, C4<0>, C4<0>, C4<0>;
v0x1dd6fe0_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd70c0_0 .net "d", 0 0, L_0x1df4a70;  alias, 1 drivers
v0x1dd7180_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd7250_0 .var "q", 0 0;
v0x1dd7310_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
E_0x1dd6f60 .event posedge, v0x1dd6fe0_0;
S_0x1dd74c0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df50c0 .functor NOT 1, v0x1dd79b0_0, C4<0>, C4<0>, C4<0>;
v0x1dd7740_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd7810_0 .net "d", 0 0, L_0x1df4960;  alias, 1 drivers
v0x1dd78b0_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd79b0_0 .var "q", 0 0;
v0x1dd7a50_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1dd7bd0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df5010 .functor NOT 1, v0x1dd8100_0, C4<0>, C4<0>, C4<0>;
v0x1dd7e60_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd7f50_0 .net "d", 0 0, L_0x1df43e0;  alias, 1 drivers
v0x1dd8010_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd8100_0 .var "q", 0 0;
v0x1dd81a0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1dd8380 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df4f60 .functor NOT 1, v0x1dd8800_0, C4<0>, C4<0>, C4<0>;
v0x1dd85e0_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd86a0_0 .net "d", 0 0, L_0x1df4280;  alias, 1 drivers
v0x1dd8760_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd8800_0 .var "q", 0 0;
v0x1dd88a0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1dd8a30 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df4eb0 .functor NOT 1, v0x1dd9020_0, C4<0>, C4<0>, C4<0>;
v0x1dd8ce0_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd8e30_0 .net "d", 0 0, L_0x1df4060;  alias, 1 drivers
v0x1dd8ef0_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd9020_0 .var "q", 0 0;
v0x1dd90c0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1dd9290 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df4e40 .functor NOT 1, v0x1dd96c0_0, C4<0>, C4<0>, C4<0>;
v0x1dd94a0_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd9560_0 .net "d", 0 0, L_0x1df3db0;  alias, 1 drivers
v0x1dd9620_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd96c0_0 .var "q", 0 0;
v0x1dd9760_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1dd98a0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df4dd0 .functor NOT 1, v0x1dd9d50_0, C4<0>, C4<0>, C4<0>;
v0x1dd9b00_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dd9bc0_0 .net "d", 0 0, L_0x1df3a70;  alias, 1 drivers
v0x1dd9c80_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dd9d50_0 .var "q", 0 0;
v0x1dd9df0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1dd9f80 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1dd6850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1df4d60 .functor NOT 1, v0x1dda430_0, C4<0>, C4<0>, C4<0>;
v0x1dda1e0_0 .net "clk", 0 0, L_0x1df3600;  alias, 1 drivers
v0x1dda2a0_0 .net "d", 0 0, L_0x1df3920;  alias, 1 drivers
v0x1dda360_0 .net "en", 0 0, L_0x7f0cc8cd03c0;  alias, 1 drivers
v0x1dda430_0 .var "q", 0 0;
v0x1dda4d0_0 .net8 "q_bar", 0 0, RS_0x7f0cc8d311a8;  alias, 8 drivers
S_0x1ddd340 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1dd6390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1df3600 .functor OR 1, v0x1de2fa0_0, L_0x1df6210, C4<0>, C4<0>;
v0x1ddd590_0 .net "a", 0 0, v0x1de2fa0_0;  alias, 1 drivers
v0x1ddd650_0 .net "b", 0 0, L_0x1df6210;  alias, 1 drivers
v0x1ddd710_0 .net "y", 0 0, L_0x1df3600;  alias, 1 drivers
S_0x1dddd70 .scope module, "ZP_BIT1" "zp_bit" 20 112, 38 6 0, S_0x1d88cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x1de01f0_0 .net "F8", 7 0, L_0x1df5410;  alias, 1 drivers
v0x1de0320_0 .net "W", 3 0, L_0x1e07b90;  1 drivers
v0x1de0400_0 .net "ZP_BAR", 0 0, L_0x1e07f60;  1 drivers
L_0x1e07170 .part L_0x1df5410, 0, 1;
L_0x1e07210 .part L_0x1df5410, 1, 1;
L_0x1e07390 .part L_0x1df5410, 2, 1;
L_0x1e07540 .part L_0x1df5410, 3, 1;
L_0x1e07650 .part L_0x1df5410, 4, 1;
L_0x1e07740 .part L_0x1df5410, 5, 1;
L_0x1e07960 .part L_0x1df5410, 6, 1;
L_0x1e07a50 .part L_0x1df5410, 7, 1;
L_0x1e07b90 .concat8 [ 1 1 1 1], L_0x1e07100, L_0x1e07320, L_0x1e075e0, L_0x1e078a0;
L_0x1e08070 .part L_0x1e07b90, 0, 1;
L_0x1e081b0 .part L_0x1e07b90, 1, 1;
L_0x1e08250 .part L_0x1e07b90, 2, 1;
L_0x1e08440 .part L_0x1e07b90, 3, 1;
S_0x1dde040 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x1dddd70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e07090 .functor OR 1, L_0x1e07170, L_0x1e07210, C4<0>, C4<0>;
L_0x1e07100 .functor NOT 1, L_0x1e07090, C4<0>, C4<0>, C4<0>;
v0x1dde260_0 .net *"_ivl_0", 0 0, L_0x1e07090;  1 drivers
v0x1dde360_0 .net "a", 0 0, L_0x1e07170;  1 drivers
v0x1dde420_0 .net "b", 0 0, L_0x1e07210;  1 drivers
v0x1dde4c0_0 .net "y", 0 0, L_0x1e07100;  1 drivers
S_0x1dde600 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x1dddd70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e072b0 .functor OR 1, L_0x1e07390, L_0x1e07540, C4<0>, C4<0>;
L_0x1e07320 .functor NOT 1, L_0x1e072b0, C4<0>, C4<0>, C4<0>;
v0x1dde830_0 .net *"_ivl_0", 0 0, L_0x1e072b0;  1 drivers
v0x1dde930_0 .net "a", 0 0, L_0x1e07390;  1 drivers
v0x1dde9f0_0 .net "b", 0 0, L_0x1e07540;  1 drivers
v0x1ddea90_0 .net "y", 0 0, L_0x1e07320;  1 drivers
S_0x1ddebd0 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x1dddd70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1deb090 .functor OR 1, L_0x1e07650, L_0x1e07740, C4<0>, C4<0>;
L_0x1e075e0 .functor NOT 1, L_0x1deb090, C4<0>, C4<0>, C4<0>;
v0x1ddee30_0 .net *"_ivl_0", 0 0, L_0x1deb090;  1 drivers
v0x1ddef10_0 .net "a", 0 0, L_0x1e07650;  1 drivers
v0x1ddefd0_0 .net "b", 0 0, L_0x1e07740;  1 drivers
v0x1ddf0a0_0 .net "y", 0 0, L_0x1e075e0;  1 drivers
S_0x1ddf1e0 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x1dddd70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e07830 .functor OR 1, L_0x1e07960, L_0x1e07a50, C4<0>, C4<0>;
L_0x1e078a0 .functor NOT 1, L_0x1e07830, C4<0>, C4<0>, C4<0>;
v0x1ddf410_0 .net *"_ivl_0", 0 0, L_0x1e07830;  1 drivers
v0x1ddf510_0 .net "a", 0 0, L_0x1e07960;  1 drivers
v0x1ddf5d0_0 .net "b", 0 0, L_0x1e07a50;  1 drivers
v0x1ddf6a0_0 .net "y", 0 0, L_0x1e078a0;  1 drivers
S_0x1ddf7e0 .scope module, "U5" "nand4" 38 39, 18 2 0, S_0x1dddd70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1e07d70 .functor AND 1, L_0x1e08070, L_0x1e081b0, C4<1>, C4<1>;
L_0x1e07de0 .functor AND 1, L_0x1e07d70, L_0x1e08250, C4<1>, C4<1>;
L_0x1e07ea0 .functor AND 1, L_0x1e07de0, L_0x1e08440, C4<1>, C4<1>;
L_0x1e07f60 .functor NOT 1, L_0x1e07ea0, C4<0>, C4<0>, C4<0>;
v0x1ddfa90_0 .net *"_ivl_0", 0 0, L_0x1e07d70;  1 drivers
v0x1ddfb70_0 .net *"_ivl_2", 0 0, L_0x1e07de0;  1 drivers
v0x1ddfc50_0 .net *"_ivl_4", 0 0, L_0x1e07ea0;  1 drivers
v0x1ddfd40_0 .net "a", 0 0, L_0x1e08070;  1 drivers
v0x1ddfe00_0 .net "b", 0 0, L_0x1e081b0;  1 drivers
v0x1ddff10_0 .net "c", 0 0, L_0x1e08250;  1 drivers
v0x1ddffd0_0 .net "d", 0 0, L_0x1e08440;  1 drivers
v0x1de0090_0 .net "y", 0 0, L_0x1e07f60;  alias, 1 drivers
    .scope S_0x1d27c00;
T_0 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1cd2e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd2840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1cd2ab0_0;
    %load/vec4 v0x1cd27a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1cd2840_0;
    %assign/vec4 v0x1cd2840_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cd2840_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cd2840_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1cd2840_0;
    %inv;
    %assign/vec4 v0x1cd2840_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d23100;
T_1 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1d340e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d32bf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1d32ea0_0;
    %load/vec4 v0x1d32f40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1d32bf0_0;
    %assign/vec4 v0x1d32bf0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d32bf0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d32bf0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1d32bf0_0;
    %inv;
    %assign/vec4 v0x1d32bf0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d8e0e0;
T_2 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1d11100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d10440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1d10750_0;
    %load/vec4 v0x1d107f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x1d10440_0;
    %assign/vec4 v0x1d10440_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d10440_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d10440_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x1d10440_0;
    %inv;
    %assign/vec4 v0x1d10440_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d90db0;
T_3 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1d77630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d57a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1d57de0_0;
    %load/vec4 v0x1d57e80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1d57a00_0;
    %assign/vec4 v0x1d57a00_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d57a00_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d57a00_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1d57a00_0;
    %inv;
    %assign/vec4 v0x1d57a00_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d7fe30;
T_4 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1d7f250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d7e530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1d207e0_0;
    %load/vec4 v0x1d204d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1d7e530_0;
    %assign/vec4 v0x1d7e530_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d7e530_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d7e530_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x1d7e530_0;
    %inv;
    %assign/vec4 v0x1d7e530_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d00310;
T_5 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1cf26b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf7110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1cf7d90_0;
    %load/vec4 v0x1cf7e60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1cf7110_0;
    %assign/vec4 v0x1cf7110_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf7110_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cf7110_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1cf7110_0;
    %inv;
    %assign/vec4 v0x1cf7110_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d15ce0;
T_6 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1d15120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d13760_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1d143e0_0;
    %load/vec4 v0x1d14480_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1d13760_0;
    %assign/vec4 v0x1d13760_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d13760_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d13760_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1d13760_0;
    %inv;
    %assign/vec4 v0x1d13760_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1d24a00;
T_7 ;
    %wait E_0x1d1f010;
    %load/vec4 v0x1d58450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cfee50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1d1f320_0;
    %load/vec4 v0x1d1f3c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1cfee50_0;
    %assign/vec4 v0x1cfee50_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cfee50_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cfee50_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1cfee50_0;
    %inv;
    %assign/vec4 v0x1cfee50_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cd51d0;
T_8 ;
    %wait E_0x1d22200;
    %load/vec4 v0x1cd5fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cd9f30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1cd9e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1cd6790_0;
    %assign/vec4 v0x1cd9f30_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1cd5f00_0;
    %assign/vec4 v0x1cd9f30_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1cd96a0;
T_9 ;
    %wait E_0x1cdd260;
    %load/vec4 v0x1cdcad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ce0540_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1ce04a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1cdd2a0_0;
    %assign/vec4 v0x1ce0540_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x1cdc9f0_0;
    %assign/vec4 v0x1ce0540_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1cc8460;
T_10 ;
    %wait E_0x1cc8d50;
    %load/vec4 v0x1ccb7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ccf280_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1ccb8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x1ccbfd0_0;
    %assign/vec4 v0x1ccf280_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x1ccc0d0_0;
    %assign/vec4 v0x1ccf280_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1cc0a80;
T_11 ;
    %wait E_0x1d1e0c0;
    %load/vec4 v0x1d8af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1d28d60_0;
    %load/vec4 v0x1d298f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d2a3a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1d22140_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x1d21cd0_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x1d8bb10_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x1d8da20_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x1d8eda0_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x1d90120_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x1d8b8d0_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x1d92390_0;
    %assign/vec4 v0x1d1eb60_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1eb60_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1dc3140;
T_12 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1dc3460_0;
    %assign/vec4 v0x1dc35f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1dc35f0_0;
    %assign/vec4 v0x1dc35f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1dc2b60;
T_13 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1dc2e80_0;
    %assign/vec4 v0x1dc2fe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1dc2fe0_0;
    %assign/vec4 v0x1dc2fe0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1dc2550;
T_14 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1dc2820_0;
    %assign/vec4 v0x1dc2980_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1dc2980_0;
    %assign/vec4 v0x1dc2980_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1dc1cf0;
T_15 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc21b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1dc20f0_0;
    %assign/vec4 v0x1dc22e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1dc22e0_0;
    %assign/vec4 v0x1dc22e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1dc1640;
T_16 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc1a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1dc1960_0;
    %assign/vec4 v0x1dc1ac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1dc1ac0_0;
    %assign/vec4 v0x1dc1ac0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1dc0e90;
T_17 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1dc1210_0;
    %assign/vec4 v0x1dc13c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1dc13c0_0;
    %assign/vec4 v0x1dc13c0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1dc0780;
T_18 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc0b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1dc0ad0_0;
    %assign/vec4 v0x1dc0c70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1dc0c70_0;
    %assign/vec4 v0x1dc0c70_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1dbff70;
T_19 ;
    %wait E_0x1dc0220;
    %load/vec4 v0x1dc0440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1dc0380_0;
    %assign/vec4 v0x1dc0510_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1dc0510_0;
    %assign/vec4 v0x1dc0510_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1dcab40;
T_20 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dcaf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1dcae60_0;
    %assign/vec4 v0x1dcaff0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1dcaff0_0;
    %assign/vec4 v0x1dcaff0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1dca460;
T_21 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dca840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1dca780_0;
    %assign/vec4 v0x1dca910_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1dca910_0;
    %assign/vec4 v0x1dca910_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1dc9e50;
T_22 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dca1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1dca120_0;
    %assign/vec4 v0x1dca280_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1dca280_0;
    %assign/vec4 v0x1dca280_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1dc95f0;
T_23 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dc9ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1dc99f0_0;
    %assign/vec4 v0x1dc9be0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1dc9be0_0;
    %assign/vec4 v0x1dc9be0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1dc8f40;
T_24 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dc9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1dc9260_0;
    %assign/vec4 v0x1dc93c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1dc93c0_0;
    %assign/vec4 v0x1dc93c0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1dc8790;
T_25 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dc8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1dc8b10_0;
    %assign/vec4 v0x1dc8cc0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1dc8cc0_0;
    %assign/vec4 v0x1dc8cc0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1dc8080;
T_26 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dc8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1dc83d0_0;
    %assign/vec4 v0x1dc8570_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1dc8570_0;
    %assign/vec4 v0x1dc8570_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1dc7870;
T_27 ;
    %wait E_0x1dc7b20;
    %load/vec4 v0x1dc7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1dc7c80_0;
    %assign/vec4 v0x1dc7e10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1dc7e10_0;
    %assign/vec4 v0x1dc7e10_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1dd2560;
T_28 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dd2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1dd2880_0;
    %assign/vec4 v0x1dd2a10_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1dd2a10_0;
    %assign/vec4 v0x1dd2a10_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1dd1e80;
T_29 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dd2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1dd21a0_0;
    %assign/vec4 v0x1dd2330_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1dd2330_0;
    %assign/vec4 v0x1dd2330_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1dd1870;
T_30 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dd1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1dd1b40_0;
    %assign/vec4 v0x1dd1ca0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1dd1ca0_0;
    %assign/vec4 v0x1dd1ca0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1dd1010;
T_31 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dd14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1dd1410_0;
    %assign/vec4 v0x1dd1600_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1dd1600_0;
    %assign/vec4 v0x1dd1600_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1dd0960;
T_32 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dd0d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1dd0c80_0;
    %assign/vec4 v0x1dd0de0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1dd0de0_0;
    %assign/vec4 v0x1dd0de0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1dd01b0;
T_33 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dd05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1dd0530_0;
    %assign/vec4 v0x1dd06e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1dd06e0_0;
    %assign/vec4 v0x1dd06e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1dcfaa0;
T_34 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dcfe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1dcfdf0_0;
    %assign/vec4 v0x1dcff90_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1dcff90_0;
    %assign/vec4 v0x1dcff90_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1dcf290;
T_35 ;
    %wait E_0x1dcf540;
    %load/vec4 v0x1dcf760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1dcf6a0_0;
    %assign/vec4 v0x1dcf830_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1dcf830_0;
    %assign/vec4 v0x1dcf830_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1dd9f80;
T_36 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dda360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1dda2a0_0;
    %assign/vec4 v0x1dda430_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1dda430_0;
    %assign/vec4 v0x1dda430_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1dd98a0;
T_37 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1dd9bc0_0;
    %assign/vec4 v0x1dd9d50_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1dd9d50_0;
    %assign/vec4 v0x1dd9d50_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1dd9290;
T_38 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd9620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1dd9560_0;
    %assign/vec4 v0x1dd96c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1dd96c0_0;
    %assign/vec4 v0x1dd96c0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1dd8a30;
T_39 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1dd8e30_0;
    %assign/vec4 v0x1dd9020_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1dd9020_0;
    %assign/vec4 v0x1dd9020_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1dd8380;
T_40 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd8760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1dd86a0_0;
    %assign/vec4 v0x1dd8800_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1dd8800_0;
    %assign/vec4 v0x1dd8800_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1dd7bd0;
T_41 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd8010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1dd7f50_0;
    %assign/vec4 v0x1dd8100_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1dd8100_0;
    %assign/vec4 v0x1dd8100_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1dd74c0;
T_42 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd78b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1dd7810_0;
    %assign/vec4 v0x1dd79b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1dd79b0_0;
    %assign/vec4 v0x1dd79b0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1dd6cb0;
T_43 ;
    %wait E_0x1dd6f60;
    %load/vec4 v0x1dd7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1dd70c0_0;
    %assign/vec4 v0x1dd7250_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1dd7250_0;
    %assign/vec4 v0x1dd7250_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1dbc730;
T_44 ;
    %wait E_0x1dbc9c0;
    %load/vec4 v0x1dbcc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dbcdc0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1dbcd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x1dbca50_0;
    %assign/vec4 v0x1dbcdc0_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x1dbcb50_0;
    %assign/vec4 v0x1dbcdc0_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1dbcf90;
T_45 ;
    %wait E_0x1dbd210;
    %load/vec4 v0x1dbd460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dbd630_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1dbd560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x1dbd280_0;
    %assign/vec4 v0x1dbd630_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x1dbd380_0;
    %assign/vec4 v0x1dbd630_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1dbdff0;
T_46 ;
    %wait E_0x1dbe270;
    %load/vec4 v0x1dbe4e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dbe670_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1dbe5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x1dbe300_0;
    %assign/vec4 v0x1dbe670_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x1dbe400_0;
    %assign/vec4 v0x1dbe670_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1dbe840;
T_47 ;
    %wait E_0x1dbeac0;
    %load/vec4 v0x1dbed10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dbeee0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1dbee10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x1dbeb30_0;
    %assign/vec4 v0x1dbeee0_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x1dbec30_0;
    %assign/vec4 v0x1dbeee0_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1db86e0;
T_48 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1db8a00_0;
    %assign/vec4 v0x1db8b60_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1db8b60_0;
    %assign/vec4 v0x1db8b60_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1db8030;
T_49 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db8410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1db8350_0;
    %assign/vec4 v0x1db84b0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1db84b0_0;
    %assign/vec4 v0x1db84b0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1db7a20;
T_50 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db7db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1db7cf0_0;
    %assign/vec4 v0x1db7e50_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1db7e50_0;
    %assign/vec4 v0x1db7e50_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1db71c0;
T_51 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1db75c0_0;
    %assign/vec4 v0x1db77b0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1db77b0_0;
    %assign/vec4 v0x1db77b0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1db6b10;
T_52 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1db6e30_0;
    %assign/vec4 v0x1db6f90_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1db6f90_0;
    %assign/vec4 v0x1db6f90_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1db6390;
T_53 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1db66e0_0;
    %assign/vec4 v0x1db6890_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1db6890_0;
    %assign/vec4 v0x1db6890_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1db5d40;
T_54 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db6100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1db6060_0;
    %assign/vec4 v0x1db61a0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1db61a0_0;
    %assign/vec4 v0x1db61a0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1db55d0;
T_55 ;
    %wait E_0x1c24900;
    %load/vec4 v0x1db5a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1db5970_0;
    %assign/vec4 v0x1db5ad0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1db5ad0_0;
    %assign/vec4 v0x1db5ad0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1d10dc0;
T_56 ;
    %wait E_0x1d08570;
    %load/vec4 v0x1d2d820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1d018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1b250_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1d01410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1bcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1d1a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1d1c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d1a7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1d19d70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1d192d0_0, 0;
    %jmp T_56.20;
T_56.20 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1d31660;
T_57 ;
    %vpi_call 3 91 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 3 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1d31660 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x1d31660;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x1de2fa0_0;
    %inv;
    %store/vec4 v0x1de2fa0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1d31660;
T_59 ;
    %vpi_call 3 102 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1de2db0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1de2670_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1de27e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de2e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de2b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de2fa0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de2e70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de2e70_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1de2db0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x1de2670_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1de27e0_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1de2db0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x1de2670_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1de27e0_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1de2db0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x1de2670_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1de27e0_0, 0, 8;
    %delay 500, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de29d0_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 149 "$display", "test complete" {0 0 0};
    %vpi_call 3 150 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
