Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Mar  9 23:38:35 2019
| Host             : NGJINYEE running 64-bit major release  (build 9200)
| Command          : report_power -file solution_power_routed.rpt -pb solution_power_summary_routed.pb -rpx solution_power_routed.rpx
| Design           : solution
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.200        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.095        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.7         |
| Junction Temperature (C) | 27.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.021 |        3 |       --- |             --- |
| Slice Logic              |     0.024 |    19620 |       --- |             --- |
|   LUT as Logic           |     0.020 |     7800 |     53200 |           14.66 |
|   CARRY4                 |     0.003 |     1121 |     13300 |            8.43 |
|   Register               |     0.001 |     8029 |    106400 |            7.55 |
|   LUT as Distributed RAM |    <0.001 |      637 |     17400 |            3.66 |
|   LUT as Shift Register  |    <0.001 |       32 |     17400 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |       35 |     53200 |            0.07 |
|   Others                 |     0.000 |      156 |       --- |             --- |
| Signals                  |     0.028 |    15398 |       --- |             --- |
| Block RAM                |     0.009 |        4 |       140 |            2.86 |
| DSPs                     |     0.013 |       18 |       220 |            8.18 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.200 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.103 |       0.095 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            12.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| solution                               |     0.095 |
|   ccRet_co_0_U                         |    <0.001 |
|     solution_ccRet_co_0_ram_U          |    <0.001 |
|       ram_reg_0_7_0_0                  |    <0.001 |
|       ram_reg_0_7_1_1                  |    <0.001 |
|   ccRet_cp_0_U                         |    <0.001 |
|     solution_ccRet_cp_0_ram_U          |    <0.001 |
|       ram_reg_0_7_0_0                  |    <0.001 |
|       ram_reg_0_7_1_1                  |    <0.001 |
|       ram_reg_0_7_2_2                  |    <0.001 |
|   ccRet_eo_0_U                         |    <0.001 |
|     solution_ccRet_eo_0_ram_U          |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|   ccRet_ep_0_U                         |    <0.001 |
|     solution_ccRet_ep_0_ram_U          |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_1_1                 |    <0.001 |
|       ram_reg_0_15_2_2                 |    <0.001 |
|       ram_reg_0_15_3_3                 |    <0.001 |
|   count_U                              |    <0.001 |
|     solution_count_ram_U               |    <0.001 |
|       ram_reg_0_7_0_0                  |    <0.001 |
|       ram_reg_0_7_10_10                |    <0.001 |
|       ram_reg_0_7_11_11                |    <0.001 |
|       ram_reg_0_7_12_12                |    <0.001 |
|       ram_reg_0_7_13_13                |    <0.001 |
|       ram_reg_0_7_14_14                |    <0.001 |
|       ram_reg_0_7_15_15                |    <0.001 |
|       ram_reg_0_7_16_16                |    <0.001 |
|       ram_reg_0_7_17_17                |    <0.001 |
|       ram_reg_0_7_18_18                |    <0.001 |
|       ram_reg_0_7_19_19                |    <0.001 |
|       ram_reg_0_7_1_1                  |    <0.001 |
|       ram_reg_0_7_20_20                |    <0.001 |
|       ram_reg_0_7_21_21                |    <0.001 |
|       ram_reg_0_7_22_22                |    <0.001 |
|       ram_reg_0_7_23_23                |    <0.001 |
|       ram_reg_0_7_24_24                |    <0.001 |
|       ram_reg_0_7_25_25                |    <0.001 |
|       ram_reg_0_7_26_26                |    <0.001 |
|       ram_reg_0_7_27_27                |    <0.001 |
|       ram_reg_0_7_28_28                |    <0.001 |
|       ram_reg_0_7_29_29                |    <0.001 |
|       ram_reg_0_7_2_2                  |    <0.001 |
|       ram_reg_0_7_30_30                |    <0.001 |
|       ram_reg_0_7_31_31                |    <0.001 |
|       ram_reg_0_7_3_3                  |    <0.001 |
|       ram_reg_0_7_4_4                  |    <0.001 |
|       ram_reg_0_7_5_5                  |    <0.001 |
|       ram_reg_0_7_6_6                  |    <0.001 |
|       ram_reg_0_7_7_7                  |    <0.001 |
|       ram_reg_0_7_8_8                  |    <0.001 |
|       ram_reg_0_7_9_9                  |    <0.001 |
|   grp_getPruning_1_fu_1099             |     0.001 |
|   grp_getPruning_2_fu_1091             |     0.001 |
|   grp_get_coordcube_fu_978             |     0.037 |
|     grp_getFRtoBR_fu_189               |     0.008 |
|       solution_sdiv_32nkbM_U27         |     0.003 |
|         solution_sdiv_32nkbM_div_U     |     0.003 |
|           solution_sdiv_32nkbM_div_u_0 |     0.002 |
|     grp_getUBtoDF_fu_195               |     0.008 |
|       solution_sdiv_32nkbM_U49         |     0.003 |
|         solution_sdiv_32nkbM_div_U     |     0.003 |
|           solution_sdiv_32nkbM_div_u_0 |     0.002 |
|     grp_getURFtoDLF_fu_207             |     0.010 |
|       corner6_U                        |    <0.001 |
|         getURFtoDLF_corner6_ram_U      |    <0.001 |
|           ram_reg_0_7_0_0              |    <0.001 |
|           ram_reg_0_7_1_1              |    <0.001 |
|           ram_reg_0_7_2_2              |    <0.001 |
|       solution_sdiv_32nkbM_U38         |     0.003 |
|         solution_sdiv_32nkbM_div_U     |     0.003 |
|           solution_sdiv_32nkbM_div_u_0 |     0.001 |
|     grp_getURtoDF_fu_213               |    <0.001 |
|       edge6_U                          |    <0.001 |
|         getURtoDF_edge6_ram_U          |    <0.001 |
|           ram_reg_0_7_0_0              |    <0.001 |
|           ram_reg_0_7_1_1              |    <0.001 |
|           ram_reg_0_7_2_2              |    <0.001 |
|           ram_reg_0_7_3_3              |    <0.001 |
|     grp_getURtoUL_fu_201               |     0.010 |
|       solution_sdiv_32nkbM_U44         |     0.003 |
|         solution_sdiv_32nkbM_div_U     |     0.003 |
|           solution_sdiv_32nkbM_div_u_0 |     0.001 |
|   grp_get_facecube_fromstr_fu_1107     |    <0.001 |
|   grp_solutionToString_fu_1080         |    <0.001 |
|   grp_toCubieCube_fu_1052              |     0.001 |
|     cornerColor_1_U                    |    <0.001 |
|       toCubieCube_cornecud_rom_U       |    <0.001 |
|     cornerColor_2_U                    |    <0.001 |
|       toCubieCube_cornedEe_rom_U       |    <0.001 |
|     cornerFacelet_U                    |    <0.001 |
|       toCubieCube_cornebkb_rom_U       |    <0.001 |
|     edgeColor_0_U                      |    <0.001 |
|       toCubieCube_edgeCg8j_rom_U       |    <0.001 |
|     edgeColor_1_U                      |    <0.001 |
|       toCubieCube_edgeChbi_rom_U       |    <0.001 |
|     edgeFacelet_0_U                    |    <0.001 |
|       toCubieCube_edgeFeOg_rom_U       |    <0.001 |
|     edgeFacelet_1_U                    |    <0.001 |
|       toCubieCube_edgeFfYi_rom_U       |    <0.001 |
|   grp_totalDepth_fu_1004               |     0.012 |
|     grp_getPruning131416_fu_821        |    <0.001 |
|     grp_getPruning1314_fu_829          |    <0.001 |
|     grp_getPruning13_fu_837            |    <0.001 |
|     grp_getPruning_fu_813              |    <0.001 |
|     parityMove1_U                      |    <0.001 |
|       totalDepth_paritymb6_rom_U       |    <0.001 |
|     search_URtoDF_0_U                  |    <0.001 |
|       totalDepth_searchncg_ram_U       |    <0.001 |
|         ram_reg_0_15_0_0               |    <0.001 |
|         ram_reg_0_15_0_0__0            |    <0.001 |
|         ram_reg_0_15_0_0__1            |    <0.001 |
|         ram_reg_0_15_0_0__10           |    <0.001 |
|         ram_reg_0_15_0_0__11           |    <0.001 |
|         ram_reg_0_15_0_0__12           |    <0.001 |
|         ram_reg_0_15_0_0__13           |    <0.001 |
|         ram_reg_0_15_0_0__14           |    <0.001 |
|         ram_reg_0_15_0_0__15           |    <0.001 |
|         ram_reg_0_15_0_0__16           |    <0.001 |
|         ram_reg_0_15_0_0__17           |    <0.001 |
|         ram_reg_0_15_0_0__18           |    <0.001 |
|         ram_reg_0_15_0_0__19           |    <0.001 |
|         ram_reg_0_15_0_0__2            |    <0.001 |
|         ram_reg_0_15_0_0__20           |    <0.001 |
|         ram_reg_0_15_0_0__21           |    <0.001 |
|         ram_reg_0_15_0_0__22           |    <0.001 |
|         ram_reg_0_15_0_0__23           |    <0.001 |
|         ram_reg_0_15_0_0__24           |    <0.001 |
|         ram_reg_0_15_0_0__25           |    <0.001 |
|         ram_reg_0_15_0_0__26           |    <0.001 |
|         ram_reg_0_15_0_0__27           |    <0.001 |
|         ram_reg_0_15_0_0__28           |    <0.001 |
|         ram_reg_0_15_0_0__29           |    <0.001 |
|         ram_reg_0_15_0_0__3            |    <0.001 |
|         ram_reg_0_15_0_0__30           |    <0.001 |
|         ram_reg_0_15_0_0__4            |    <0.001 |
|         ram_reg_0_15_0_0__5            |    <0.001 |
|         ram_reg_0_15_0_0__6            |    <0.001 |
|         ram_reg_0_15_0_0__7            |    <0.001 |
|         ram_reg_0_15_0_0__8            |    <0.001 |
|         ram_reg_0_15_0_0__9            |    <0.001 |
|     search_minDistPhase2_U             |    <0.001 |
|       totalDepth_searchocq_ram_U       |    <0.001 |
|   grp_verify_fu_1040                   |     0.003 |
|     cornerCount_U                      |    <0.001 |
|       verify_cornerCount_ram_U         |    <0.001 |
|         ram_reg_0_7_0_0                |    <0.001 |
|         ram_reg_0_7_10_10              |    <0.001 |
|         ram_reg_0_7_11_11              |    <0.001 |
|         ram_reg_0_7_12_12              |    <0.001 |
|         ram_reg_0_7_13_13              |    <0.001 |
|         ram_reg_0_7_14_14              |    <0.001 |
|         ram_reg_0_7_15_15              |    <0.001 |
|         ram_reg_0_7_16_16              |    <0.001 |
|         ram_reg_0_7_17_17              |    <0.001 |
|         ram_reg_0_7_18_18              |    <0.001 |
|         ram_reg_0_7_19_19              |    <0.001 |
|         ram_reg_0_7_1_1                |    <0.001 |
|         ram_reg_0_7_20_20              |    <0.001 |
|         ram_reg_0_7_21_21              |    <0.001 |
|         ram_reg_0_7_22_22              |    <0.001 |
|         ram_reg_0_7_23_23              |    <0.001 |
|         ram_reg_0_7_24_24              |    <0.001 |
|         ram_reg_0_7_25_25              |    <0.001 |
|         ram_reg_0_7_26_26              |    <0.001 |
|         ram_reg_0_7_27_27              |    <0.001 |
|         ram_reg_0_7_28_28              |    <0.001 |
|         ram_reg_0_7_29_29              |    <0.001 |
|         ram_reg_0_7_2_2                |    <0.001 |
|         ram_reg_0_7_30_30              |    <0.001 |
|         ram_reg_0_7_31_31              |    <0.001 |
|         ram_reg_0_7_3_3                |    <0.001 |
|         ram_reg_0_7_4_4                |    <0.001 |
|         ram_reg_0_7_5_5                |    <0.001 |
|         ram_reg_0_7_6_6                |    <0.001 |
|         ram_reg_0_7_7_7                |    <0.001 |
|         ram_reg_0_7_8_8                |    <0.001 |
|         ram_reg_0_7_9_9                |    <0.001 |
|     edgeCount_U                        |     0.001 |
|       verify_edgeCount_ram_U           |     0.001 |
|         ram_reg_0_15_0_0               |    <0.001 |
|         ram_reg_0_15_10_10             |    <0.001 |
|         ram_reg_0_15_11_11             |    <0.001 |
|         ram_reg_0_15_12_12             |    <0.001 |
|         ram_reg_0_15_13_13             |    <0.001 |
|         ram_reg_0_15_14_14             |    <0.001 |
|         ram_reg_0_15_15_15             |    <0.001 |
|         ram_reg_0_15_16_16             |    <0.001 |
|         ram_reg_0_15_17_17             |    <0.001 |
|         ram_reg_0_15_18_18             |    <0.001 |
|         ram_reg_0_15_19_19             |    <0.001 |
|         ram_reg_0_15_1_1               |    <0.001 |
|         ram_reg_0_15_20_20             |    <0.001 |
|         ram_reg_0_15_21_21             |    <0.001 |
|         ram_reg_0_15_22_22             |    <0.001 |
|         ram_reg_0_15_23_23             |    <0.001 |
|         ram_reg_0_15_24_24             |    <0.001 |
|         ram_reg_0_15_25_25             |    <0.001 |
|         ram_reg_0_15_26_26             |    <0.001 |
|         ram_reg_0_15_27_27             |    <0.001 |
|         ram_reg_0_15_28_28             |    <0.001 |
|         ram_reg_0_15_29_29             |    <0.001 |
|         ram_reg_0_15_2_2               |    <0.001 |
|         ram_reg_0_15_30_30             |    <0.001 |
|         ram_reg_0_15_31_31             |    <0.001 |
|         ram_reg_0_15_3_3               |    <0.001 |
|         ram_reg_0_15_4_4               |    <0.001 |
|         ram_reg_0_15_5_5               |    <0.001 |
|         ram_reg_0_15_6_6               |    <0.001 |
|         ram_reg_0_15_7_7               |    <0.001 |
|         ram_reg_0_15_8_8               |    <0.001 |
|         ram_reg_0_15_9_9               |    <0.001 |
|     solution_urem_5nsibs_U15           |    <0.001 |
|       solution_urem_5nsibs_div_U       |    <0.001 |
|         solution_urem_5nsibs_div_u_0   |    <0.001 |
|   res_f_0_U                            |    <0.001 |
|     solution_res_f_0_ram_U             |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_31_0_0                 |    <0.001 |
|       ram_reg_0_31_0_0__0              |    <0.001 |
|       ram_reg_0_31_0_0__1              |    <0.001 |
|   search_FRtoBR_0_U                    |    <0.001 |
|     solution_search_prcU_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__31             |    <0.001 |
|       ram_reg_0_15_0_0__32             |    <0.001 |
|       ram_reg_0_15_0_0__33             |    <0.001 |
|       ram_reg_0_15_0_0__34             |    <0.001 |
|       ram_reg_0_15_0_0__35             |    <0.001 |
|       ram_reg_0_15_0_0__36             |    <0.001 |
|       ram_reg_0_15_0_0__37             |    <0.001 |
|       ram_reg_0_15_0_0__38             |    <0.001 |
|       ram_reg_0_15_0_0__39             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__40             |    <0.001 |
|       ram_reg_0_15_0_0__41             |    <0.001 |
|       ram_reg_0_15_0_0__42             |    <0.001 |
|       ram_reg_0_15_0_0__43             |    <0.001 |
|       ram_reg_0_15_0_0__44             |    <0.001 |
|       ram_reg_0_15_0_0__45             |    <0.001 |
|       ram_reg_0_15_0_0__46             |    <0.001 |
|       ram_reg_0_15_0_0__47             |    <0.001 |
|       ram_reg_0_15_0_0__48             |    <0.001 |
|       ram_reg_0_15_0_0__49             |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__50             |    <0.001 |
|       ram_reg_0_15_0_0__51             |    <0.001 |
|       ram_reg_0_15_0_0__52             |    <0.001 |
|       ram_reg_0_15_0_0__53             |    <0.001 |
|       ram_reg_0_15_0_0__54             |    <0.001 |
|       ram_reg_0_15_0_0__55             |    <0.001 |
|       ram_reg_0_15_0_0__56             |    <0.001 |
|       ram_reg_0_15_0_0__57             |    <0.001 |
|       ram_reg_0_15_0_0__58             |    <0.001 |
|       ram_reg_0_15_0_0__59             |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__60             |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_UBtoDF_0_U                    |    <0.001 |
|     solution_search_prcU_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__31             |    <0.001 |
|       ram_reg_0_15_0_0__32             |    <0.001 |
|       ram_reg_0_15_0_0__33             |    <0.001 |
|       ram_reg_0_15_0_0__34             |    <0.001 |
|       ram_reg_0_15_0_0__35             |    <0.001 |
|       ram_reg_0_15_0_0__36             |    <0.001 |
|       ram_reg_0_15_0_0__37             |    <0.001 |
|       ram_reg_0_15_0_0__38             |    <0.001 |
|       ram_reg_0_15_0_0__39             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__40             |    <0.001 |
|       ram_reg_0_15_0_0__41             |    <0.001 |
|       ram_reg_0_15_0_0__42             |    <0.001 |
|       ram_reg_0_15_0_0__43             |    <0.001 |
|       ram_reg_0_15_0_0__44             |    <0.001 |
|       ram_reg_0_15_0_0__45             |    <0.001 |
|       ram_reg_0_15_0_0__46             |    <0.001 |
|       ram_reg_0_15_0_0__47             |    <0.001 |
|       ram_reg_0_15_0_0__48             |    <0.001 |
|       ram_reg_0_15_0_0__49             |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__50             |    <0.001 |
|       ram_reg_0_15_0_0__51             |    <0.001 |
|       ram_reg_0_15_0_0__52             |    <0.001 |
|       ram_reg_0_15_0_0__53             |    <0.001 |
|       ram_reg_0_15_0_0__54             |    <0.001 |
|       ram_reg_0_15_0_0__55             |    <0.001 |
|       ram_reg_0_15_0_0__56             |    <0.001 |
|       ram_reg_0_15_0_0__57             |    <0.001 |
|       ram_reg_0_15_0_0__58             |    <0.001 |
|       ram_reg_0_15_0_0__59             |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__60             |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_URFtoDLF_0_U                  |    <0.001 |
|     solution_search_prcU_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__31             |    <0.001 |
|       ram_reg_0_15_0_0__32             |    <0.001 |
|       ram_reg_0_15_0_0__33             |    <0.001 |
|       ram_reg_0_15_0_0__34             |    <0.001 |
|       ram_reg_0_15_0_0__35             |    <0.001 |
|       ram_reg_0_15_0_0__36             |    <0.001 |
|       ram_reg_0_15_0_0__37             |    <0.001 |
|       ram_reg_0_15_0_0__38             |    <0.001 |
|       ram_reg_0_15_0_0__39             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__40             |    <0.001 |
|       ram_reg_0_15_0_0__41             |    <0.001 |
|       ram_reg_0_15_0_0__42             |    <0.001 |
|       ram_reg_0_15_0_0__43             |    <0.001 |
|       ram_reg_0_15_0_0__44             |    <0.001 |
|       ram_reg_0_15_0_0__45             |    <0.001 |
|       ram_reg_0_15_0_0__46             |    <0.001 |
|       ram_reg_0_15_0_0__47             |    <0.001 |
|       ram_reg_0_15_0_0__48             |    <0.001 |
|       ram_reg_0_15_0_0__49             |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__50             |    <0.001 |
|       ram_reg_0_15_0_0__51             |    <0.001 |
|       ram_reg_0_15_0_0__52             |    <0.001 |
|       ram_reg_0_15_0_0__53             |    <0.001 |
|       ram_reg_0_15_0_0__54             |    <0.001 |
|       ram_reg_0_15_0_0__55             |    <0.001 |
|       ram_reg_0_15_0_0__56             |    <0.001 |
|       ram_reg_0_15_0_0__57             |    <0.001 |
|       ram_reg_0_15_0_0__58             |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_URtoUL_0_U                    |    <0.001 |
|     solution_search_prcU_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__31             |    <0.001 |
|       ram_reg_0_15_0_0__32             |    <0.001 |
|       ram_reg_0_15_0_0__33             |    <0.001 |
|       ram_reg_0_15_0_0__34             |    <0.001 |
|       ram_reg_0_15_0_0__35             |    <0.001 |
|       ram_reg_0_15_0_0__36             |    <0.001 |
|       ram_reg_0_15_0_0__37             |    <0.001 |
|       ram_reg_0_15_0_0__38             |    <0.001 |
|       ram_reg_0_15_0_0__39             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__40             |    <0.001 |
|       ram_reg_0_15_0_0__41             |    <0.001 |
|       ram_reg_0_15_0_0__42             |    <0.001 |
|       ram_reg_0_15_0_0__43             |    <0.001 |
|       ram_reg_0_15_0_0__44             |    <0.001 |
|       ram_reg_0_15_0_0__45             |    <0.001 |
|       ram_reg_0_15_0_0__46             |    <0.001 |
|       ram_reg_0_15_0_0__47             |    <0.001 |
|       ram_reg_0_15_0_0__48             |    <0.001 |
|       ram_reg_0_15_0_0__49             |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__50             |    <0.001 |
|       ram_reg_0_15_0_0__51             |    <0.001 |
|       ram_reg_0_15_0_0__52             |    <0.001 |
|       ram_reg_0_15_0_0__53             |    <0.001 |
|       ram_reg_0_15_0_0__54             |    <0.001 |
|       ram_reg_0_15_0_0__55             |    <0.001 |
|       ram_reg_0_15_0_0__56             |    <0.001 |
|       ram_reg_0_15_0_0__57             |    <0.001 |
|       ram_reg_0_15_0_0__58             |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_ax_0_U                        |     0.005 |
|     solution_search_aqcK_ram_U         |     0.005 |
|   search_flip_0_U                      |    <0.001 |
|     totalDepth_searchncg_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_minDistPhase1_U               |    <0.001 |
|     solution_search_mpcA_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_parity_0_U                    |    <0.001 |
|     solution_search_prcU_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__31             |    <0.001 |
|       ram_reg_0_15_0_0__32             |    <0.001 |
|       ram_reg_0_15_0_0__33             |    <0.001 |
|       ram_reg_0_15_0_0__34             |    <0.001 |
|       ram_reg_0_15_0_0__35             |    <0.001 |
|       ram_reg_0_15_0_0__36             |    <0.001 |
|       ram_reg_0_15_0_0__37             |    <0.001 |
|       ram_reg_0_15_0_0__38             |    <0.001 |
|       ram_reg_0_15_0_0__39             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__40             |    <0.001 |
|       ram_reg_0_15_0_0__41             |    <0.001 |
|       ram_reg_0_15_0_0__42             |    <0.001 |
|       ram_reg_0_15_0_0__43             |    <0.001 |
|       ram_reg_0_15_0_0__44             |    <0.001 |
|       ram_reg_0_15_0_0__45             |    <0.001 |
|       ram_reg_0_15_0_0__46             |    <0.001 |
|       ram_reg_0_15_0_0__47             |    <0.001 |
|       ram_reg_0_15_0_0__48             |    <0.001 |
|       ram_reg_0_15_0_0__49             |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__50             |    <0.001 |
|       ram_reg_0_15_0_0__51             |    <0.001 |
|       ram_reg_0_15_0_0__52             |    <0.001 |
|       ram_reg_0_15_0_0__53             |    <0.001 |
|       ram_reg_0_15_0_0__54             |    <0.001 |
|       ram_reg_0_15_0_0__55             |    <0.001 |
|       ram_reg_0_15_0_0__56             |    <0.001 |
|       ram_reg_0_15_0_0__57             |    <0.001 |
|       ram_reg_0_15_0_0__58             |    <0.001 |
|       ram_reg_0_15_0_0__59             |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__60             |    <0.001 |
|       ram_reg_0_15_0_0__61             |    <0.001 |
|       ram_reg_0_15_0_0__62             |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_po_0_U                        |    <0.001 |
|     solution_search_prcU_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__31             |    <0.001 |
|       ram_reg_0_15_0_0__32             |    <0.001 |
|       ram_reg_0_15_0_0__33             |    <0.001 |
|       ram_reg_0_15_0_0__34             |    <0.001 |
|       ram_reg_0_15_0_0__35             |    <0.001 |
|       ram_reg_0_15_0_0__36             |    <0.001 |
|       ram_reg_0_15_0_0__37             |    <0.001 |
|       ram_reg_0_15_0_0__38             |    <0.001 |
|       ram_reg_0_15_0_0__39             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__40             |    <0.001 |
|       ram_reg_0_15_0_0__41             |    <0.001 |
|       ram_reg_0_15_0_0__42             |    <0.001 |
|       ram_reg_0_15_0_0__43             |    <0.001 |
|       ram_reg_0_15_0_0__44             |    <0.001 |
|       ram_reg_0_15_0_0__45             |    <0.001 |
|       ram_reg_0_15_0_0__46             |    <0.001 |
|       ram_reg_0_15_0_0__47             |    <0.001 |
|       ram_reg_0_15_0_0__48             |    <0.001 |
|       ram_reg_0_15_0_0__49             |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__50             |    <0.001 |
|       ram_reg_0_15_0_0__51             |    <0.001 |
|       ram_reg_0_15_0_0__52             |    <0.001 |
|       ram_reg_0_15_0_0__53             |    <0.001 |
|       ram_reg_0_15_0_0__54             |    <0.001 |
|       ram_reg_0_15_0_0__55             |    <0.001 |
|       ram_reg_0_15_0_0__56             |    <0.001 |
|       ram_reg_0_15_0_0__57             |    <0.001 |
|       ram_reg_0_15_0_0__58             |    <0.001 |
|       ram_reg_0_15_0_0__59             |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__60             |    <0.001 |
|       ram_reg_0_15_0_0__61             |    <0.001 |
|       ram_reg_0_15_0_0__62             |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_slice_0_U                     |    <0.001 |
|     totalDepth_searchncg_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   search_twist_0_U                     |    <0.001 |
|     totalDepth_searchncg_ram_U         |    <0.001 |
|       ram_reg_0_15_0_0                 |    <0.001 |
|       ram_reg_0_15_0_0__0              |    <0.001 |
|       ram_reg_0_15_0_0__1              |    <0.001 |
|       ram_reg_0_15_0_0__10             |    <0.001 |
|       ram_reg_0_15_0_0__11             |    <0.001 |
|       ram_reg_0_15_0_0__12             |    <0.001 |
|       ram_reg_0_15_0_0__13             |    <0.001 |
|       ram_reg_0_15_0_0__14             |    <0.001 |
|       ram_reg_0_15_0_0__15             |    <0.001 |
|       ram_reg_0_15_0_0__16             |    <0.001 |
|       ram_reg_0_15_0_0__17             |    <0.001 |
|       ram_reg_0_15_0_0__18             |    <0.001 |
|       ram_reg_0_15_0_0__19             |    <0.001 |
|       ram_reg_0_15_0_0__2              |    <0.001 |
|       ram_reg_0_15_0_0__20             |    <0.001 |
|       ram_reg_0_15_0_0__21             |    <0.001 |
|       ram_reg_0_15_0_0__22             |    <0.001 |
|       ram_reg_0_15_0_0__23             |    <0.001 |
|       ram_reg_0_15_0_0__24             |    <0.001 |
|       ram_reg_0_15_0_0__25             |    <0.001 |
|       ram_reg_0_15_0_0__26             |    <0.001 |
|       ram_reg_0_15_0_0__27             |    <0.001 |
|       ram_reg_0_15_0_0__28             |    <0.001 |
|       ram_reg_0_15_0_0__29             |    <0.001 |
|       ram_reg_0_15_0_0__3              |    <0.001 |
|       ram_reg_0_15_0_0__30             |    <0.001 |
|       ram_reg_0_15_0_0__4              |    <0.001 |
|       ram_reg_0_15_0_0__5              |    <0.001 |
|       ram_reg_0_15_0_0__6              |    <0.001 |
|       ram_reg_0_15_0_0__7              |    <0.001 |
|       ram_reg_0_15_0_0__8              |    <0.001 |
|       ram_reg_0_15_0_0__9              |    <0.001 |
|   solution_CTRL_BUS_m_axi_U            |     0.006 |
|     bus_read                           |     0.006 |
|       buff_rdata                       |     0.003 |
|       bus_wide_gen.fifo_burst          |    <0.001 |
|       fifo_rctl                        |    <0.001 |
|       fifo_rreq                        |    <0.001 |
|       rs_rdata                         |     0.001 |
|       rs_rreq                          |    <0.001 |
|   solution_CTRL_BUS_s_axi_U            |     0.010 |
|     int_encode_array                   |     0.002 |
|     int_facelets                       |     0.005 |
|   solution_mac_mulaBew_U108            |     0.001 |
|     solution_mac_mulaBew_DSP48_1_U     |     0.001 |
|   solution_mul_mul_Aem_U107            |     0.001 |
|     solution_mul_mul_Aem_DSP48_0_U     |     0.001 |
|   solution_mul_mul_Aem_U109            |     0.001 |
|     solution_mul_mul_Aem_DSP48_0_U     |     0.001 |
+----------------------------------------+-----------+


