
ES_Project_Digital-Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058b8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080059c4  080059c4  000069c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a00  08005a00  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005a00  08005a00  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005a00  08005a00  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a00  08005a00  00006a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a04  08005a04  00006a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005a08  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  2000005c  08005a64  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08005a64  00007208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f532  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002956  00000000  00000000  000165b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00018f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b11  00000000  00000000  00019d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189fb  00000000  00000000  0001a841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001368f  00000000  00000000  0003323c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bc2d  00000000  00000000  000468cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d24f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003998  00000000  00000000  000d253c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000d5ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080059ac 	.word	0x080059ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080059ac 	.word	0x080059ac

0800014c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b18      	ldr	r3, [pc, #96]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800015e:	4a19      	ldr	r2, [pc, #100]	@ (80001c4 <MX_ADC1_Init+0x78>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b17      	ldr	r3, [pc, #92]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000168:	4b15      	ldr	r3, [pc, #84]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800016a:	2200      	movs	r2, #0
 800016c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b14      	ldr	r3, [pc, #80]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b12      	ldr	r3, [pc, #72]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000176:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b10      	ldr	r3, [pc, #64]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000182:	4b0f      	ldr	r3, [pc, #60]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000188:	480d      	ldr	r0, [pc, #52]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800018a:	f002 f921 	bl	80023d0 <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000194:	f001 fee0 	bl	8001f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000198:	2304      	movs	r3, #4
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4805      	ldr	r0, [pc, #20]	@ (80001c0 <MX_ADC1_Init+0x74>)
 80001aa:	f002 fb73 	bl	8002894 <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f001 fed0 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000078 	.word	0x20000078
 80001c4:	40012400 	.word	0x40012400

080001c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	f107 0310 	add.w	r3, r7, #16
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a18      	ldr	r2, [pc, #96]	@ (8000244 <HAL_ADC_MspInit+0x7c>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d129      	bne.n	800023c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80001e8:	4b17      	ldr	r3, [pc, #92]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	4a16      	ldr	r2, [pc, #88]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 80001ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001f2:	6193      	str	r3, [r2, #24]
 80001f4:	4b14      	ldr	r3, [pc, #80]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80001fc:	60fb      	str	r3, [r7, #12]
 80001fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000200:	4b11      	ldr	r3, [pc, #68]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	4a10      	ldr	r2, [pc, #64]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 8000206:	f043 0304 	orr.w	r3, r3, #4
 800020a:	6193      	str	r3, [r2, #24]
 800020c:	4b0e      	ldr	r3, [pc, #56]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	f003 0304 	and.w	r3, r3, #4
 8000214:	60bb      	str	r3, [r7, #8]
 8000216:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000218:	2310      	movs	r3, #16
 800021a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800021c:	2303      	movs	r3, #3
 800021e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	4809      	ldr	r0, [pc, #36]	@ (800024c <HAL_ADC_MspInit+0x84>)
 8000228:	f002 fe90 	bl	8002f4c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800022c:	2200      	movs	r2, #0
 800022e:	2100      	movs	r1, #0
 8000230:	2012      	movs	r0, #18
 8000232:	f002 fda2 	bl	8002d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000236:	2012      	movs	r0, #18
 8000238:	f002 fdbb 	bl	8002db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800023c:	bf00      	nop
 800023e:	3720      	adds	r7, #32
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40012400 	.word	0x40012400
 8000248:	40021000 	.word	0x40021000
 800024c:	40010800 	.word	0x40010800

08000250 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b088      	sub	sp, #32
 8000254:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000256:	f107 0310 	add.w	r3, r7, #16
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	605a      	str	r2, [r3, #4]
 8000260:	609a      	str	r2, [r3, #8]
 8000262:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000264:	4b47      	ldr	r3, [pc, #284]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000266:	699b      	ldr	r3, [r3, #24]
 8000268:	4a46      	ldr	r2, [pc, #280]	@ (8000384 <MX_GPIO_Init+0x134>)
 800026a:	f043 0320 	orr.w	r3, r3, #32
 800026e:	6193      	str	r3, [r2, #24]
 8000270:	4b44      	ldr	r3, [pc, #272]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	f003 0320 	and.w	r3, r3, #32
 8000278:	60fb      	str	r3, [r7, #12]
 800027a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027c:	4b41      	ldr	r3, [pc, #260]	@ (8000384 <MX_GPIO_Init+0x134>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a40      	ldr	r2, [pc, #256]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000282:	f043 0304 	orr.w	r3, r3, #4
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b3e      	ldr	r3, [pc, #248]	@ (8000384 <MX_GPIO_Init+0x134>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f003 0304 	and.w	r3, r3, #4
 8000290:	60bb      	str	r3, [r7, #8]
 8000292:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000294:	4b3b      	ldr	r3, [pc, #236]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a3a      	ldr	r2, [pc, #232]	@ (8000384 <MX_GPIO_Init+0x134>)
 800029a:	f043 0308 	orr.w	r3, r3, #8
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b38      	ldr	r3, [pc, #224]	@ (8000384 <MX_GPIO_Init+0x134>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0308 	and.w	r3, r3, #8
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|DC_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	210e      	movs	r1, #14
 80002b0:	4835      	ldr	r0, [pc, #212]	@ (8000388 <MX_GPIO_Init+0x138>)
 80002b2:	f002 ffe6 	bl	8003282 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|PWR_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2103      	movs	r1, #3
 80002ba:	4834      	ldr	r0, [pc, #208]	@ (800038c <MX_GPIO_Init+0x13c>)
 80002bc:	f002 ffe1 	bl	8003282 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUSY_Pin PA6 */
  GPIO_InitStruct.Pin = BUSY_Pin|GPIO_PIN_6;
 80002c0:	2341      	movs	r3, #65	@ 0x41
 80002c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002c4:	2300      	movs	r3, #0
 80002c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c8:	2300      	movs	r3, #0
 80002ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002cc:	f107 0310 	add.w	r3, r7, #16
 80002d0:	4619      	mov	r1, r3
 80002d2:	482d      	ldr	r0, [pc, #180]	@ (8000388 <MX_GPIO_Init+0x138>)
 80002d4:	f002 fe3a 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin DC_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin|SPI_CS_Pin;
 80002d8:	230e      	movs	r3, #14
 80002da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002dc:	2301      	movs	r3, #1
 80002de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e4:	2302      	movs	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e8:	f107 0310 	add.w	r3, r7, #16
 80002ec:	4619      	mov	r1, r3
 80002ee:	4826      	ldr	r0, [pc, #152]	@ (8000388 <MX_GPIO_Init+0x138>)
 80002f0:	f002 fe2c 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin PWR_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|PWR_Pin;
 80002f4:	2303      	movs	r3, #3
 80002f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000300:	2302      	movs	r3, #2
 8000302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000304:	f107 0310 	add.w	r3, r7, #16
 8000308:	4619      	mov	r1, r3
 800030a:	4820      	ldr	r0, [pc, #128]	@ (800038c <MX_GPIO_Init+0x13c>)
 800030c:	f002 fe1e 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON0_IN12_Pin BUTTON1_IN13_Pin BUTTON2_IN14_Pin BUTTON3_IN15_Pin */
  GPIO_InitStruct.Pin = BUTTON0_IN12_Pin|BUTTON1_IN13_Pin|BUTTON2_IN14_Pin|BUTTON3_IN15_Pin;
 8000310:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000316:	4b1e      	ldr	r3, [pc, #120]	@ (8000390 <MX_GPIO_Init+0x140>)
 8000318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800031a:	2302      	movs	r3, #2
 800031c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800031e:	f107 0310 	add.w	r3, r7, #16
 8000322:	4619      	mov	r1, r3
 8000324:	4819      	ldr	r0, [pc, #100]	@ (800038c <MX_GPIO_Init+0x13c>)
 8000326:	f002 fe11 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON4_IN8_Pin */
  GPIO_InitStruct.Pin = BUTTON4_IN8_Pin;
 800032a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800032e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000330:	4b17      	ldr	r3, [pc, #92]	@ (8000390 <MX_GPIO_Init+0x140>)
 8000332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000334:	2302      	movs	r3, #2
 8000336:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON4_IN8_GPIO_Port, &GPIO_InitStruct);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	4812      	ldr	r0, [pc, #72]	@ (8000388 <MX_GPIO_Init+0x138>)
 8000340:	f002 fe04 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : RTC_IN5_Pin */
  GPIO_InitStruct.Pin = RTC_IN5_Pin;
 8000344:	2320      	movs	r3, #32
 8000346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000348:	4b12      	ldr	r3, [pc, #72]	@ (8000394 <MX_GPIO_Init+0x144>)
 800034a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800034c:	2301      	movs	r3, #1
 800034e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RTC_IN5_GPIO_Port, &GPIO_InitStruct);
 8000350:	f107 0310 	add.w	r3, r7, #16
 8000354:	4619      	mov	r1, r3
 8000356:	480d      	ldr	r0, [pc, #52]	@ (800038c <MX_GPIO_Init+0x13c>)
 8000358:	f002 fdf8 	bl	8002f4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800035c:	2200      	movs	r2, #0
 800035e:	2100      	movs	r1, #0
 8000360:	2017      	movs	r0, #23
 8000362:	f002 fd0a 	bl	8002d7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000366:	2017      	movs	r0, #23
 8000368:	f002 fd23 	bl	8002db2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800036c:	2200      	movs	r2, #0
 800036e:	2100      	movs	r1, #0
 8000370:	2028      	movs	r0, #40	@ 0x28
 8000372:	f002 fd02 	bl	8002d7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000376:	2028      	movs	r0, #40	@ 0x28
 8000378:	f002 fd1b 	bl	8002db2 <HAL_NVIC_EnableIRQ>

}
 800037c:	bf00      	nop
 800037e:	3720      	adds	r7, #32
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	40021000 	.word	0x40021000
 8000388:	40010800 	.word	0x40010800
 800038c:	40010c00 	.word	0x40010c00
 8000390:	10110000 	.word	0x10110000
 8000394:	10210000 	.word	0x10210000

08000398 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800039c:	4b12      	ldr	r3, [pc, #72]	@ (80003e8 <MX_I2C1_Init+0x50>)
 800039e:	4a13      	ldr	r2, [pc, #76]	@ (80003ec <MX_I2C1_Init+0x54>)
 80003a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80003a2:	4b11      	ldr	r3, [pc, #68]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003a4:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <MX_I2C1_Init+0x58>)
 80003a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003a8:	4b0f      	ldr	r3, [pc, #60]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80003ae:	4b0e      	ldr	r3, [pc, #56]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003b4:	4b0c      	ldr	r3, [pc, #48]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80003ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003bc:	4b0a      	ldr	r3, [pc, #40]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003be:	2200      	movs	r2, #0
 80003c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80003c2:	4b09      	ldr	r3, [pc, #36]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003c8:	4b07      	ldr	r3, [pc, #28]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003ce:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003d4:	4804      	ldr	r0, [pc, #16]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003d6:	f002 ff85 	bl	80032e4 <HAL_I2C_Init>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d001      	beq.n	80003e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003e0:	f001 fdba 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003e4:	bf00      	nop
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	200000a8 	.word	0x200000a8
 80003ec:	40005400 	.word	0x40005400
 80003f0:	00061a80 	.word	0x00061a80

080003f4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fc:	f107 0310 	add.w	r3, r7, #16
 8000400:	2200      	movs	r2, #0
 8000402:	601a      	str	r2, [r3, #0]
 8000404:	605a      	str	r2, [r3, #4]
 8000406:	609a      	str	r2, [r3, #8]
 8000408:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	4a15      	ldr	r2, [pc, #84]	@ (8000464 <HAL_I2C_MspInit+0x70>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d123      	bne.n	800045c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000414:	4b14      	ldr	r3, [pc, #80]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a13      	ldr	r2, [pc, #76]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 800041a:	f043 0308 	orr.w	r3, r3, #8
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b11      	ldr	r3, [pc, #68]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0308 	and.w	r3, r3, #8
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800042c:	23c0      	movs	r3, #192	@ 0xc0
 800042e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000430:	2312      	movs	r3, #18
 8000432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000434:	2303      	movs	r3, #3
 8000436:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	4619      	mov	r1, r3
 800043e:	480b      	ldr	r0, [pc, #44]	@ (800046c <HAL_I2C_MspInit+0x78>)
 8000440:	f002 fd84 	bl	8002f4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000444:	4b08      	ldr	r3, [pc, #32]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000446:	69db      	ldr	r3, [r3, #28]
 8000448:	4a07      	ldr	r2, [pc, #28]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 800044a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800044e:	61d3      	str	r3, [r2, #28]
 8000450:	4b05      	ldr	r3, [pc, #20]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000452:	69db      	ldr	r3, [r3, #28]
 8000454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000458:	60bb      	str	r3, [r7, #8]
 800045a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800045c:	bf00      	nop
 800045e:	3720      	adds	r7, #32
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40005400 	.word	0x40005400
 8000468:	40021000 	.word	0x40021000
 800046c:	40010c00 	.word	0x40010c00

08000470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	b087      	sub	sp, #28
 8000474:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000476:	f001 ff25 	bl	80022c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800047a:	f000 f8b3 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047e:	f7ff fee7 	bl	8000250 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000482:	f7ff ff89 	bl	8000398 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000486:	f7ff fe61 	bl	800014c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800048a:	f001 fe77 	bl	800217c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800048e:	f001 fd69 	bl	8001f64 <MX_SPI1_Init>
//     4, // Month: 1-12
//    25  // Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
//  );

  // Initialize RTC module (Run only once after reset the RTC).
  Time_Ctrl 
 8000492:	2300      	movs	r3, #0
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2300      	movs	r3, #0
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	2300      	movs	r3, #0
 800049c:	2200      	movs	r2, #0
 800049e:	2100      	movs	r1, #0
 80004a0:	2000      	movs	r0, #0
 80004a2:	f000 f9df 	bl	8000864 <Time_Ctrl>
     0, // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
     0  // Select: 1 = day of week, 0 = date of month
  );   

  // Initially retrieve the time values from the RTC module
  Time_Get(&time_get_data);
 80004a6:	4844      	ldr	r0, [pc, #272]	@ (80005b8 <main+0x148>)
 80004a8:	f000 f988 	bl	80007bc <Time_Get>
  //   false, // true = ON, false = OFF 
  //    1     // Slot number of the alarm in the EEPROM module (0-9)
  // );  

  // Initially retrieve the alarm slot pointer data from the EEPROM module
  Alarm_Slot_Pointer_Get();
 80004ac:	f000 fbb6 	bl	8000c1c <Alarm_Slot_Pointer_Get>

  // Initially retrieve the alarm values from the EEPROM module and send to system memory
  for (int i = 0; i < alarm_slot_ptr; i++)
 80004b0:	2300      	movs	r3, #0
 80004b2:	60fb      	str	r3, [r7, #12]
 80004b4:	e00e      	b.n	80004d4 <main+0x64>
  {
    Alarm_Get(i, &alarm_get_data[i]);
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	b2d8      	uxtb	r0, r3
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	4613      	mov	r3, r2
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	4413      	add	r3, r2
 80004c2:	005b      	lsls	r3, r3, #1
 80004c4:	4a3d      	ldr	r2, [pc, #244]	@ (80005bc <main+0x14c>)
 80004c6:	4413      	add	r3, r2
 80004c8:	4619      	mov	r1, r3
 80004ca:	f000 fb15 	bl	8000af8 <Alarm_Get>
  for (int i = 0; i < alarm_slot_ptr; i++)
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	3301      	adds	r3, #1
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	4b3a      	ldr	r3, [pc, #232]	@ (80005c0 <main+0x150>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	461a      	mov	r2, r3
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	4293      	cmp	r3, r2
 80004de:	dbea      	blt.n	80004b6 <main+0x46>

  // Set the initial system parameters to current time values and default settings for convenience
  system_param_data =
  (SYSTEM_PARAM_DATA)
  {
    time_get_data.minute,       // Minutes: 0-59
 80004e0:	4b35      	ldr	r3, [pc, #212]	@ (80005b8 <main+0x148>)
 80004e2:	785b      	ldrb	r3, [r3, #1]
 80004e4:	fa5f fc83 	uxtb.w	ip, r3
    time_get_data.hour,         // Hours: 0-23
 80004e8:	4b33      	ldr	r3, [pc, #204]	@ (80005b8 <main+0x148>)
 80004ea:	789b      	ldrb	r3, [r3, #2]
 80004ec:	b2de      	uxtb	r6, r3
    time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday)
 80004ee:	4b32      	ldr	r3, [pc, #200]	@ (80005b8 <main+0x148>)
 80004f0:	78db      	ldrb	r3, [r3, #3]
 80004f2:	b2dd      	uxtb	r5, r3
    time_get_data.dateofmonth,  // Date of the month: 1-31
 80004f4:	4b30      	ldr	r3, [pc, #192]	@ (80005b8 <main+0x148>)
 80004f6:	791b      	ldrb	r3, [r3, #4]
 80004f8:	b2dc      	uxtb	r4, r3
    time_get_data.month,        // Month: 1-12
 80004fa:	4b2f      	ldr	r3, [pc, #188]	@ (80005b8 <main+0x148>)
 80004fc:	795b      	ldrb	r3, [r3, #5]
 80004fe:	b2d8      	uxtb	r0, r3
    time_get_data.year,         // Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
 8000500:	4b2d      	ldr	r3, [pc, #180]	@ (80005b8 <main+0x148>)
 8000502:	799b      	ldrb	r3, [r3, #6]
 8000504:	b2d9      	uxtb	r1, r3
    NOT_USED_MODE,              // Select: DAY_OF_WEEK_MODE, DATE_OF_MONTH_MODE, NOT_USED_MODE
    time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
 8000506:	4b2c      	ldr	r3, [pc, #176]	@ (80005b8 <main+0x148>)
 8000508:	78db      	ldrb	r3, [r3, #3]
 800050a:	b2da      	uxtb	r2, r3
  system_param_data =
 800050c:	4b2d      	ldr	r3, [pc, #180]	@ (80005c4 <main+0x154>)
 800050e:	f883 c000 	strb.w	ip, [r3]
 8000512:	4b2c      	ldr	r3, [pc, #176]	@ (80005c4 <main+0x154>)
 8000514:	705e      	strb	r6, [r3, #1]
 8000516:	4b2b      	ldr	r3, [pc, #172]	@ (80005c4 <main+0x154>)
 8000518:	709d      	strb	r5, [r3, #2]
 800051a:	4b2a      	ldr	r3, [pc, #168]	@ (80005c4 <main+0x154>)
 800051c:	70dc      	strb	r4, [r3, #3]
 800051e:	4b29      	ldr	r3, [pc, #164]	@ (80005c4 <main+0x154>)
 8000520:	7118      	strb	r0, [r3, #4]
 8000522:	4b28      	ldr	r3, [pc, #160]	@ (80005c4 <main+0x154>)
 8000524:	7159      	strb	r1, [r3, #5]
 8000526:	4b27      	ldr	r3, [pc, #156]	@ (80005c4 <main+0x154>)
 8000528:	2102      	movs	r1, #2
 800052a:	7199      	strb	r1, [r3, #6]
 800052c:	4b25      	ldr	r3, [pc, #148]	@ (80005c4 <main+0x154>)
 800052e:	71da      	strb	r2, [r3, #7]
 8000530:	4b24      	ldr	r3, [pc, #144]	@ (80005c4 <main+0x154>)
 8000532:	2201      	movs	r2, #1
 8000534:	721a      	strb	r2, [r3, #8]
    true                        // true = ON, false = OFF
  };

  // Initialize the UART module to receive data
  //    HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
  HAL_UART_Receive_IT(&huart1, uart_rx_data, 2);
 8000536:	2202      	movs	r2, #2
 8000538:	4923      	ldr	r1, [pc, #140]	@ (80005c8 <main+0x158>)
 800053a:	4824      	ldr	r0, [pc, #144]	@ (80005cc <main+0x15c>)
 800053c:	f004 fcd2 	bl	8004ee4 <HAL_UART_Receive_IT>

  // Initialize the ADC module to monitor battery voltage
  //    HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc);
  HAL_ADC_Start_IT(&hadc1);
 8000540:	4823      	ldr	r0, [pc, #140]	@ (80005d0 <main+0x160>)
 8000542:	f002 f81d 	bl	8002580 <HAL_ADC_Start_IT>
    
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    Button_Handle();
 8000546:	f000 fc7d 	bl	8000e44 <Button_Handle>

    // Check if the RTC Interrupt Flag is set (RTC Interrupt Flag) on PB4 (Activated every second)
    if (rtc_int_flag)
 800054a:	4b22      	ldr	r3, [pc, #136]	@ (80005d4 <main+0x164>)
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	b2db      	uxtb	r3, r3
 8000550:	2b00      	cmp	r3, #0
 8000552:	d018      	beq.n	8000586 <main+0x116>
    {
      // Retrieve the time values from the RTC module
      Time_Get(&time_get_data);
 8000554:	4818      	ldr	r0, [pc, #96]	@ (80005b8 <main+0x148>)
 8000556:	f000 f931 	bl	80007bc <Time_Get>
      
      // Check the alarms
      //   void Alarm_Check (volatile TIME_DATA *time_get_data)
      Alarm_Check(&time_get_data);
 800055a:	4817      	ldr	r0, [pc, #92]	@ (80005b8 <main+0x148>)
 800055c:	f000 fb78 	bl	8000c50 <Alarm_Check>

      // Reset the RTC Interrupt Flag
      rtc_int_flag = false;
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <main+0x164>)
 8000562:	2200      	movs	r2, #0
 8000564:	701a      	strb	r2, [r3, #0]

      // Toggle the debug RTC interrupt flag for debugging purposes
      debug_rtc_int = !debug_rtc_int;
 8000566:	4b1c      	ldr	r3, [pc, #112]	@ (80005d8 <main+0x168>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	b2db      	uxtb	r3, r3
 800056c:	2b00      	cmp	r3, #0
 800056e:	bf14      	ite	ne
 8000570:	2301      	movne	r3, #1
 8000572:	2300      	moveq	r3, #0
 8000574:	b2db      	uxtb	r3, r3
 8000576:	f083 0301 	eor.w	r3, r3, #1
 800057a:	b2db      	uxtb	r3, r3
 800057c:	f003 0301 	and.w	r3, r3, #1
 8000580:	b2da      	uxtb	r2, r3
 8000582:	4b15      	ldr	r3, [pc, #84]	@ (80005d8 <main+0x168>)
 8000584:	701a      	strb	r2, [r3, #0]
    }

    // Check if the ADC interrupt flag is set (ADC Valid Flag)
    if (adc_valid_flag)
 8000586:	4b15      	ldr	r3, [pc, #84]	@ (80005dc <main+0x16c>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	b2db      	uxtb	r3, r3
 800058c:	2b00      	cmp	r3, #0
 800058e:	d005      	beq.n	800059c <main+0x12c>
	  {
      // Re-enable the ADC interrupt to continue monitoring ADC values
      HAL_ADC_Start_IT(&hadc1);
 8000590:	480f      	ldr	r0, [pc, #60]	@ (80005d0 <main+0x160>)
 8000592:	f001 fff5 	bl	8002580 <HAL_ADC_Start_IT>

      // Delay for 100ms to allow the ADC to stabilize
      HAL_Delay(100);
 8000596:	2064      	movs	r0, #100	@ 0x64
 8000598:	f001 fef6 	bl	8002388 <HAL_Delay>
	  }

    // Check if the UART interrupt flag is set (UART Receive Flag)
    if (uart_rx_flag)
 800059c:	4b10      	ldr	r3, [pc, #64]	@ (80005e0 <main+0x170>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d0cf      	beq.n	8000546 <main+0xd6>
	  {
      // Re-enable the UART interrupt to continue receiving data
      HAL_UART_Receive_IT(&huart1,uart_rx_data,2); 
 80005a6:	2202      	movs	r2, #2
 80005a8:	4907      	ldr	r1, [pc, #28]	@ (80005c8 <main+0x158>)
 80005aa:	4808      	ldr	r0, [pc, #32]	@ (80005cc <main+0x15c>)
 80005ac:	f004 fc9a 	bl	8004ee4 <HAL_UART_Receive_IT>
      
      // Delay for 100ms to allow the UART to stabilize
      HAL_Delay(100);
 80005b0:	2064      	movs	r0, #100	@ 0x64
 80005b2:	f001 fee9 	bl	8002388 <HAL_Delay>
    Button_Handle();
 80005b6:	e7c6      	b.n	8000546 <main+0xd6>
 80005b8:	2000010c 	.word	0x2000010c
 80005bc:	20000114 	.word	0x20000114
 80005c0:	20000150 	.word	0x20000150
 80005c4:	20000100 	.word	0x20000100
 80005c8:	20000160 	.word	0x20000160
 80005cc:	200001bc 	.word	0x200001bc
 80005d0:	20000078 	.word	0x20000078
 80005d4:	20000151 	.word	0x20000151
 80005d8:	20000153 	.word	0x20000153
 80005dc:	20000159 	.word	0x20000159
 80005e0:	2000015e 	.word	0x2000015e

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b094      	sub	sp, #80	@ 0x50
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005ee:	2228      	movs	r2, #40	@ 0x28
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f005 f9ae 	bl	8005954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	f107 0314 	add.w	r3, r7, #20
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000614:	2301      	movs	r3, #1
 8000616:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000618:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800061c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000622:	2301      	movs	r3, #1
 8000624:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	2302      	movs	r3, #2
 8000628:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800062a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800062e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000630:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000634:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000636:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800063a:	4618      	mov	r0, r3
 800063c:	f003 feb8 	bl	80043b0 <HAL_RCC_OscConfig>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000646:	f001 fc87 	bl	8001f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064a:	230f      	movs	r3, #15
 800064c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064e:	2302      	movs	r3, #2
 8000650:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000656:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800065a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	2102      	movs	r1, #2
 8000666:	4618      	mov	r0, r3
 8000668:	f004 f924 	bl	80048b4 <HAL_RCC_ClockConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000672:	f001 fc71 	bl	8001f58 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000676:	2302      	movs	r3, #2
 8000678:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800067a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800067e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	4618      	mov	r0, r3
 8000684:	f004 faa4 	bl	8004bd0 <HAL_RCCEx_PeriphCLKConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800068e:	f001 fc63 	bl	8001f58 <Error_Handler>
  }
}
 8000692:	bf00      	nop
 8000694:	3750      	adds	r7, #80	@ 0x50
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <Dec_To_BCD>:
  * @brief  Convert a normal decimal number to Binary Coded Decimal (BCD).
  * @param  val: Decimal number to be converted.
  * @retval uint8_t: BCD representation of the input decimal number.
  */
uint8_t Dec_To_BCD(int val)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  return (uint8_t)( (val/10*16) + (val%10) );
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a0e      	ldr	r2, [pc, #56]	@ (80006e0 <Dec_To_BCD+0x44>)
 80006a8:	fb82 1203 	smull	r1, r2, r2, r3
 80006ac:	1092      	asrs	r2, r2, #2
 80006ae:	17db      	asrs	r3, r3, #31
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	011b      	lsls	r3, r3, #4
 80006b6:	b2d8      	uxtb	r0, r3
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	4b09      	ldr	r3, [pc, #36]	@ (80006e0 <Dec_To_BCD+0x44>)
 80006bc:	fb83 1302 	smull	r1, r3, r3, r2
 80006c0:	1099      	asrs	r1, r3, #2
 80006c2:	17d3      	asrs	r3, r2, #31
 80006c4:	1ac9      	subs	r1, r1, r3
 80006c6:	460b      	mov	r3, r1
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	440b      	add	r3, r1
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	1ad1      	subs	r1, r2, r3
 80006d0:	b2cb      	uxtb	r3, r1
 80006d2:	4403      	add	r3, r0
 80006d4:	b2db      	uxtb	r3, r3
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr
 80006e0:	66666667 	.word	0x66666667

080006e4 <BCD_To_Dec>:
  * @brief  Convert a Binary Coded Decimal (BCD) value to a normal decimal number.
  * @param  val: BCD value to be converted.
  * @retval int: Decimal representation of the input BCD value.
  */
int BCD_To_Dec(uint8_t val)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	091b      	lsrs	r3, r3, #4
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	4613      	mov	r3, r2
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	4413      	add	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	461a      	mov	r2, r3
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	4413      	add	r3, r2
}
 8000708:	4618      	mov	r0, r3
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
	...

08000714 <Time_Set>:
  * @param  month: Month: 1-12
  * @param  year: Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
  * @retval None
*/
void Time_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b089      	sub	sp, #36	@ 0x24
 8000718:	af04      	add	r7, sp, #16
 800071a:	4604      	mov	r4, r0
 800071c:	4608      	mov	r0, r1
 800071e:	4611      	mov	r1, r2
 8000720:	461a      	mov	r2, r3
 8000722:	4623      	mov	r3, r4
 8000724:	71fb      	strb	r3, [r7, #7]
 8000726:	4603      	mov	r3, r0
 8000728:	71bb      	strb	r3, [r7, #6]
 800072a:	460b      	mov	r3, r1
 800072c:	717b      	strb	r3, [r7, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	713b      	strb	r3, [r7, #4]
	// A blank array (7 slots) to contain the time values
  uint8_t setTime[7];

  // Store the time values (converted in to BCD code) into the blank array
	setTime[0] = Dec_To_BCD(sec);
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff ffb1 	bl	800069c <Dec_To_BCD>
 800073a:	4603      	mov	r3, r0
 800073c:	723b      	strb	r3, [r7, #8]
	setTime[1] = Dec_To_BCD(min);
 800073e:	79bb      	ldrb	r3, [r7, #6]
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ffab 	bl	800069c <Dec_To_BCD>
 8000746:	4603      	mov	r3, r0
 8000748:	727b      	strb	r3, [r7, #9]
	setTime[2] = Dec_To_BCD(hour);
 800074a:	797b      	ldrb	r3, [r7, #5]
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ffa5 	bl	800069c <Dec_To_BCD>
 8000752:	4603      	mov	r3, r0
 8000754:	72bb      	strb	r3, [r7, #10]
	setTime[3] = Dec_To_BCD(dow);
 8000756:	793b      	ldrb	r3, [r7, #4]
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff ff9f 	bl	800069c <Dec_To_BCD>
 800075e:	4603      	mov	r3, r0
 8000760:	72fb      	strb	r3, [r7, #11]
	setTime[4] = Dec_To_BCD(dom);
 8000762:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff ff98 	bl	800069c <Dec_To_BCD>
 800076c:	4603      	mov	r3, r0
 800076e:	733b      	strb	r3, [r7, #12]
	setTime[5] = Dec_To_BCD(month);
 8000770:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff91 	bl	800069c <Dec_To_BCD>
 800077a:	4603      	mov	r3, r0
 800077c:	737b      	strb	r3, [r7, #13]
	setTime[6] = Dec_To_BCD(year);
 800077e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff8a 	bl	800069c <Dec_To_BCD>
 8000788:	4603      	mov	r3, r0
 800078a:	73bb      	strb	r3, [r7, #14]

  // Send the array containing the time values to the RTC module through I2C interface at address 00h - 06h (size of value: 7 bytes)
  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);	
  HAL_I2C_Mem_Write(DS3231_I2C, DS3231_ADDR, 0x00, 1, setTime, sizeof(setTime), 1000);
 800078c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000790:	9302      	str	r3, [sp, #8]
 8000792:	2307      	movs	r3, #7
 8000794:	9301      	str	r3, [sp, #4]
 8000796:	f107 0308 	add.w	r3, r7, #8
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	2301      	movs	r3, #1
 800079e:	2200      	movs	r2, #0
 80007a0:	21d0      	movs	r1, #208	@ 0xd0
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <Time_Set+0xa4>)
 80007a4:	f002 fee2 	bl	800356c <HAL_I2C_Mem_Write>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80007a8:	2001      	movs	r0, #1
 80007aa:	f001 fded 	bl	8002388 <HAL_Delay>
}
 80007ae:	bf00      	nop
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd90      	pop	{r4, r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200000a8 	.word	0x200000a8

080007bc <Time_Get>:
  * @brief  Get time from the RTC module through I2C interface.
  * @param  time_get_data: Pointer to a TIME structure to store the retrieved time values.
  * @retval None
*/
void Time_Get (volatile TIME_DATA *time_get_data)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af04      	add	r7, sp, #16
 80007c2:	6078      	str	r0, [r7, #4]
  uint8_t getTime[7];

  // Receive the time values from the RTC module through I2C interface, then store them into the blank array (size of value: 7 bytes)
  // HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);  
  HAL_I2C_Mem_Read(DS3231_I2C, DS3231_ADDR, 0x00, 1, getTime, sizeof(getTime), 1000);
 80007c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c8:	9302      	str	r3, [sp, #8]
 80007ca:	2307      	movs	r3, #7
 80007cc:	9301      	str	r3, [sp, #4]
 80007ce:	f107 0308 	add.w	r3, r7, #8
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	2301      	movs	r3, #1
 80007d6:	2200      	movs	r2, #0
 80007d8:	21d0      	movs	r1, #208	@ 0xd0
 80007da:	4821      	ldr	r0, [pc, #132]	@ (8000860 <Time_Get+0xa4>)
 80007dc:	f002 ffc0 	bl	8003760 <HAL_I2C_Mem_Read>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80007e0:	2001      	movs	r0, #1
 80007e2:	f001 fdd1 	bl	8002388 <HAL_Delay>

  // Store the time values (converted from BCD code to decimal) into the time variable
	time_get_data->second       = BCD_To_Dec(getTime[0]);
 80007e6:	7a3b      	ldrb	r3, [r7, #8]
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff7b 	bl	80006e4 <BCD_To_Dec>
 80007ee:	4603      	mov	r3, r0
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	701a      	strb	r2, [r3, #0]
	time_get_data->minute       = BCD_To_Dec(getTime[1]);
 80007f6:	7a7b      	ldrb	r3, [r7, #9]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff73 	bl	80006e4 <BCD_To_Dec>
 80007fe:	4603      	mov	r3, r0
 8000800:	b2da      	uxtb	r2, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	705a      	strb	r2, [r3, #1]
	time_get_data->hour         = BCD_To_Dec(getTime[2]);
 8000806:	7abb      	ldrb	r3, [r7, #10]
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ff6b 	bl	80006e4 <BCD_To_Dec>
 800080e:	4603      	mov	r3, r0
 8000810:	b2da      	uxtb	r2, r3
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	709a      	strb	r2, [r3, #2]
	time_get_data->dayofweek    = BCD_To_Dec(getTime[3]);
 8000816:	7afb      	ldrb	r3, [r7, #11]
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff63 	bl	80006e4 <BCD_To_Dec>
 800081e:	4603      	mov	r3, r0
 8000820:	b2da      	uxtb	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	70da      	strb	r2, [r3, #3]
	time_get_data->dateofmonth  = BCD_To_Dec(getTime[4]);
 8000826:	7b3b      	ldrb	r3, [r7, #12]
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff ff5b 	bl	80006e4 <BCD_To_Dec>
 800082e:	4603      	mov	r3, r0
 8000830:	b2da      	uxtb	r2, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	711a      	strb	r2, [r3, #4]
	time_get_data->month        = BCD_To_Dec(getTime[5]);
 8000836:	7b7b      	ldrb	r3, [r7, #13]
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff53 	bl	80006e4 <BCD_To_Dec>
 800083e:	4603      	mov	r3, r0
 8000840:	b2da      	uxtb	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	715a      	strb	r2, [r3, #5]
	time_get_data->year         = BCD_To_Dec(getTime[6]);
 8000846:	7bbb      	ldrb	r3, [r7, #14]
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ff4b 	bl	80006e4 <BCD_To_Dec>
 800084e:	4603      	mov	r3, r0
 8000850:	b2da      	uxtb	r2, r3
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	719a      	strb	r2, [r3, #6]
}
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	200000a8 	.word	0x200000a8

08000864 <Time_Ctrl>:
  * @param  dow_dom: Day of the week or date of the month (1-7 or 1-31).
  * @param  dy_dt: Day of week or date of month (1 = day of week, 0 = date of month, 0 = not used).
  * @retval None
*/
void Time_Ctrl (uint8_t mode, uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, bool dy_dt)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b08b      	sub	sp, #44	@ 0x2c
 8000868:	af04      	add	r7, sp, #16
 800086a:	4604      	mov	r4, r0
 800086c:	4608      	mov	r0, r1
 800086e:	4611      	mov	r1, r2
 8000870:	461a      	mov	r2, r3
 8000872:	4623      	mov	r3, r4
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	4603      	mov	r3, r0
 8000878:	71bb      	strb	r3, [r7, #6]
 800087a:	460b      	mov	r3, r1
 800087c:	717b      	strb	r3, [r7, #5]
 800087e:	4613      	mov	r3, r2
 8000880:	713b      	strb	r3, [r7, #4]
  // A blank array (4 slots) to contain the RTC alarm settings
  uint8_t ctrlTime[4];

  // A mask bit to set the Control register in the RTC module
  //    Address 0Eh: A1IE = 1
  uint8_t ctrlAlarm = 1; 
 8000882:	2301      	movs	r3, #1
 8000884:	73fb      	strb	r3, [r7, #15]

  // A mask bit to set the alarm modes (Bit 7) in the RTC module
  uint8_t maskBit = 128;
 8000886:	2380      	movs	r3, #128	@ 0x80
 8000888:	75fb      	strb	r3, [r7, #23]

  // A mask bit for selection of [day of week] or [date of month] (Bit 6) in the RTC module
  //    If the input [day of week]/ [date of month] selection is 1, the mask bit will be 64.
  uint8_t dyDt = (dy_dt == true) ? 64 : 0;
 800088a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <Time_Ctrl+0x32>
 8000892:	2340      	movs	r3, #64	@ 0x40
 8000894:	e000      	b.n	8000898 <Time_Ctrl+0x34>
 8000896:	2300      	movs	r3, #0
 8000898:	75bb      	strb	r3, [r7, #22]

  // Store the RTC alarm time settings (converted into BCD code) into the blank array
  ctrlTime[0] = Dec_To_BCD(sec);
 800089a:	79bb      	ldrb	r3, [r7, #6]
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff fefd 	bl	800069c <Dec_To_BCD>
 80008a2:	4603      	mov	r3, r0
 80008a4:	743b      	strb	r3, [r7, #16]
	ctrlTime[1] = Dec_To_BCD(min);
 80008a6:	797b      	ldrb	r3, [r7, #5]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fef7 	bl	800069c <Dec_To_BCD>
 80008ae:	4603      	mov	r3, r0
 80008b0:	747b      	strb	r3, [r7, #17]
	ctrlTime[2] = Dec_To_BCD(hour);
 80008b2:	793b      	ldrb	r3, [r7, #4]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fef1 	bl	800069c <Dec_To_BCD>
 80008ba:	4603      	mov	r3, r0
 80008bc:	74bb      	strb	r3, [r7, #18]
	ctrlTime[3] = Dec_To_BCD(dow_dom);
 80008be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff feea 	bl	800069c <Dec_To_BCD>
 80008c8:	4603      	mov	r3, r0
 80008ca:	74fb      	strb	r3, [r7, #19]
  //      1    : Alarm when seconds match
  //      2    : Alarm when minutes and seconds match
  //      3    : Alarm when hours, minutes, and seconds match
  //      4    : Alarm when date, hours, minutes, and seconds match
  //      5    : Alarm when day, hours, minutes, and seconds match
  switch (mode)
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	2b05      	cmp	r3, #5
 80008d0:	d865      	bhi.n	800099e <Time_Ctrl+0x13a>
 80008d2:	a201      	add	r2, pc, #4	@ (adr r2, 80008d8 <Time_Ctrl+0x74>)
 80008d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d8:	080008f1 	.word	0x080008f1
 80008dc:	0800091b 	.word	0x0800091b
 80008e0:	0800093f 	.word	0x0800093f
 80008e4:	0800095d 	.word	0x0800095d
 80008e8:	08000975 	.word	0x08000975
 80008ec:	08000987 	.word	0x08000987
  {
    case 0:
      // Alarm mask bit: A1M4:A1M1 = b1111, DY/DT = X
      ctrlTime[0] += maskBit;
 80008f0:	7c3a      	ldrb	r2, [r7, #16]
 80008f2:	7dfb      	ldrb	r3, [r7, #23]
 80008f4:	4413      	add	r3, r2
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += maskBit;
 80008fa:	7c7a      	ldrb	r2, [r7, #17]
 80008fc:	7dfb      	ldrb	r3, [r7, #23]
 80008fe:	4413      	add	r3, r2
 8000900:	b2db      	uxtb	r3, r3
 8000902:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += maskBit;
 8000904:	7cba      	ldrb	r2, [r7, #18]
 8000906:	7dfb      	ldrb	r3, [r7, #23]
 8000908:	4413      	add	r3, r2
 800090a:	b2db      	uxtb	r3, r3
 800090c:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 800090e:	7cfa      	ldrb	r2, [r7, #19]
 8000910:	7dfb      	ldrb	r3, [r7, #23]
 8000912:	4413      	add	r3, r2
 8000914:	b2db      	uxtb	r3, r3
 8000916:	74fb      	strb	r3, [r7, #19]
      break;
 8000918:	e04a      	b.n	80009b0 <Time_Ctrl+0x14c>
    case 1:
      // Alarm mask bit: A1M4:A1M1 = b1110, DY/DT = X
      ctrlTime[0] += 0;
 800091a:	7c3b      	ldrb	r3, [r7, #16]
 800091c:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += maskBit;
 800091e:	7c7a      	ldrb	r2, [r7, #17]
 8000920:	7dfb      	ldrb	r3, [r7, #23]
 8000922:	4413      	add	r3, r2
 8000924:	b2db      	uxtb	r3, r3
 8000926:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += maskBit;
 8000928:	7cba      	ldrb	r2, [r7, #18]
 800092a:	7dfb      	ldrb	r3, [r7, #23]
 800092c:	4413      	add	r3, r2
 800092e:	b2db      	uxtb	r3, r3
 8000930:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 8000932:	7cfa      	ldrb	r2, [r7, #19]
 8000934:	7dfb      	ldrb	r3, [r7, #23]
 8000936:	4413      	add	r3, r2
 8000938:	b2db      	uxtb	r3, r3
 800093a:	74fb      	strb	r3, [r7, #19]
      break;
 800093c:	e038      	b.n	80009b0 <Time_Ctrl+0x14c>
    case 2:
      // Alarm mask bit: A1M4:A1M1 = b1100, DY/DT = X
      ctrlTime[0] += 0;
 800093e:	7c3b      	ldrb	r3, [r7, #16]
 8000940:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 8000942:	7c7b      	ldrb	r3, [r7, #17]
 8000944:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += maskBit;
 8000946:	7cba      	ldrb	r2, [r7, #18]
 8000948:	7dfb      	ldrb	r3, [r7, #23]
 800094a:	4413      	add	r3, r2
 800094c:	b2db      	uxtb	r3, r3
 800094e:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 8000950:	7cfa      	ldrb	r2, [r7, #19]
 8000952:	7dfb      	ldrb	r3, [r7, #23]
 8000954:	4413      	add	r3, r2
 8000956:	b2db      	uxtb	r3, r3
 8000958:	74fb      	strb	r3, [r7, #19]
      break;
 800095a:	e029      	b.n	80009b0 <Time_Ctrl+0x14c>
    case 3:
      // Alarm mask bit: A1M4:A1M1 = b1000, DY/DT = X
      ctrlTime[0] += 0;
 800095c:	7c3b      	ldrb	r3, [r7, #16]
 800095e:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 8000960:	7c7b      	ldrb	r3, [r7, #17]
 8000962:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 8000964:	7cbb      	ldrb	r3, [r7, #18]
 8000966:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 8000968:	7cfa      	ldrb	r2, [r7, #19]
 800096a:	7dfb      	ldrb	r3, [r7, #23]
 800096c:	4413      	add	r3, r2
 800096e:	b2db      	uxtb	r3, r3
 8000970:	74fb      	strb	r3, [r7, #19]
      break;
 8000972:	e01d      	b.n	80009b0 <Time_Ctrl+0x14c>
    case 4:
      // Alarm mask bit: A1M4:A1M1 = b0000, DY/DT = 0
      ctrlTime[0] += 0;
 8000974:	7c3b      	ldrb	r3, [r7, #16]
 8000976:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 8000978:	7c7b      	ldrb	r3, [r7, #17]
 800097a:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 800097c:	7cbb      	ldrb	r3, [r7, #18]
 800097e:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += 0;
 8000980:	7cfb      	ldrb	r3, [r7, #19]
 8000982:	74fb      	strb	r3, [r7, #19]
      break;
 8000984:	e014      	b.n	80009b0 <Time_Ctrl+0x14c>
    case 5:
      // Alarm mask bit: A1M4:A1M1 = b0000, DY/DT = 1
      ctrlTime[0] += 0;
 8000986:	7c3b      	ldrb	r3, [r7, #16]
 8000988:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 800098a:	7c7b      	ldrb	r3, [r7, #17]
 800098c:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 800098e:	7cbb      	ldrb	r3, [r7, #18]
 8000990:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += dyDt;
 8000992:	7cfa      	ldrb	r2, [r7, #19]
 8000994:	7dbb      	ldrb	r3, [r7, #22]
 8000996:	4413      	add	r3, r2
 8000998:	b2db      	uxtb	r3, r3
 800099a:	74fb      	strb	r3, [r7, #19]
      break;
 800099c:	e008      	b.n	80009b0 <Time_Ctrl+0x14c>
    default:
      // Alarm mask bit: A1M4:A1M1 = b0000, DY/DT = 0
      ctrlTime[0] += 0;
 800099e:	7c3b      	ldrb	r3, [r7, #16]
 80009a0:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 80009a2:	7c7b      	ldrb	r3, [r7, #17]
 80009a4:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 80009a6:	7cbb      	ldrb	r3, [r7, #18]
 80009a8:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += 0;
 80009aa:	7cfb      	ldrb	r3, [r7, #19]
 80009ac:	74fb      	strb	r3, [r7, #19]
      break;
 80009ae:	bf00      	nop
  }

  // Send the array containing the RTC alarm mode setting to the RTC module through I2C interface at address 07h - 0Ah (size of value: 4 bytes)
  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);	  
  HAL_I2C_Mem_Write(DS3231_I2C, DS3231_ADDR, 0x07, 1, ctrlTime, sizeof(ctrlTime), 1000);
 80009b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009b4:	9302      	str	r3, [sp, #8]
 80009b6:	2304      	movs	r3, #4
 80009b8:	9301      	str	r3, [sp, #4]
 80009ba:	f107 0310 	add.w	r3, r7, #16
 80009be:	9300      	str	r3, [sp, #0]
 80009c0:	2301      	movs	r3, #1
 80009c2:	2207      	movs	r2, #7
 80009c4:	21d0      	movs	r1, #208	@ 0xd0
 80009c6:	480d      	ldr	r0, [pc, #52]	@ (80009fc <Time_Ctrl+0x198>)
 80009c8:	f002 fdd0 	bl	800356c <HAL_I2C_Mem_Write>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80009cc:	2001      	movs	r0, #1
 80009ce:	f001 fcdb 	bl	8002388 <HAL_Delay>

  // Send the alarm control mask bits to the RTC module through I2C interface at address 0Eh (size of value: 1 byte)
  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);	  
  HAL_I2C_Mem_Write(DS3231_I2C, DS3231_ADDR, 0x0E, 1, &ctrlAlarm, sizeof(ctrlAlarm), 1000);
 80009d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009d6:	9302      	str	r3, [sp, #8]
 80009d8:	2301      	movs	r3, #1
 80009da:	9301      	str	r3, [sp, #4]
 80009dc:	f107 030f 	add.w	r3, r7, #15
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	2301      	movs	r3, #1
 80009e4:	220e      	movs	r2, #14
 80009e6:	21d0      	movs	r1, #208	@ 0xd0
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <Time_Ctrl+0x198>)
 80009ea:	f002 fdbf 	bl	800356c <HAL_I2C_Mem_Write>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80009ee:	2001      	movs	r0, #1
 80009f0:	f001 fcca 	bl	8002388 <HAL_Delay>
}
 80009f4:	bf00      	nop
 80009f6:	371c      	adds	r7, #28
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	200000a8 	.word	0x200000a8

08000a00 <Time_Init>:
  * @param  month: Month: 1-12
  * @param  year: Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
  * @retval None
*/
void Time_Init (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8000a00:	b590      	push	{r4, r7, lr}
 8000a02:	b087      	sub	sp, #28
 8000a04:	af04      	add	r7, sp, #16
 8000a06:	4604      	mov	r4, r0
 8000a08:	4608      	mov	r0, r1
 8000a0a:	4611      	mov	r1, r2
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	4623      	mov	r3, r4
 8000a10:	71fb      	strb	r3, [r7, #7]
 8000a12:	4603      	mov	r3, r0
 8000a14:	71bb      	strb	r3, [r7, #6]
 8000a16:	460b      	mov	r3, r1
 8000a18:	717b      	strb	r3, [r7, #5]
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	713b      	strb	r3, [r7, #4]
  // This function is intended for initial setup of the RTC module after a reset.
  // It should not be called repeatedly unless reinitialization is required.
  //    Time_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
  Time_Set (sec, min, hour, dow, dom, month, year);
 8000a1e:	793c      	ldrb	r4, [r7, #4]
 8000a20:	797a      	ldrb	r2, [r7, #5]
 8000a22:	79b9      	ldrb	r1, [r7, #6]
 8000a24:	79f8      	ldrb	r0, [r7, #7]
 8000a26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a2a:	9302      	str	r3, [sp, #8]
 8000a2c:	7f3b      	ldrb	r3, [r7, #28]
 8000a2e:	9301      	str	r3, [sp, #4]
 8000a30:	7e3b      	ldrb	r3, [r7, #24]
 8000a32:	9300      	str	r3, [sp, #0]
 8000a34:	4623      	mov	r3, r4
 8000a36:	f7ff fe6d 	bl	8000714 <Time_Set>
  //        2    : Alarm when minutes and seconds match
  //        3    : Alarm when hours, minutes, and seconds match
  //        4    : Alarm when date, hours, minutes, and seconds match
  //        5    : Alarm when day, hours, minutes, and seconds match
  //      For mode 0, the remaining input are don't-care values
  Time_Ctrl 
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	9301      	str	r3, [sp, #4]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	2300      	movs	r3, #0
 8000a44:	2200      	movs	r2, #0
 8000a46:	2100      	movs	r1, #0
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f7ff ff0b 	bl	8000864 <Time_Ctrl>
     0, // Minutes: 0-59
     0, // Hours: 0-23
     0, // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
     0  // Select: 1 = day of week, 0 = date of month
  );   
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd90      	pop	{r4, r7, pc}
	...

08000a58 <Alarm_Set>:
  * @param  on_off: On/ Off state of the alarm (1 = ON, 0 = OFF)
  * @param  slot: Slot number of the alarm in the EEPROM module (0-9)
  * @retval None
*/
void Alarm_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, ALARM_DY_DT_MODE dy_dt, bool on_off, uint8_t slot)
{
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b089      	sub	sp, #36	@ 0x24
 8000a5c:	af04      	add	r7, sp, #16
 8000a5e:	4604      	mov	r4, r0
 8000a60:	4608      	mov	r0, r1
 8000a62:	4611      	mov	r1, r2
 8000a64:	461a      	mov	r2, r3
 8000a66:	4623      	mov	r3, r4
 8000a68:	71fb      	strb	r3, [r7, #7]
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	71bb      	strb	r3, [r7, #6]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	717b      	strb	r3, [r7, #5]
 8000a72:	4613      	mov	r3, r2
 8000a74:	713b      	strb	r3, [r7, #4]
  // Internal address of the alarm in the EEPROM module (0-8192, or 13 bits)
  uint16_t address = slot * 4;
 8000a76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	81fb      	strh	r3, [r7, #14]

  // Add an ON/OFF (1 bit) signal into the alarm package by using the MSB of the second register
  if (on_off)
 8000a80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d002      	beq.n	8000a8e <Alarm_Set+0x36>
  {
    sec += (1 << 7);
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	3b80      	subs	r3, #128	@ 0x80
 8000a8c:	71fb      	strb	r3, [r7, #7]
  }

  // Add a [day of week] or [date of month] (1 bit) signal into the alarm package by using bit 6 of the dow_dom register
  switch (dy_dt)
 8000a8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d00d      	beq.n	8000ab2 <Alarm_Set+0x5a>
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	dc0d      	bgt.n	8000ab6 <Alarm_Set+0x5e>
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d005      	beq.n	8000aaa <Alarm_Set+0x52>
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d109      	bne.n	8000ab6 <Alarm_Set+0x5e>
  {
    // Date of the month
    case DATE_OF_MONTH_MODE:
      // Decoding: [Bit 7] = 1, [Bit 6] = 0
      dow_dom += (1 << 7);
 8000aa2:	793b      	ldrb	r3, [r7, #4]
 8000aa4:	3b80      	subs	r3, #128	@ 0x80
 8000aa6:	713b      	strb	r3, [r7, #4]
      break;
 8000aa8:	e006      	b.n	8000ab8 <Alarm_Set+0x60>

    // Day of the week
    case DAY_OF_WEEK_MODE:
      // Decoding: [Bit 7] = 1, [Bit 6] = 1
      dow_dom += ((1 << 7) | (1 << 6));
 8000aaa:	793b      	ldrb	r3, [r7, #4]
 8000aac:	3b40      	subs	r3, #64	@ 0x40
 8000aae:	713b      	strb	r3, [r7, #4]
      break;
 8000ab0:	e002      	b.n	8000ab8 <Alarm_Set+0x60>

    // Not used
    case NOT_USED_MODE:
      // Decoding: [Bit 7] = 0, [Bit 6] = 0
      dow_dom += 0;
      break;
 8000ab2:	bf00      	nop
 8000ab4:	e000      	b.n	8000ab8 <Alarm_Set+0x60>

    default:
      dow_dom += 0;
      break;
 8000ab6:	bf00      	nop

  // A blank array (4 slots) to contain the alarm values
  uint8_t setAlarm[4];
  
  // Store the alarm values into the blank array
  setAlarm[0] = sec;
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	723b      	strb	r3, [r7, #8]
  setAlarm[1] = min;
 8000abc:	79bb      	ldrb	r3, [r7, #6]
 8000abe:	727b      	strb	r3, [r7, #9]
  setAlarm[2] = hour;
 8000ac0:	797b      	ldrb	r3, [r7, #5]
 8000ac2:	72bb      	strb	r3, [r7, #10]
  setAlarm[3] = dow_dom;
 8000ac4:	793b      	ldrb	r3, [r7, #4]
 8000ac6:	72fb      	strb	r3, [r7, #11]

  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, address, 1, setAlarm, sizeof(setAlarm), 1000);
 8000ac8:	89fa      	ldrh	r2, [r7, #14]
 8000aca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ace:	9302      	str	r3, [sp, #8]
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	f107 0308 	add.w	r3, r7, #8
 8000ad8:	9300      	str	r3, [sp, #0]
 8000ada:	2301      	movs	r3, #1
 8000adc:	21a0      	movs	r1, #160	@ 0xa0
 8000ade:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <Alarm_Set+0x9c>)
 8000ae0:	f002 fd44 	bl	800356c <HAL_I2C_Mem_Write>
  //     +  8 [2nd Word Address Byte]   + 1 [ACK from Client]      +
  //     + {8 [1st Data Word]           + 1 [ACK from Client]} * 4 + 
  //     +  1 [Stop Condition by Host] 
  //     =  65 cycles  
  //    Neccesary delay time = 65 cycles / 400 kHz = 162.5 us = ~ 0.17 ms
  HAL_Delay(1);
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f001 fc4f 	bl	8002388 <HAL_Delay>
}
 8000aea:	bf00      	nop
 8000aec:	3714      	adds	r7, #20
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd90      	pop	{r4, r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200000a8 	.word	0x200000a8

08000af8 <Alarm_Get>:
  * @param  slot: Slot number of the alarm in the EEPROM module (0-9)
  * @param  alarm_get_data: Pointer to an ALARM_DATA structure to store the retrieved alarm values
  * @retval None
*/
void Alarm_Get (uint8_t slot, volatile ALARM_DATA *alarm_get_data)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af04      	add	r7, sp, #16
 8000afe:	4603      	mov	r3, r0
 8000b00:	6039      	str	r1, [r7, #0]
 8000b02:	71fb      	strb	r3, [r7, #7]
  // Address of the alarm in the EEPROM module (0-8192, or 13 bits)
  uint16_t address = slot * 4;
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	81fb      	strh	r3, [r7, #14]
  // A blank array (4 slots) to contain the alarm values received from the EEPROM module
  uint8_t getAlarm[4];

  // HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, address, 1, getAlarm, sizeof(getAlarm), 1000);
 8000b0c:	89fa      	ldrh	r2, [r7, #14]
 8000b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b12:	9302      	str	r3, [sp, #8]
 8000b14:	2304      	movs	r3, #4
 8000b16:	9301      	str	r3, [sp, #4]
 8000b18:	f107 0308 	add.w	r3, r7, #8
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	21a0      	movs	r1, #160	@ 0xa0
 8000b22:	481f      	ldr	r0, [pc, #124]	@ (8000ba0 <Alarm_Get+0xa8>)
 8000b24:	f002 fe1c 	bl	8003760 <HAL_I2C_Mem_Read>
  //     +  8 [Device Address Byte]     + 1 [ACK from Client]      +
  //     + {8 [1st Data Word]           + 1 [ACK from Client]} * 4 + 
  //     +  1 [Stop Condition by Host] 
  //     =  75 cycles
  //    Neccesary delay time = 75 cycles / 400 kHz = 187.5 us = ~ 0.19 ms
  HAL_Delay(1);
 8000b28:	2001      	movs	r0, #1
 8000b2a:	f001 fc2d 	bl	8002388 <HAL_Delay>

  // Store the alarm values into the alarm variable
  alarm_get_data->second = 0;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
  alarm_get_data->minute = getAlarm[1];
 8000b34:	7a7a      	ldrb	r2, [r7, #9]
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	705a      	strb	r2, [r3, #1]
  alarm_get_data->hour = getAlarm[2];
 8000b3a:	7aba      	ldrb	r2, [r7, #10]
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	709a      	strb	r2, [r3, #2]
  
  if (getAlarm[3] >= (1 << 7))
 8000b40:	7afb      	ldrb	r3, [r7, #11]
 8000b42:	b25b      	sxtb	r3, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	da18      	bge.n	8000b7a <Alarm_Get+0x82>
  {
    if ((getAlarm[3] & 0x7F) >= (1 << 6))
 8000b48:	7afb      	ldrb	r3, [r7, #11]
 8000b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d009      	beq.n	8000b66 <Alarm_Get+0x6e>
    {
      alarm_get_data->dy_dt = DAY_OF_WEEK_MODE;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	2200      	movs	r2, #0
 8000b56:	70da      	strb	r2, [r3, #3]
      alarm_get_data->dow_dom = getAlarm[3] & 0x3F;
 8000b58:	7afb      	ldrb	r3, [r7, #11]
 8000b5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	711a      	strb	r2, [r3, #4]
 8000b64:	e00c      	b.n	8000b80 <Alarm_Get+0x88>
    }
    else 
    {
      alarm_get_data->dy_dt = DATE_OF_MONTH_MODE;
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	2201      	movs	r2, #1
 8000b6a:	70da      	strb	r2, [r3, #3]
      alarm_get_data->dow_dom = getAlarm[3] & 0x7F;
 8000b6c:	7afb      	ldrb	r3, [r7, #11]
 8000b6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	711a      	strb	r2, [r3, #4]
 8000b78:	e002      	b.n	8000b80 <Alarm_Get+0x88>
    }
  }
  else alarm_get_data->dy_dt = NOT_USED_MODE;
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	2202      	movs	r2, #2
 8000b7e:	70da      	strb	r2, [r3, #3]

  if (getAlarm[0] >= (1 << 7)) alarm_get_data->on_off = true;
 8000b80:	7a3b      	ldrb	r3, [r7, #8]
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	da03      	bge.n	8000b90 <Alarm_Get+0x98>
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	715a      	strb	r2, [r3, #5]
  else alarm_get_data->on_off = false;
}
 8000b8e:	e002      	b.n	8000b96 <Alarm_Get+0x9e>
  else alarm_get_data->on_off = false;
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	2200      	movs	r2, #0
 8000b94:	715a      	strb	r2, [r3, #5]
}
 8000b96:	bf00      	nop
 8000b98:	3710      	adds	r7, #16
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200000a8 	.word	0x200000a8

08000ba4 <Alarm_Clear>:
  * @brief  Clear a single alarm from the EEPROM module.
  * @param  slot: Slot number of the alarm in the EEPROM module (0-9)
  * @retval None
*/
void Alarm_Clear (uint8_t slot)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b088      	sub	sp, #32
 8000ba8:	af04      	add	r7, sp, #16
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  // Address of the alarm in the EEPROM module (0-8192, or 13 bits)
  uint16_t address = slot * 4;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	81fb      	strh	r3, [r7, #14]

  // A blank array (4 slots) to contain the alarm values to be cleared
  uint8_t clearAlarm[4] = {0, 0, 0, 0};
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60bb      	str	r3, [r7, #8]

  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, address, 1, clearAlarm, sizeof(clearAlarm), 1000);
 8000bba:	89fa      	ldrh	r2, [r7, #14]
 8000bbc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc0:	9302      	str	r3, [sp, #8]
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	9301      	str	r3, [sp, #4]
 8000bc6:	f107 0308 	add.w	r3, r7, #8
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2301      	movs	r3, #1
 8000bce:	21a0      	movs	r1, #160	@ 0xa0
 8000bd0:	4804      	ldr	r0, [pc, #16]	@ (8000be4 <Alarm_Clear+0x40>)
 8000bd2:	f002 fccb 	bl	800356c <HAL_I2C_Mem_Write>
  //     +  8 [2nd Word Address Byte]   + 1 [ACK from Client]      +
  //     + {8 [1st Data Word]           + 1 [ACK from Client]} * 4 + 
  //     +  1 [Stop Condition by Host] 
  //     =  65 cycles  
  //    Neccesary delay time = 65 cycles / 400 kHz = 162.5 us = ~ 0.17 ms
  HAL_Delay(1);
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	f001 fbd6 	bl	8002388 <HAL_Delay>
}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200000a8 	.word	0x200000a8

08000be8 <Alarm_Slot_Pointer_Set>:
/**
 * @brief Save the data of pointer for the alarm slot to EEPROM module.
  * @retval None
 */
void Alarm_Slot_Pointer_Set (void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af04      	add	r7, sp, #16
  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, ALARM_SLOT_PTR_ADDR, 1, &alarm_slot_ptr, sizeof(alarm_slot_ptr), 1000);
 8000bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf2:	9302      	str	r3, [sp, #8]
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	9301      	str	r3, [sp, #4]
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <Alarm_Slot_Pointer_Set+0x2c>)
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	2228      	movs	r2, #40	@ 0x28
 8000c00:	21a0      	movs	r1, #160	@ 0xa0
 8000c02:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <Alarm_Slot_Pointer_Set+0x30>)
 8000c04:	f002 fcb2 	bl	800356c <HAL_I2C_Mem_Write>
  //     +  8 [2nd Word Address Byte]   + 1 [ACK from Client]  +
  //     +  8 [1st Data Word]           + 1 [ACK from Client]} + 
  //     +  1 [Stop Condition by Host] 
  //     =  38 cycles  
  //    Neccesary delay time = 65 cycles / 400 kHz = 95 us = ~ 0.01 ms
  HAL_Delay(1);
 8000c08:	2001      	movs	r0, #1
 8000c0a:	f001 fbbd 	bl	8002388 <HAL_Delay>
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000150 	.word	0x20000150
 8000c18:	200000a8 	.word	0x200000a8

08000c1c <Alarm_Slot_Pointer_Get>:
/**
 * @brief Retrieve the data of pointer for the alarm slot from EEPROM module.
  * @retval None
 */
void Alarm_Slot_Pointer_Get (void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af04      	add	r7, sp, #16
  // HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
  //    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
  HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, ALARM_SLOT_PTR_ADDR, 1, &alarm_slot_ptr, sizeof(alarm_slot_ptr), 1000);
 8000c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c26:	9302      	str	r3, [sp, #8]
 8000c28:	2301      	movs	r3, #1
 8000c2a:	9301      	str	r3, [sp, #4]
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <Alarm_Slot_Pointer_Get+0x2c>)
 8000c2e:	9300      	str	r3, [sp, #0]
 8000c30:	2301      	movs	r3, #1
 8000c32:	2228      	movs	r2, #40	@ 0x28
 8000c34:	21a0      	movs	r1, #160	@ 0xa0
 8000c36:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <Alarm_Slot_Pointer_Get+0x30>)
 8000c38:	f002 fd92 	bl	8003760 <HAL_I2C_Mem_Read>
  //     +  8 [Device Address Byte]     + 1 [ACK from Client]  +
  //     +  8 [1st Data Word]           + 1 [ACK from Client]} + 
  //     +  1 [Stop Condition by Host] 
  //     =  48 cycles
  //    Neccesary delay time = 75 cycles / 400 kHz = 0.12 ms
  HAL_Delay(1);
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	f001 fba3 	bl	8002388 <HAL_Delay>
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000150 	.word	0x20000150
 8000c4c:	200000a8 	.word	0x200000a8

08000c50 <Alarm_Check>:
  * @param  time_get_data: Pointer to a TIME structure to store the current time values
  * @retval None
  * @note   This function compares the current time with all alarms stored in the EEPROM module.
*/
void Alarm_Check (volatile TIME_DATA *time_get_data)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  volatile ALARM_DATA alarmCheckData = {0};
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	809a      	strh	r2, [r3, #4]

  // Compare the current time with all available alarms in the EEPROM module
  for (int i = 0; i < alarm_slot_ptr; i++)
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	e04e      	b.n	8000d06 <Alarm_Check+0xb6>
  {
    // Retrieve the alarm values from the EEPROM module
    //    void Alarm_Get (uint8_t slot, ALARM_DATA *alarm_get_data)
    Alarm_Get(i, &alarmCheckData);
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	f107 020c 	add.w	r2, r7, #12
 8000c70:	4611      	mov	r1, r2
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff ff40 	bl	8000af8 <Alarm_Get>

    // Check if the alarm is at ON or OFF state by checking the MSB of the second register
    if (!alarmCheckData.on_off)
 8000c78:	7c7b      	ldrb	r3, [r7, #17]
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	f083 0301 	eor.w	r3, r3, #1
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d131      	bne.n	8000cea <Alarm_Check+0x9a>
      // Skip if the alarm is OFF
      continue;
    }

    // Check if the current time matches the alarm time (day of week)
    if ((alarmCheckData.dy_dt == DAY_OF_WEEK_MODE)
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d106      	bne.n	8000c9c <Alarm_Check+0x4c>
    &&  (alarmCheckData.dow_dom != time_get_data->dayofweek))
 8000c8e:	7c3b      	ldrb	r3, [r7, #16]
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	78db      	ldrb	r3, [r3, #3]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d128      	bne.n	8000cee <Alarm_Check+0x9e>
      // Skip if the current time does NOT match the alarm time (day of week)
      continue;
    }

    // Check if the current time matches the alarm time (date of month)
    if ((alarmCheckData.dy_dt == DATE_OF_MONTH_MODE)
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d106      	bne.n	8000cb2 <Alarm_Check+0x62>
    &&  (alarmCheckData.dow_dom != time_get_data->dateofmonth))
 8000ca4:	7c3b      	ldrb	r3, [r7, #16]
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	791b      	ldrb	r3, [r3, #4]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d11f      	bne.n	8000cf2 <Alarm_Check+0xa2>
      // Skip if the current time does NOT match the alarm time (date of month)
      continue;
    }

    // Check if the current time matches the alarm time (hour)
    if (alarmCheckData.hour != time_get_data->hour)
 8000cb2:	7bbb      	ldrb	r3, [r7, #14]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	789b      	ldrb	r3, [r3, #2]
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d11a      	bne.n	8000cf6 <Alarm_Check+0xa6>
      // Skip if the current time does NOT match the alarm time (hour)
      continue;
    }

    // Check if the current time matches the alarm time (minute)
    if (alarmCheckData.minute != time_get_data->minute)
 8000cc0:	7b7b      	ldrb	r3, [r7, #13]
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	785b      	ldrb	r3, [r3, #1]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d115      	bne.n	8000cfa <Alarm_Check+0xaa>
      // Skip if the current time does NOT match the alarm time (minute)
      continue;
    }

    // Check if the current time matches the alarm time (second)
    if (alarmCheckData.second != time_get_data->second)
 8000cce:	7b3b      	ldrb	r3, [r7, #12]
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d110      	bne.n	8000cfe <Alarm_Check+0xae>
      // Skip if the current time does NOT match the alarm time (second)
      continue;
    }

    // If all the above checks pass, the alarm is activated
    debug_alarm_activate_ctr++;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <Alarm_Check+0xcc>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d1c <Alarm_Check+0xcc>)
 8000ce6:	701a      	strb	r2, [r3, #0]

    // Stop checking time matching
    // to make sure that only one alarm can be activated at a time
    break;
 8000ce8:	e014      	b.n	8000d14 <Alarm_Check+0xc4>
      continue;
 8000cea:	bf00      	nop
 8000cec:	e008      	b.n	8000d00 <Alarm_Check+0xb0>
      continue;
 8000cee:	bf00      	nop
 8000cf0:	e006      	b.n	8000d00 <Alarm_Check+0xb0>
      continue;
 8000cf2:	bf00      	nop
 8000cf4:	e004      	b.n	8000d00 <Alarm_Check+0xb0>
      continue;
 8000cf6:	bf00      	nop
 8000cf8:	e002      	b.n	8000d00 <Alarm_Check+0xb0>
      continue;
 8000cfa:	bf00      	nop
 8000cfc:	e000      	b.n	8000d00 <Alarm_Check+0xb0>
      continue;
 8000cfe:	bf00      	nop
  for (int i = 0; i < alarm_slot_ptr; i++)
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	3301      	adds	r3, #1
 8000d04:	617b      	str	r3, [r7, #20]
 8000d06:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <Alarm_Check+0xd0>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	dbaa      	blt.n	8000c68 <Alarm_Check+0x18>
  }
}
 8000d12:	bf00      	nop
 8000d14:	bf00      	nop
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000152 	.word	0x20000152
 8000d20:	20000150 	.word	0x20000150

08000d24 <Button_Debounce>:
  * * @param  button->hold_latch: 
  * * @param  button->start_tick: Start time of the button press event (in milliseconds).
  * @retval None
*/
void Button_Debounce(BUTTON_DATA *button)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  // Handle button state transitions and debounce logic
  switch (button->state)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	79db      	ldrb	r3, [r3, #7]
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d03b      	beq.n	8000dac <Button_Debounce+0x88>
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	dc6c      	bgt.n	8000e12 <Button_Debounce+0xee>
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d002      	beq.n	8000d42 <Button_Debounce+0x1e>
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d017      	beq.n	8000d70 <Button_Debounce+0x4c>
 8000d40:	e067      	b.n	8000e12 <Button_Debounce+0xee>
  {
    // Initial state: Button is released (HIGH)
    case BUTTON_RELEASED:

      button->press_flag = false;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	735a      	strb	r2, [r3, #13]
      button->hold_flag = false;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	739a      	strb	r2, [r3, #14]
      button->latch = false;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	73da      	strb	r2, [r3, #15]
    
      // Check if interrupt flag is set
      if (button->int_flag) 
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	7b1b      	ldrb	r3, [r3, #12]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d069      	beq.n	8000e32 <Button_Debounce+0x10e>
      {
        // Record the start time for debounce
        button->start_tick = HAL_GetTick();
 8000d5e:	f001 fb09 	bl	8002374 <HAL_GetTick>
 8000d62:	4602      	mov	r2, r0
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	609a      	str	r2, [r3, #8]

        // Transition to waiting state
        button->state = BUTTON_WAITING;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	71da      	strb	r2, [r3, #7]
      }
      break;
 8000d6e:	e060      	b.n	8000e32 <Button_Debounce+0x10e>

    // Waiting state: Button is pressed (LOW) but not yet confirmed
    case BUTTON_WAITING:
      // Check if debounce delay has passed
      if (HAL_GetTick() - button->start_tick >= BUTTON_DEBOUNCE_DELAY) 
 8000d70:	f001 fb00 	bl	8002374 <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	1ad3      	subs	r3, r2, r3
 8000d7c:	2b1d      	cmp	r3, #29
 8000d7e:	d95a      	bls.n	8000e36 <Button_Debounce+0x112>
      {
        // Check if button is still pressed (LOW state) after debounce delay
        if (HAL_GPIO_ReadPin(button->gpio_port, button->gpio_pin) == BUTTON_ACTIVE) 
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	889b      	ldrh	r3, [r3, #4]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4610      	mov	r0, r2
 8000d8c:	f002 fa62 	bl	8003254 <HAL_GPIO_ReadPin>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d103      	bne.n	8000d9e <Button_Debounce+0x7a>
        {
          // Transition to pressed state
          button->state = BUTTON_PRESSED;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2202      	movs	r2, #2
 8000d9a:	71da      	strb	r2, [r3, #7]
          // Reset interrupt flag and return to released state
          button->int_flag = false;  
          button->state = BUTTON_RELEASED;
        }
      }
      break;
 8000d9c:	e04b      	b.n	8000e36 <Button_Debounce+0x112>
          button->int_flag = false;  
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	731a      	strb	r2, [r3, #12]
          button->state = BUTTON_RELEASED;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	71da      	strb	r2, [r3, #7]
      break;
 8000daa:	e044      	b.n	8000e36 <Button_Debounce+0x112>
    
    // Pressed state: Button is pressed (LOW)
    case BUTTON_PRESSED:
      // Check if button is released (HIGH state)
      if (HAL_GPIO_ReadPin(button->gpio_port, button->gpio_pin) != BUTTON_ACTIVE) 
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	889b      	ldrh	r3, [r3, #4]
 8000db4:	4619      	mov	r1, r3
 8000db6:	4610      	mov	r0, r2
 8000db8:	f002 fa4c 	bl	8003254 <HAL_GPIO_ReadPin>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d012      	beq.n	8000de8 <Button_Debounce+0xc4>
      {
        // Check if press duration is less than hold threshold
        if (HAL_GetTick() - button->start_tick < BUTTON_HOLD_TH)
 8000dc2:	f001 fad7 	bl	8002374 <HAL_GetTick>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000dd2:	d202      	bcs.n	8000dda <Button_Debounce+0xb6>
        {
          // Set press flag for short press
          button->press_flag = true;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	735a      	strb	r2, [r3, #13]
        }
      
        // Reset interrupt flag and return to released state
        button->int_flag = false;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	731a      	strb	r2, [r3, #12]

        //button->latch = false;
        button->state = BUTTON_RELEASED;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2200      	movs	r2, #0
 8000de4:	71da      	strb	r2, [r3, #7]
      else if ((HAL_GetTick() - button->start_tick >= BUTTON_HOLD_TH) && !button->hold_flag)
      {
        // Set hold flag for long press
        button->hold_flag = true;
      }
      break;
 8000de6:	e028      	b.n	8000e3a <Button_Debounce+0x116>
      else if ((HAL_GetTick() - button->start_tick >= BUTTON_HOLD_TH) && !button->hold_flag)
 8000de8:	f001 fac4 	bl	8002374 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000df8:	d31f      	bcc.n	8000e3a <Button_Debounce+0x116>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	7b9b      	ldrb	r3, [r3, #14]
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	f083 0301 	eor.w	r3, r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d017      	beq.n	8000e3a <Button_Debounce+0x116>
        button->hold_flag = true;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	739a      	strb	r2, [r3, #14]
      break;
 8000e10:	e013      	b.n	8000e3a <Button_Debounce+0x116>

    default:
      // Reset all flags and return to released state
      button->state = BUTTON_RELEASED;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2200      	movs	r2, #0
 8000e16:	71da      	strb	r2, [r3, #7]
      button->int_flag = false;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	731a      	strb	r2, [r3, #12]
      button->press_flag = false;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	735a      	strb	r2, [r3, #13]
      button->hold_flag = false;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	739a      	strb	r2, [r3, #14]
      button->latch = false;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	73da      	strb	r2, [r3, #15]
      break;
 8000e30:	e004      	b.n	8000e3c <Button_Debounce+0x118>
      break;
 8000e32:	bf00      	nop
 8000e34:	e002      	b.n	8000e3c <Button_Debounce+0x118>
      break;
 8000e36:	bf00      	nop
 8000e38:	e000      	b.n	8000e3c <Button_Debounce+0x118>
      break;
 8000e3a:	bf00      	nop
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <Button_Handle>:
/**
 * @brief  Button interrupt handler function to be called in main loop
 * @retval None
 */
void Button_Handle (void) 
{
 8000e44:	b590      	push	{r4, r7, lr}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
  // An empty button variable containing reset values for button pointer initiallization
  BUTTON_DATA buttonReset = {GPIOB, BUTTON0_IN12_Pin, 0, BUTTON_RELEASED, 0, false, false, false, false};
 8000e4a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fc0 <Button_Handle+0x17c>)
 8000e4c:	463c      	mov	r4, r7
 8000e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  // Initially point to an empty button variable
  BUTTON_DATA *button = &buttonReset;
 8000e54:	463b      	mov	r3, r7
 8000e56:	617b      	str	r3, [r7, #20]

  // Perform button debouncing to filter out noise
  Button_Debounce(&button0);
 8000e58:	485a      	ldr	r0, [pc, #360]	@ (8000fc4 <Button_Handle+0x180>)
 8000e5a:	f7ff ff63 	bl	8000d24 <Button_Debounce>
  Button_Debounce(&button1);
 8000e5e:	485a      	ldr	r0, [pc, #360]	@ (8000fc8 <Button_Handle+0x184>)
 8000e60:	f7ff ff60 	bl	8000d24 <Button_Debounce>
  Button_Debounce(&button2);
 8000e64:	4859      	ldr	r0, [pc, #356]	@ (8000fcc <Button_Handle+0x188>)
 8000e66:	f7ff ff5d 	bl	8000d24 <Button_Debounce>
  Button_Debounce(&button3);
 8000e6a:	4859      	ldr	r0, [pc, #356]	@ (8000fd0 <Button_Handle+0x18c>)
 8000e6c:	f7ff ff5a 	bl	8000d24 <Button_Debounce>
  Button_Debounce(&button4);
 8000e70:	4858      	ldr	r0, [pc, #352]	@ (8000fd4 <Button_Handle+0x190>)
 8000e72:	f7ff ff57 	bl	8000d24 <Button_Debounce>

  
  if      (button0.press_flag || button0.hold_flag) button = &button0;
 8000e76:	4b53      	ldr	r3, [pc, #332]	@ (8000fc4 <Button_Handle+0x180>)
 8000e78:	7b5b      	ldrb	r3, [r3, #13]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d104      	bne.n	8000e8a <Button_Handle+0x46>
 8000e80:	4b50      	ldr	r3, [pc, #320]	@ (8000fc4 <Button_Handle+0x180>)
 8000e82:	7b9b      	ldrb	r3, [r3, #14]
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d002      	beq.n	8000e90 <Button_Handle+0x4c>
 8000e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8000fc4 <Button_Handle+0x180>)
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	e032      	b.n	8000ef6 <Button_Handle+0xb2>
  else if (button1.press_flag || button1.hold_flag) button = &button1;
 8000e90:	4b4d      	ldr	r3, [pc, #308]	@ (8000fc8 <Button_Handle+0x184>)
 8000e92:	7b5b      	ldrb	r3, [r3, #13]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d104      	bne.n	8000ea4 <Button_Handle+0x60>
 8000e9a:	4b4b      	ldr	r3, [pc, #300]	@ (8000fc8 <Button_Handle+0x184>)
 8000e9c:	7b9b      	ldrb	r3, [r3, #14]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d002      	beq.n	8000eaa <Button_Handle+0x66>
 8000ea4:	4b48      	ldr	r3, [pc, #288]	@ (8000fc8 <Button_Handle+0x184>)
 8000ea6:	617b      	str	r3, [r7, #20]
 8000ea8:	e025      	b.n	8000ef6 <Button_Handle+0xb2>
  else if (button2.press_flag || button2.hold_flag) button = &button2;
 8000eaa:	4b48      	ldr	r3, [pc, #288]	@ (8000fcc <Button_Handle+0x188>)
 8000eac:	7b5b      	ldrb	r3, [r3, #13]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d104      	bne.n	8000ebe <Button_Handle+0x7a>
 8000eb4:	4b45      	ldr	r3, [pc, #276]	@ (8000fcc <Button_Handle+0x188>)
 8000eb6:	7b9b      	ldrb	r3, [r3, #14]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d002      	beq.n	8000ec4 <Button_Handle+0x80>
 8000ebe:	4b43      	ldr	r3, [pc, #268]	@ (8000fcc <Button_Handle+0x188>)
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	e018      	b.n	8000ef6 <Button_Handle+0xb2>
  else if (button3.press_flag || button3.hold_flag) button = &button3;
 8000ec4:	4b42      	ldr	r3, [pc, #264]	@ (8000fd0 <Button_Handle+0x18c>)
 8000ec6:	7b5b      	ldrb	r3, [r3, #13]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d104      	bne.n	8000ed8 <Button_Handle+0x94>
 8000ece:	4b40      	ldr	r3, [pc, #256]	@ (8000fd0 <Button_Handle+0x18c>)
 8000ed0:	7b9b      	ldrb	r3, [r3, #14]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d002      	beq.n	8000ede <Button_Handle+0x9a>
 8000ed8:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd0 <Button_Handle+0x18c>)
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	e00b      	b.n	8000ef6 <Button_Handle+0xb2>
  else if (button4.press_flag || button4.hold_flag) button = &button4;
 8000ede:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd4 <Button_Handle+0x190>)
 8000ee0:	7b5b      	ldrb	r3, [r3, #13]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d104      	bne.n	8000ef2 <Button_Handle+0xae>
 8000ee8:	4b3a      	ldr	r3, [pc, #232]	@ (8000fd4 <Button_Handle+0x190>)
 8000eea:	7b9b      	ldrb	r3, [r3, #14]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <Button_Handle+0xb2>
 8000ef2:	4b38      	ldr	r3, [pc, #224]	@ (8000fd4 <Button_Handle+0x190>)
 8000ef4:	617b      	str	r3, [r7, #20]
  

  // Debugging: Initialize the start tick for button hold detection
  uint32_t startTick = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  
  // Debugging: Check if the button is pressed or held by increment its counter in activation
  if (button->press_flag)
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	7b5b      	ldrb	r3, [r3, #13]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d009      	beq.n	8000f18 <Button_Handle+0xd4>
  {
    // Increment the debug counter for the button
    debug_button_counter[button->index]++;
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	799b      	ldrb	r3, [r3, #6]
 8000f08:	4a33      	ldr	r2, [pc, #204]	@ (8000fd8 <Button_Handle+0x194>)
 8000f0a:	5cd2      	ldrb	r2, [r2, r3]
 8000f0c:	b2d2      	uxtb	r2, r2
 8000f0e:	3201      	adds	r2, #1
 8000f10:	b2d1      	uxtb	r1, r2
 8000f12:	4a31      	ldr	r2, [pc, #196]	@ (8000fd8 <Button_Handle+0x194>)
 8000f14:	54d1      	strb	r1, [r2, r3]
 8000f16:	e017      	b.n	8000f48 <Button_Handle+0x104>
  }
  else if (button->hold_flag)
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	7b9b      	ldrb	r3, [r3, #14]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d012      	beq.n	8000f48 <Button_Handle+0x104>
  {
    // Check if the button is held down for a certain duration
    if (HAL_GetTick() - startTick >= BUTTON_HOLD_CYCLE) 
 8000f22:	f001 fa27 	bl	8002374 <HAL_GetTick>
 8000f26:	4602      	mov	r2, r0
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	2bf9      	cmp	r3, #249	@ 0xf9
 8000f2e:	d90b      	bls.n	8000f48 <Button_Handle+0x104>
    {
      // Increment the debug counter for the button
      debug_button_counter[button->index]++;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	799b      	ldrb	r3, [r3, #6]
 8000f34:	4a28      	ldr	r2, [pc, #160]	@ (8000fd8 <Button_Handle+0x194>)
 8000f36:	5cd2      	ldrb	r2, [r2, r3]
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	3201      	adds	r2, #1
 8000f3c:	b2d1      	uxtb	r1, r2
 8000f3e:	4a26      	ldr	r2, [pc, #152]	@ (8000fd8 <Button_Handle+0x194>)
 8000f40:	54d1      	strb	r1, [r2, r3]

      // Reset the start tick for the next hold cycle
      startTick = HAL_GetTick();
 8000f42:	f001 fa17 	bl	8002374 <HAL_GetTick>
 8000f46:	6138      	str	r0, [r7, #16]
    }
  }

  // Check if the button is pressed or held
  if (button->press_flag || button->hold_flag) 
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	7b5b      	ldrb	r3, [r3, #13]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d104      	bne.n	8000f5c <Button_Handle+0x118>
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	7b9b      	ldrb	r3, [r3, #14]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d02c      	beq.n	8000fb6 <Button_Handle+0x172>
  {
    // Handle button actions based on the current system mode
    switch (system_state.mode) 
 8000f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fdc <Button_Handle+0x198>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b05      	cmp	r3, #5
 8000f62:	d827      	bhi.n	8000fb4 <Button_Handle+0x170>
 8000f64:	a201      	add	r2, pc, #4	@ (adr r2, 8000f6c <Button_Handle+0x128>)
 8000f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6a:	bf00      	nop
 8000f6c:	08000f85 	.word	0x08000f85
 8000f70:	08000f8d 	.word	0x08000f8d
 8000f74:	08000f95 	.word	0x08000f95
 8000f78:	08000f9d 	.word	0x08000f9d
 8000f7c:	08000fa5 	.word	0x08000fa5
 8000f80:	08000fad 	.word	0x08000fad
    {
      case DEFAULT_MODE: 
        System_Default_Mode_Handle (button);
 8000f84:	6978      	ldr	r0, [r7, #20]
 8000f86:	f000 f82b 	bl	8000fe0 <System_Default_Mode_Handle>
        break;
 8000f8a:	e014      	b.n	8000fb6 <Button_Handle+0x172>

      case TIME_SETUP_MODE: 
        System_Time_Setup_Mode_Handle (button);
 8000f8c:	6978      	ldr	r0, [r7, #20]
 8000f8e:	f000 f88d 	bl	80010ac <System_Time_Setup_Mode_Handle>
        break;
 8000f92:	e010      	b.n	8000fb6 <Button_Handle+0x172>
      
      case ALARM_SETUP_MODE: 
        System_Alarm_Setup_Mode_Handle (button);
 8000f94:	6978      	ldr	r0, [r7, #20]
 8000f96:	f000 fa85 	bl	80014a4 <System_Alarm_Setup_Mode_Handle>
        break;
 8000f9a:	e00c      	b.n	8000fb6 <Button_Handle+0x172>

      case ALARM_VIEW_MODE: 
        System_Alarm_View_Mode_Handle (button);
 8000f9c:	6978      	ldr	r0, [r7, #20]
 8000f9e:	f000 fd13 	bl	80019c8 <System_Alarm_View_Mode_Handle>
        break;
 8000fa2:	e008      	b.n	8000fb6 <Button_Handle+0x172>

      case ALARM_ACTIVE_MODE: 
        System_Alarm_Active_Mode_Handle (button);
 8000fa4:	6978      	ldr	r0, [r7, #20]
 8000fa6:	f000 fe63 	bl	8001c70 <System_Alarm_Active_Mode_Handle>
        break;
 8000faa:	e004      	b.n	8000fb6 <Button_Handle+0x172>

      case SYSTEM_OPTIONS_MODE:
        System_Options_Mode_Handle (button);
 8000fac:	6978      	ldr	r0, [r7, #20]
 8000fae:	f000 fecd 	bl	8001d4c <System_Options_Mode_Handle>
        break;
 8000fb2:	e000      	b.n	8000fb6 <Button_Handle+0x172>

      default:
        break;
 8000fb4:	bf00      	nop
    }
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	371c      	adds	r7, #28
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd90      	pop	{r4, r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	080059c4 	.word	0x080059c4
 8000fc4:	20000000 	.word	0x20000000
 8000fc8:	20000010 	.word	0x20000010
 8000fcc:	20000020 	.word	0x20000020
 8000fd0:	20000030 	.word	0x20000030
 8000fd4:	20000040 	.word	0x20000040
 8000fd8:	20000154 	.word	0x20000154
 8000fdc:	200000fc 	.word	0x200000fc

08000fe0 <System_Default_Mode_Handle>:
 * @brief  Handles the default system mode based on button actions.
 * @param  button: Pointer to the BUTTON_DATA structure containing button state and index.
 * @retval None
 */
void System_Default_Mode_Handle (BUTTON_DATA *button)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	799b      	ldrb	r3, [r3, #6]
 8000fec:	2b04      	cmp	r3, #4
 8000fee:	d850      	bhi.n	8001092 <System_Default_Mode_Handle+0xb2>
 8000ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff8 <System_Default_Mode_Handle+0x18>)
 8000ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff6:	bf00      	nop
 8000ff8:	0800100d 	.word	0x0800100d
 8000ffc:	08001037 	.word	0x08001037
 8001000:	08001047 	.word	0x08001047
 8001004:	08001057 	.word	0x08001057
 8001008:	08001075 	.word	0x08001075
  {
    // Button 0: If pressed, cycle through the modes; if held, do nothing (reserved for future use)
    case 0:
      if      (button->press_flag)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	7b5b      	ldrb	r3, [r3, #13]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	d00c      	beq.n	8001030 <System_Default_Mode_Handle+0x50>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 8001016:	4b24      	ldr	r3, [pc, #144]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b04      	cmp	r3, #4
 800101c:	d804      	bhi.n	8001028 <System_Default_Mode_Handle+0x48>
 800101e:	4b22      	ldr	r3, [pc, #136]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e000      	b.n	800102a <System_Default_Mode_Handle+0x4a>
 8001028:	2300      	movs	r3, #0
 800102a:	4a1f      	ldr	r2, [pc, #124]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 800102c:	7013      	strb	r3, [r2, #0]

      else if (button->hold_flag)
      {
        // Reserved
      }
      break;
 800102e:	e035      	b.n	800109c <System_Default_Mode_Handle+0xbc>
      else if (button->hold_flag)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001034:	e032      	b.n	800109c <System_Default_Mode_Handle+0xbc>
    
    // Button 1: Reserved for future use
    case 1: 
      if (button->press_flag)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7b5b      	ldrb	r3, [r3, #13]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d12a      	bne.n	8001096 <System_Default_Mode_Handle+0xb6>
      {
        // Reserved
      }
      else if (button->hold_flag)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	7b9b      	ldrb	r3, [r3, #14]
      {
        // Reserved
      }
      break;
 8001044:	e027      	b.n	8001096 <System_Default_Mode_Handle+0xb6>

    // Button 2: Reserved for future use
    case 2: 
      if (button->press_flag)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	7b5b      	ldrb	r3, [r3, #13]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	d124      	bne.n	800109a <System_Default_Mode_Handle+0xba>
      {
        // Reserved
      }
      else if (button->hold_flag)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7b9b      	ldrb	r3, [r3, #14]
      {
        // Reserved
      }
      break;
 8001054:	e021      	b.n	800109a <System_Default_Mode_Handle+0xba>
    
    // Button 3: If pressed, quick jump to Time Setup; if held, do nothing (reserved for future use)
    case 3:
      if (button->press_flag) 
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	7b5b      	ldrb	r3, [r3, #13]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	d006      	beq.n	800106e <System_Default_Mode_Handle+0x8e>
      {
        // Quick jump to Time Setup
        system_state.mode = TIME_SETUP_MODE;
 8001060:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]

        // Set the parameter select to the first parameter
        system_state.param_select = SET_MINUTE;
 8001066:	4b10      	ldr	r3, [pc, #64]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 8001068:	2200      	movs	r2, #0
 800106a:	709a      	strb	r2, [r3, #2]
      }
      else if (button->hold_flag)
      {
        // Reserved
      }
      break;
 800106c:	e016      	b.n	800109c <System_Default_Mode_Handle+0xbc>
      else if (button->hold_flag)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001072:	e013      	b.n	800109c <System_Default_Mode_Handle+0xbc>

    // Button 4: If pressed, quick jump to Alarm Setup; if held, do nothing (reserved for future use)
    case 4:
      if (button->press_flag)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	7b5b      	ldrb	r3, [r3, #13]
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2b00      	cmp	r3, #0
 800107c:	d006      	beq.n	800108c <System_Default_Mode_Handle+0xac>
      {
        // Quick jump to Alarm Setup
        system_state.mode = ALARM_SETUP_MODE;
 800107e:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 8001080:	2202      	movs	r2, #2
 8001082:	701a      	strb	r2, [r3, #0]

        // Set the parameter select to the first parameter
        system_state.param_select = SET_MINUTE;
 8001084:	4b08      	ldr	r3, [pc, #32]	@ (80010a8 <System_Default_Mode_Handle+0xc8>)
 8001086:	2200      	movs	r2, #0
 8001088:	709a      	strb	r2, [r3, #2]
      }
      else if (button->hold_flag)
      {
        // Reserved
      }
      break;
 800108a:	e007      	b.n	800109c <System_Default_Mode_Handle+0xbc>
      else if (button->hold_flag)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001090:	e004      	b.n	800109c <System_Default_Mode_Handle+0xbc>

    default: 
      break;
 8001092:	bf00      	nop
 8001094:	e002      	b.n	800109c <System_Default_Mode_Handle+0xbc>
      break;
 8001096:	bf00      	nop
 8001098:	e000      	b.n	800109c <System_Default_Mode_Handle+0xbc>
      break;
 800109a:	bf00      	nop
  }
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200000fc 	.word	0x200000fc

080010ac <System_Time_Setup_Mode_Handle>:
 * @brief  Handles the time setup mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Time_Setup_Mode_Handle (BUTTON_DATA *button)
{
 80010ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ae:	b091      	sub	sp, #68	@ 0x44
 80010b0:	af04      	add	r7, sp, #16
 80010b2:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	799b      	ldrb	r3, [r3, #6]
 80010b8:	2b04      	cmp	r3, #4
 80010ba:	f200 81e2 	bhi.w	8001482 <System_Time_Setup_Mode_Handle+0x3d6>
 80010be:	a201      	add	r2, pc, #4	@ (adr r2, 80010c4 <System_Time_Setup_Mode_Handle+0x18>)
 80010c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c4:	080010d9 	.word	0x080010d9
 80010c8:	0800117f 	.word	0x0800117f
 80010cc:	080012a1 	.word	0x080012a1
 80010d0:	080013e1 	.word	0x080013e1
 80010d4:	08001455 	.word	0x08001455
  {
    // Button 0: If pressed, cycle through the system modes; if held, set the mode to default
    case 0:
      // If pressed, cycle through the time system modes, but the temporary setting data is still retained (avoid accidental press)
      if (button->press_flag)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7b5b      	ldrb	r3, [r3, #13]
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d00c      	beq.n	80010fc <System_Time_Setup_Mode_Handle+0x50>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 80010e2:	4ba6      	ldr	r3, [pc, #664]	@ (800137c <System_Time_Setup_Mode_Handle+0x2d0>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b04      	cmp	r3, #4
 80010e8:	d804      	bhi.n	80010f4 <System_Time_Setup_Mode_Handle+0x48>
 80010ea:	4ba4      	ldr	r3, [pc, #656]	@ (800137c <System_Time_Setup_Mode_Handle+0x2d0>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	e000      	b.n	80010f6 <System_Time_Setup_Mode_Handle+0x4a>
 80010f4:	2300      	movs	r3, #0
 80010f6:	4aa1      	ldr	r2, [pc, #644]	@ (800137c <System_Time_Setup_Mode_Handle+0x2d0>)
 80010f8:	7013      	strb	r3, [r2, #0]
          NOT_USED_MODE,              // Select: DAY_OF_WEEK_MODE, DATE_OF_MONTH_MODE, NOT_USED_MODE
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
          true                        // true = ON, false = OFF
        };
      }
      break;
 80010fa:	e1c4      	b.n	8001486 <System_Time_Setup_Mode_Handle+0x3da>
      else if (button->hold_flag && !button->latch)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	7b9b      	ldrb	r3, [r3, #14]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	f000 81bf 	beq.w	8001486 <System_Time_Setup_Mode_Handle+0x3da>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	7bdb      	ldrb	r3, [r3, #15]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	f083 0301 	eor.w	r3, r3, #1
 8001112:	b2db      	uxtb	r3, r3
 8001114:	2b00      	cmp	r3, #0
 8001116:	f000 81b6 	beq.w	8001486 <System_Time_Setup_Mode_Handle+0x3da>
        system_state.mode = DEFAULT_MODE; 
 800111a:	4b98      	ldr	r3, [pc, #608]	@ (800137c <System_Time_Setup_Mode_Handle+0x2d0>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
        button->latch = true;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2201      	movs	r2, #1
 8001124:	73da      	strb	r2, [r3, #15]
          time_get_data.minute,       // Minutes: 0-59
 8001126:	4b96      	ldr	r3, [pc, #600]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 8001128:	785b      	ldrb	r3, [r3, #1]
 800112a:	fa5f fc83 	uxtb.w	ip, r3
          time_get_data.hour,         // Hours: 0-23
 800112e:	4b94      	ldr	r3, [pc, #592]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 8001130:	789b      	ldrb	r3, [r3, #2]
 8001132:	b2de      	uxtb	r6, r3
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday)
 8001134:	4b92      	ldr	r3, [pc, #584]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 8001136:	78db      	ldrb	r3, [r3, #3]
 8001138:	b2dd      	uxtb	r5, r3
          time_get_data.dateofmonth,  // Date of the month: 1-31
 800113a:	4b91      	ldr	r3, [pc, #580]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 800113c:	791b      	ldrb	r3, [r3, #4]
 800113e:	b2dc      	uxtb	r4, r3
          time_get_data.month,        // Month: 1-12
 8001140:	4b8f      	ldr	r3, [pc, #572]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 8001142:	795b      	ldrb	r3, [r3, #5]
 8001144:	b2d8      	uxtb	r0, r3
          time_get_data.year,         // Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
 8001146:	4b8e      	ldr	r3, [pc, #568]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 8001148:	799b      	ldrb	r3, [r3, #6]
 800114a:	b2d9      	uxtb	r1, r3
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
 800114c:	4b8c      	ldr	r3, [pc, #560]	@ (8001380 <System_Time_Setup_Mode_Handle+0x2d4>)
 800114e:	78db      	ldrb	r3, [r3, #3]
 8001150:	b2da      	uxtb	r2, r3
        system_param_data =
 8001152:	4b8c      	ldr	r3, [pc, #560]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 8001154:	f883 c000 	strb.w	ip, [r3]
 8001158:	4b8a      	ldr	r3, [pc, #552]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 800115a:	705e      	strb	r6, [r3, #1]
 800115c:	4b89      	ldr	r3, [pc, #548]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 800115e:	709d      	strb	r5, [r3, #2]
 8001160:	4b88      	ldr	r3, [pc, #544]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 8001162:	70dc      	strb	r4, [r3, #3]
 8001164:	4b87      	ldr	r3, [pc, #540]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 8001166:	7118      	strb	r0, [r3, #4]
 8001168:	4b86      	ldr	r3, [pc, #536]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 800116a:	7159      	strb	r1, [r3, #5]
 800116c:	4b85      	ldr	r3, [pc, #532]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 800116e:	2102      	movs	r1, #2
 8001170:	7199      	strb	r1, [r3, #6]
 8001172:	4b84      	ldr	r3, [pc, #528]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 8001174:	71da      	strb	r2, [r3, #7]
 8001176:	4b83      	ldr	r3, [pc, #524]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 8001178:	2201      	movs	r2, #1
 800117a:	721a      	strb	r2, [r3, #8]
      break;
 800117c:	e183      	b.n	8001486 <System_Time_Setup_Mode_Handle+0x3da>
    
    // Button 1: If pressed, increment the selected parameter; if held, increment continuously
    case 1: 
      // Pointer to the selected parameter, its maximum value, and minimum value
      uint8_t *paramPtr1 = NULL;
 800117e:	2300      	movs	r3, #0
 8001180:	62fb      	str	r3, [r7, #44]	@ 0x2c
      uint8_t maxValue1 = 0;    
 8001182:	2300      	movs	r3, #0
 8001184:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      uint8_t minValue1 = 0;  
 8001188:	2300      	movs	r3, #0
 800118a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

      // Determine the parameter to increment based on the current selection
      switch (system_state.param_select)
 800118e:	4b7b      	ldr	r3, [pc, #492]	@ (800137c <System_Time_Setup_Mode_Handle+0x2d0>)
 8001190:	789b      	ldrb	r3, [r3, #2]
 8001192:	2b05      	cmp	r3, #5
 8001194:	d844      	bhi.n	8001220 <System_Time_Setup_Mode_Handle+0x174>
 8001196:	a201      	add	r2, pc, #4	@ (adr r2, 800119c <System_Time_Setup_Mode_Handle+0xf0>)
 8001198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800119c:	080011b5 	.word	0x080011b5
 80011a0:	080011c7 	.word	0x080011c7
 80011a4:	080011d9 	.word	0x080011d9
 80011a8:	080011eb 	.word	0x080011eb
 80011ac:	080011fd 	.word	0x080011fd
 80011b0:	0800120f 	.word	0x0800120f
      {
        case SET_MINUTE:  paramPtr1 = &system_param_data.minute;  maxValue1 = 59; minValue1 = 0; break;
 80011b4:	4b73      	ldr	r3, [pc, #460]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011b8:	233b      	movs	r3, #59	@ 0x3b
 80011ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011be:	2300      	movs	r3, #0
 80011c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80011c4:	e02d      	b.n	8001222 <System_Time_Setup_Mode_Handle+0x176>
        case SET_HOUR:    paramPtr1 = &system_param_data.hour;    maxValue1 = 23; minValue1 = 0; break;
 80011c6:	4b70      	ldr	r3, [pc, #448]	@ (8001388 <System_Time_Setup_Mode_Handle+0x2dc>)
 80011c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011ca:	2317      	movs	r3, #23
 80011cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80011d6:	e024      	b.n	8001222 <System_Time_Setup_Mode_Handle+0x176>
        case SET_DOW:     paramPtr1 = &system_param_data.dow;     maxValue1 = 7;  minValue1 = 1; break;
 80011d8:	4b6c      	ldr	r3, [pc, #432]	@ (800138c <System_Time_Setup_Mode_Handle+0x2e0>)
 80011da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011dc:	2307      	movs	r3, #7
 80011de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011e2:	2301      	movs	r3, #1
 80011e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80011e8:	e01b      	b.n	8001222 <System_Time_Setup_Mode_Handle+0x176>
        case SET_DOM:     paramPtr1 = &system_param_data.dom;     maxValue1 = 31; minValue1 = 1; break;
 80011ea:	4b69      	ldr	r3, [pc, #420]	@ (8001390 <System_Time_Setup_Mode_Handle+0x2e4>)
 80011ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011ee:	231f      	movs	r3, #31
 80011f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011f4:	2301      	movs	r3, #1
 80011f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80011fa:	e012      	b.n	8001222 <System_Time_Setup_Mode_Handle+0x176>
        case SET_MONTH:   paramPtr1 = &system_param_data.month;   maxValue1 = 12; minValue1 = 1; break;
 80011fc:	4b65      	ldr	r3, [pc, #404]	@ (8001394 <System_Time_Setup_Mode_Handle+0x2e8>)
 80011fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001200:	230c      	movs	r3, #12
 8001202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001206:	2301      	movs	r3, #1
 8001208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800120c:	e009      	b.n	8001222 <System_Time_Setup_Mode_Handle+0x176>
        case SET_YEAR:    paramPtr1 = &system_param_data.year;    maxValue1 = 99; minValue1 = 0; break;
 800120e:	4b62      	ldr	r3, [pc, #392]	@ (8001398 <System_Time_Setup_Mode_Handle+0x2ec>)
 8001210:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001212:	2363      	movs	r3, #99	@ 0x63
 8001214:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001218:	2300      	movs	r3, #0
 800121a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800121e:	e000      	b.n	8001222 <System_Time_Setup_Mode_Handle+0x176>
        default: break;
 8001220:	bf00      	nop
      }

      // Initialize the start tick for button 1 hold detection
      uint32_t startTick1 = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]

      // Check if the button is pressed or held
      if (button->press_flag) 
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	7b5b      	ldrb	r3, [r3, #13]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	d013      	beq.n	8001258 <System_Time_Setup_Mode_Handle+0x1ac>
      {
        // Increment the selected parameter value once for a button press
        if (paramPtr1) 
 8001230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 8129 	beq.w	800148a <System_Time_Setup_Mode_Handle+0x3de>
        {
          // Increment the parameter value, wrapping around if necessary
          *paramPtr1 = (*paramPtr1 < maxValue1) ? (*paramPtr1 + 1) : minValue1;
 8001238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001240:	429a      	cmp	r2, r3
 8001242:	d904      	bls.n	800124e <System_Time_Setup_Mode_Handle+0x1a2>
 8001244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	e001      	b.n	8001252 <System_Time_Setup_Mode_Handle+0x1a6>
 800124e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001252:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001254:	7013      	strb	r3, [r2, #0]

          // Update the start tick for the next hold cycle
          startTick1 = HAL_GetTick();
        }
      } 
      break;
 8001256:	e118      	b.n	800148a <System_Time_Setup_Mode_Handle+0x3de>
      else if (button->hold_flag) 
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	7b9b      	ldrb	r3, [r3, #14]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 8113 	beq.w	800148a <System_Time_Setup_Mode_Handle+0x3de>
        if (HAL_GetTick() - startTick1 >= BUTTON_HOLD_CYCLE) 
 8001264:	f001 f886 	bl	8002374 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2bf9      	cmp	r3, #249	@ 0xf9
 8001270:	f240 810b 	bls.w	800148a <System_Time_Setup_Mode_Handle+0x3de>
          if (paramPtr1) 
 8001274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00e      	beq.n	8001298 <System_Time_Setup_Mode_Handle+0x1ec>
            *paramPtr1 = (*paramPtr1 < maxValue1) ? (*paramPtr1 + 1) : minValue1;
 800127a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001282:	429a      	cmp	r2, r3
 8001284:	d904      	bls.n	8001290 <System_Time_Setup_Mode_Handle+0x1e4>
 8001286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	3301      	adds	r3, #1
 800128c:	b2db      	uxtb	r3, r3
 800128e:	e001      	b.n	8001294 <System_Time_Setup_Mode_Handle+0x1e8>
 8001290:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001294:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001296:	7013      	strb	r3, [r2, #0]
          startTick1 = HAL_GetTick();
 8001298:	f001 f86c 	bl	8002374 <HAL_GetTick>
 800129c:	61b8      	str	r0, [r7, #24]
      break;
 800129e:	e0f4      	b.n	800148a <System_Time_Setup_Mode_Handle+0x3de>
    
      // Button 2: If pressed, decrement the selected parameter; if held, decrement continuously
      case 2: 
        // Pointer to the selected parameter, its maximum value, and minimum value
        uint8_t *paramPtr2 = NULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t maxValue2 = 0;    
 80012a4:	2300      	movs	r3, #0
 80012a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t minValue2 = 0;  
 80012aa:	2300      	movs	r3, #0
 80012ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        // Determine the parameter to decrement based on the current selection
        switch (system_state.param_select)
 80012b0:	4b32      	ldr	r3, [pc, #200]	@ (800137c <System_Time_Setup_Mode_Handle+0x2d0>)
 80012b2:	789b      	ldrb	r3, [r3, #2]
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	d845      	bhi.n	8001344 <System_Time_Setup_Mode_Handle+0x298>
 80012b8:	a201      	add	r2, pc, #4	@ (adr r2, 80012c0 <System_Time_Setup_Mode_Handle+0x214>)
 80012ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012be:	bf00      	nop
 80012c0:	080012d9 	.word	0x080012d9
 80012c4:	080012eb 	.word	0x080012eb
 80012c8:	080012fd 	.word	0x080012fd
 80012cc:	0800130f 	.word	0x0800130f
 80012d0:	08001321 	.word	0x08001321
 80012d4:	08001333 	.word	0x08001333
        {
          case SET_MINUTE:  paramPtr2 = &system_param_data.minute;  maxValue2 = 59; minValue2 = 0; break;
 80012d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001384 <System_Time_Setup_Mode_Handle+0x2d8>)
 80012da:	627b      	str	r3, [r7, #36]	@ 0x24
 80012dc:	233b      	movs	r3, #59	@ 0x3b
 80012de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80012e2:	2300      	movs	r3, #0
 80012e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80012e8:	e02d      	b.n	8001346 <System_Time_Setup_Mode_Handle+0x29a>
          case SET_HOUR:    paramPtr2 = &system_param_data.hour;    maxValue2 = 23; minValue2 = 0; break;
 80012ea:	4b27      	ldr	r3, [pc, #156]	@ (8001388 <System_Time_Setup_Mode_Handle+0x2dc>)
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80012ee:	2317      	movs	r3, #23
 80012f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80012f4:	2300      	movs	r3, #0
 80012f6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80012fa:	e024      	b.n	8001346 <System_Time_Setup_Mode_Handle+0x29a>
          case SET_DOW:     paramPtr2 = &system_param_data.dow;     maxValue2 = 7;  minValue2 = 1; break;
 80012fc:	4b23      	ldr	r3, [pc, #140]	@ (800138c <System_Time_Setup_Mode_Handle+0x2e0>)
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001300:	2307      	movs	r3, #7
 8001302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001306:	2301      	movs	r3, #1
 8001308:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800130c:	e01b      	b.n	8001346 <System_Time_Setup_Mode_Handle+0x29a>
          case SET_DOM:     paramPtr2 = &system_param_data.dom;     maxValue2 = 31; minValue2 = 1; break;
 800130e:	4b20      	ldr	r3, [pc, #128]	@ (8001390 <System_Time_Setup_Mode_Handle+0x2e4>)
 8001310:	627b      	str	r3, [r7, #36]	@ 0x24
 8001312:	231f      	movs	r3, #31
 8001314:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001318:	2301      	movs	r3, #1
 800131a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800131e:	e012      	b.n	8001346 <System_Time_Setup_Mode_Handle+0x29a>
          case SET_MONTH:   paramPtr2 = &system_param_data.month;   maxValue2 = 12; minValue2 = 1; break;
 8001320:	4b1c      	ldr	r3, [pc, #112]	@ (8001394 <System_Time_Setup_Mode_Handle+0x2e8>)
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
 8001324:	230c      	movs	r3, #12
 8001326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800132a:	2301      	movs	r3, #1
 800132c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001330:	e009      	b.n	8001346 <System_Time_Setup_Mode_Handle+0x29a>
          case SET_YEAR:    paramPtr2 = &system_param_data.year;    maxValue2 = 99; minValue2 = 0; break;
 8001332:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <System_Time_Setup_Mode_Handle+0x2ec>)
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
 8001336:	2363      	movs	r3, #99	@ 0x63
 8001338:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800133c:	2300      	movs	r3, #0
 800133e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001342:	e000      	b.n	8001346 <System_Time_Setup_Mode_Handle+0x29a>
          default: break;
 8001344:	bf00      	nop
        }

        // Initialize the start tick for button 2 hold detection
        uint32_t startTick2 = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]

        // Check if the button is pressed or held
        if (button->press_flag) 
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	7b5b      	ldrb	r3, [r3, #13]
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	d023      	beq.n	800139c <System_Time_Setup_Mode_Handle+0x2f0>
        {
          // Decrement the selected parameter value once for a button press
          if (paramPtr2) 
 8001354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001356:	2b00      	cmp	r3, #0
 8001358:	f000 8099 	beq.w	800148e <System_Time_Setup_Mode_Handle+0x3e2>
          {
            // Decrement the parameter value, wrapping around if necessary
            *paramPtr2 = (*paramPtr2 > minValue2) ? (*paramPtr2 - 1) : maxValue2;
 800135c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001364:	429a      	cmp	r2, r3
 8001366:	d204      	bcs.n	8001372 <System_Time_Setup_Mode_Handle+0x2c6>
 8001368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	3b01      	subs	r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	e001      	b.n	8001376 <System_Time_Setup_Mode_Handle+0x2ca>
 8001372:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001378:	7013      	strb	r3, [r2, #0]

            // Update the start tick for the next hold cycle
            startTick2 = HAL_GetTick();
          }
        } 
        break;
 800137a:	e088      	b.n	800148e <System_Time_Setup_Mode_Handle+0x3e2>
 800137c:	200000fc 	.word	0x200000fc
 8001380:	2000010c 	.word	0x2000010c
 8001384:	20000100 	.word	0x20000100
 8001388:	20000101 	.word	0x20000101
 800138c:	20000102 	.word	0x20000102
 8001390:	20000103 	.word	0x20000103
 8001394:	20000104 	.word	0x20000104
 8001398:	20000105 	.word	0x20000105
        else if (button->hold_flag) 
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	7b9b      	ldrb	r3, [r3, #14]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d073      	beq.n	800148e <System_Time_Setup_Mode_Handle+0x3e2>
          if (HAL_GetTick() - startTick2 >= BUTTON_HOLD_CYCLE) 
 80013a6:	f000 ffe5 	bl	8002374 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2bf9      	cmp	r3, #249	@ 0xf9
 80013b2:	d96c      	bls.n	800148e <System_Time_Setup_Mode_Handle+0x3e2>
            if (paramPtr2) 
 80013b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00e      	beq.n	80013d8 <System_Time_Setup_Mode_Handle+0x32c>
              *paramPtr2 = (*paramPtr2 > minValue2) ? (*paramPtr2 - 1) : maxValue2;
 80013ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d204      	bcs.n	80013d0 <System_Time_Setup_Mode_Handle+0x324>
 80013c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	3b01      	subs	r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	e001      	b.n	80013d4 <System_Time_Setup_Mode_Handle+0x328>
 80013d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80013d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013d6:	7013      	strb	r3, [r2, #0]
            startTick2 = HAL_GetTick();
 80013d8:	f000 ffcc 	bl	8002374 <HAL_GetTick>
 80013dc:	61f8      	str	r0, [r7, #28]
        break;
 80013de:	e056      	b.n	800148e <System_Time_Setup_Mode_Handle+0x3e2>
    
    // Button 3: If pressed, move to the next field; if held, set the time using the current parameter values
    case 3: 
      // If the button is pressed, move to the next parameter field, wrapping around if necessary
      if(button->press_flag)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7b5b      	ldrb	r3, [r3, #13]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00e      	beq.n	8001408 <System_Time_Setup_Mode_Handle+0x35c>
      {
        if (system_state.param_select == SET_YEAR)
 80013ea:	4b2c      	ldr	r3, [pc, #176]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 80013ec:	789b      	ldrb	r3, [r3, #2]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d103      	bne.n	80013fa <System_Time_Setup_Mode_Handle+0x34e>
        {
          system_state.param_select = SET_MINUTE;
 80013f2:	4b2a      	ldr	r3, [pc, #168]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	709a      	strb	r2, [r3, #2]

        button->latch = true;

        break;
      }
      break;
 80013f8:	e04b      	b.n	8001492 <System_Time_Setup_Mode_Handle+0x3e6>
          system_state.param_select += 1;
 80013fa:	4b28      	ldr	r3, [pc, #160]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 80013fc:	789b      	ldrb	r3, [r3, #2]
 80013fe:	3301      	adds	r3, #1
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4b26      	ldr	r3, [pc, #152]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 8001404:	709a      	strb	r2, [r3, #2]
      break;
 8001406:	e044      	b.n	8001492 <System_Time_Setup_Mode_Handle+0x3e6>
      else if (button->hold_flag && !button->latch) 
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	7b9b      	ldrb	r3, [r3, #14]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d03f      	beq.n	8001492 <System_Time_Setup_Mode_Handle+0x3e6>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	7bdb      	ldrb	r3, [r3, #15]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	f083 0301 	eor.w	r3, r3, #1
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d037      	beq.n	8001492 <System_Time_Setup_Mode_Handle+0x3e6>
        Time_Init
 8001422:	4b1f      	ldr	r3, [pc, #124]	@ (80014a0 <System_Time_Setup_Mode_Handle+0x3f4>)
 8001424:	7818      	ldrb	r0, [r3, #0]
 8001426:	4b1e      	ldr	r3, [pc, #120]	@ (80014a0 <System_Time_Setup_Mode_Handle+0x3f4>)
 8001428:	785c      	ldrb	r4, [r3, #1]
 800142a:	4b1d      	ldr	r3, [pc, #116]	@ (80014a0 <System_Time_Setup_Mode_Handle+0x3f4>)
 800142c:	789d      	ldrb	r5, [r3, #2]
 800142e:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <System_Time_Setup_Mode_Handle+0x3f4>)
 8001430:	78db      	ldrb	r3, [r3, #3]
 8001432:	4a1b      	ldr	r2, [pc, #108]	@ (80014a0 <System_Time_Setup_Mode_Handle+0x3f4>)
 8001434:	7912      	ldrb	r2, [r2, #4]
 8001436:	491a      	ldr	r1, [pc, #104]	@ (80014a0 <System_Time_Setup_Mode_Handle+0x3f4>)
 8001438:	7949      	ldrb	r1, [r1, #5]
 800143a:	9102      	str	r1, [sp, #8]
 800143c:	9201      	str	r2, [sp, #4]
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	462b      	mov	r3, r5
 8001442:	4622      	mov	r2, r4
 8001444:	4601      	mov	r1, r0
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff fada 	bl	8000a00 <Time_Init>
        button->latch = true;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	73da      	strb	r2, [r3, #15]
        break;
 8001452:	e01f      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>

    // Button 4: If pressed, move to the previous field; if held, do nothing (reserved for future use)
    case 4: 
      // If the button is pressed, move to the previous parameter field, wrapping around if necessary
      if (button->press_flag)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7b5b      	ldrb	r3, [r3, #13]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00e      	beq.n	800147c <System_Time_Setup_Mode_Handle+0x3d0>
      {
        if (system_state.param_select == SET_MINUTE)
 800145e:	4b0f      	ldr	r3, [pc, #60]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 8001460:	789b      	ldrb	r3, [r3, #2]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d103      	bne.n	800146e <System_Time_Setup_Mode_Handle+0x3c2>
        {
          system_state.param_select = SET_YEAR;
 8001466:	4b0d      	ldr	r3, [pc, #52]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 8001468:	2205      	movs	r2, #5
 800146a:	709a      	strb	r2, [r3, #2]
      // If the button is held down, do nothing (reserved for future use)
      else if (button->hold_flag) 
      {
        // Reserved
      }
      break;
 800146c:	e012      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>
          system_state.param_select -= 1;
 800146e:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 8001470:	789b      	ldrb	r3, [r3, #2]
 8001472:	3b01      	subs	r3, #1
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <System_Time_Setup_Mode_Handle+0x3f0>)
 8001478:	709a      	strb	r2, [r3, #2]
      break;
 800147a:	e00b      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>
      else if (button->hold_flag) 
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001480:	e008      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>

    default: 
      break;
 8001482:	bf00      	nop
 8001484:	e006      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>
      break;
 8001486:	bf00      	nop
 8001488:	e004      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>
      break;
 800148a:	bf00      	nop
 800148c:	e002      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>
        break;
 800148e:	bf00      	nop
 8001490:	e000      	b.n	8001494 <System_Time_Setup_Mode_Handle+0x3e8>
      break;
 8001492:	bf00      	nop
  }
}
 8001494:	bf00      	nop
 8001496:	3734      	adds	r7, #52	@ 0x34
 8001498:	46bd      	mov	sp, r7
 800149a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149c:	200000fc 	.word	0x200000fc
 80014a0:	20000100 	.word	0x20000100

080014a4 <System_Alarm_Setup_Mode_Handle>:
 * @brief  Handles the alarm setup mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Alarm_Setup_Mode_Handle (BUTTON_DATA *button)
{
 80014a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a6:	b091      	sub	sp, #68	@ 0x44
 80014a8:	af04      	add	r7, sp, #16
 80014aa:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	799b      	ldrb	r3, [r3, #6]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	f200 826d 	bhi.w	8001990 <System_Alarm_Setup_Mode_Handle+0x4ec>
 80014b6:	a201      	add	r2, pc, #4	@ (adr r2, 80014bc <System_Alarm_Setup_Mode_Handle+0x18>)
 80014b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014bc:	080014d1 	.word	0x080014d1
 80014c0:	08001577 	.word	0x08001577
 80014c4:	080016a9 	.word	0x080016a9
 80014c8:	08001847 	.word	0x08001847
 80014cc:	08001909 	.word	0x08001909
  {
    // Button 0: If pressed, cycle through the system modes; if held, set the mode to default
    case 0:
      // If pressed, cycle through the time system modes, but the temporary setting data is still retained (avoid accidental press)
      if (button->press_flag)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	7b5b      	ldrb	r3, [r3, #13]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d00c      	beq.n	80014f4 <System_Alarm_Setup_Mode_Handle+0x50>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 80014da:	4b9e      	ldr	r3, [pc, #632]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b04      	cmp	r3, #4
 80014e0:	d804      	bhi.n	80014ec <System_Alarm_Setup_Mode_Handle+0x48>
 80014e2:	4b9c      	ldr	r3, [pc, #624]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	3301      	adds	r3, #1
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	e000      	b.n	80014ee <System_Alarm_Setup_Mode_Handle+0x4a>
 80014ec:	2300      	movs	r3, #0
 80014ee:	4a99      	ldr	r2, [pc, #612]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 80014f0:	7013      	strb	r3, [r2, #0]
          NOT_USED_MODE,              // Select: DAY_OF_WEEK_MODE, DATE_OF_MONTH_MODE, NOT_USED_MODE
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
          true                        // true = ON, false = OFF
        };
      }
      break;
 80014f2:	e24f      	b.n	8001994 <System_Alarm_Setup_Mode_Handle+0x4f0>
      else if (button->hold_flag && !button->latch)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	7b9b      	ldrb	r3, [r3, #14]
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f000 824a 	beq.w	8001994 <System_Alarm_Setup_Mode_Handle+0x4f0>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	7bdb      	ldrb	r3, [r3, #15]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	f083 0301 	eor.w	r3, r3, #1
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	f000 8241 	beq.w	8001994 <System_Alarm_Setup_Mode_Handle+0x4f0>
        system_state.mode = DEFAULT_MODE; 
 8001512:	4b90      	ldr	r3, [pc, #576]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
        button->latch = true;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2201      	movs	r2, #1
 800151c:	73da      	strb	r2, [r3, #15]
          time_get_data.minute,       // Minutes: 0-59
 800151e:	4b8e      	ldr	r3, [pc, #568]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 8001520:	785b      	ldrb	r3, [r3, #1]
 8001522:	fa5f fc83 	uxtb.w	ip, r3
          time_get_data.hour,         // Hours: 0-23
 8001526:	4b8c      	ldr	r3, [pc, #560]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 8001528:	789b      	ldrb	r3, [r3, #2]
 800152a:	b2de      	uxtb	r6, r3
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday)
 800152c:	4b8a      	ldr	r3, [pc, #552]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 800152e:	78db      	ldrb	r3, [r3, #3]
 8001530:	b2dd      	uxtb	r5, r3
          time_get_data.dateofmonth,  // Date of the month: 1-31
 8001532:	4b89      	ldr	r3, [pc, #548]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 8001534:	791b      	ldrb	r3, [r3, #4]
 8001536:	b2dc      	uxtb	r4, r3
          time_get_data.month,        // Month: 1-12
 8001538:	4b87      	ldr	r3, [pc, #540]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 800153a:	795b      	ldrb	r3, [r3, #5]
 800153c:	b2d8      	uxtb	r0, r3
          time_get_data.year,         // Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
 800153e:	4b86      	ldr	r3, [pc, #536]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 8001540:	799b      	ldrb	r3, [r3, #6]
 8001542:	b2d9      	uxtb	r1, r3
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
 8001544:	4b84      	ldr	r3, [pc, #528]	@ (8001758 <System_Alarm_Setup_Mode_Handle+0x2b4>)
 8001546:	78db      	ldrb	r3, [r3, #3]
 8001548:	b2da      	uxtb	r2, r3
        system_param_data =
 800154a:	4b84      	ldr	r3, [pc, #528]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 800154c:	f883 c000 	strb.w	ip, [r3]
 8001550:	4b82      	ldr	r3, [pc, #520]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001552:	705e      	strb	r6, [r3, #1]
 8001554:	4b81      	ldr	r3, [pc, #516]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001556:	709d      	strb	r5, [r3, #2]
 8001558:	4b80      	ldr	r3, [pc, #512]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 800155a:	70dc      	strb	r4, [r3, #3]
 800155c:	4b7f      	ldr	r3, [pc, #508]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 800155e:	7118      	strb	r0, [r3, #4]
 8001560:	4b7e      	ldr	r3, [pc, #504]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001562:	7159      	strb	r1, [r3, #5]
 8001564:	4b7d      	ldr	r3, [pc, #500]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001566:	2102      	movs	r1, #2
 8001568:	7199      	strb	r1, [r3, #6]
 800156a:	4b7c      	ldr	r3, [pc, #496]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 800156c:	71da      	strb	r2, [r3, #7]
 800156e:	4b7b      	ldr	r3, [pc, #492]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001570:	2201      	movs	r2, #1
 8001572:	721a      	strb	r2, [r3, #8]
      break;
 8001574:	e20e      	b.n	8001994 <System_Alarm_Setup_Mode_Handle+0x4f0>

    // Button 1: If pressed, increment the selected parameter; if held, increment continuously
    case 1: 
      // Pointer to the selected parameter, its maximum value, and minimum value
      uint8_t *paramPtr1 = NULL;
 8001576:	2300      	movs	r3, #0
 8001578:	62fb      	str	r3, [r7, #44]	@ 0x2c
      uint8_t maxValue1 = 0;    
 800157a:	2300      	movs	r3, #0
 800157c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      uint8_t minValue1 = 0;  
 8001580:	2300      	movs	r3, #0
 8001582:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

      // Determine the parameter to increment based on the current selection
      switch (system_state.param_select)
 8001586:	4b73      	ldr	r3, [pc, #460]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 8001588:	789b      	ldrb	r3, [r3, #2]
 800158a:	2b08      	cmp	r3, #8
 800158c:	d848      	bhi.n	8001620 <System_Alarm_Setup_Mode_Handle+0x17c>
 800158e:	a201      	add	r2, pc, #4	@ (adr r2, 8001594 <System_Alarm_Setup_Mode_Handle+0xf0>)
 8001590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001594:	080015b9 	.word	0x080015b9
 8001598:	080015cb 	.word	0x080015cb
 800159c:	08001621 	.word	0x08001621
 80015a0:	08001621 	.word	0x08001621
 80015a4:	08001621 	.word	0x08001621
 80015a8:	08001621 	.word	0x08001621
 80015ac:	080015dd 	.word	0x080015dd
 80015b0:	080015ef 	.word	0x080015ef
 80015b4:	08001601 	.word	0x08001601
      {
        case SET_MINUTE:  paramPtr1 = &system_param_data.minute;  maxValue1 = 59; minValue1 = 0; break;
 80015b8:	4b68      	ldr	r3, [pc, #416]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015bc:	233b      	movs	r3, #59	@ 0x3b
 80015be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80015c8:	e02b      	b.n	8001622 <System_Alarm_Setup_Mode_Handle+0x17e>
        case SET_HOUR:    paramPtr1 = &system_param_data.hour;    maxValue1 = 23; minValue1 = 0; break;
 80015ca:	4b65      	ldr	r3, [pc, #404]	@ (8001760 <System_Alarm_Setup_Mode_Handle+0x2bc>)
 80015cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015ce:	2317      	movs	r3, #23
 80015d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80015d4:	2300      	movs	r3, #0
 80015d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80015da:	e022      	b.n	8001622 <System_Alarm_Setup_Mode_Handle+0x17e>
        case SET_DY_DT:   paramPtr1 = (uint8_t *)&system_param_data.dy_dt; maxValue1 = 2; minValue1 = 0; break;
 80015dc:	4b61      	ldr	r3, [pc, #388]	@ (8001764 <System_Alarm_Setup_Mode_Handle+0x2c0>)
 80015de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015e0:	2302      	movs	r3, #2
 80015e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80015e6:	2300      	movs	r3, #0
 80015e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80015ec:	e019      	b.n	8001622 <System_Alarm_Setup_Mode_Handle+0x17e>
        case SET_DOW_DOM: paramPtr1 = &system_param_data.dow_dom; maxValue1 = 31; minValue1 = 1; break;
 80015ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001768 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 80015f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015f2:	231f      	movs	r3, #31
 80015f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80015f8:	2301      	movs	r3, #1
 80015fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80015fe:	e010      	b.n	8001622 <System_Alarm_Setup_Mode_Handle+0x17e>
        case SET_ON_OFF:  system_param_data.on_off = !system_param_data.on_off;                  break;
 8001600:	4b56      	ldr	r3, [pc, #344]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001602:	7a1b      	ldrb	r3, [r3, #8]
 8001604:	2b00      	cmp	r3, #0
 8001606:	bf14      	ite	ne
 8001608:	2301      	movne	r3, #1
 800160a:	2300      	moveq	r3, #0
 800160c:	b2db      	uxtb	r3, r3
 800160e:	f083 0301 	eor.w	r3, r3, #1
 8001612:	b2db      	uxtb	r3, r3
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4b50      	ldr	r3, [pc, #320]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 800161c:	721a      	strb	r2, [r3, #8]
 800161e:	e000      	b.n	8001622 <System_Alarm_Setup_Mode_Handle+0x17e>
        default: break;
 8001620:	bf00      	nop
      }

      if (system_state.param_select == SET_ON_OFF)
 8001622:	4b4c      	ldr	r3, [pc, #304]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 8001624:	789b      	ldrb	r3, [r3, #2]
 8001626:	2b08      	cmp	r3, #8
 8001628:	f000 81b6 	beq.w	8001998 <System_Alarm_Setup_Mode_Handle+0x4f4>
      {
        break;
      }

      // Initialize the start tick for button 1 hold detection
      uint32_t startTick1 = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
      
      // Check if the button is pressed or held
      if (button->press_flag) 
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	7b5b      	ldrb	r3, [r3, #13]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d013      	beq.n	8001662 <System_Alarm_Setup_Mode_Handle+0x1be>
      {
        // Increment the selected parameter value once for a button press
        if (paramPtr1) 
 800163a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800163c:	2b00      	cmp	r3, #0
 800163e:	f000 81ad 	beq.w	800199c <System_Alarm_Setup_Mode_Handle+0x4f8>
        {
          // Increment the parameter value, wrapping around if necessary
          *paramPtr1 = (*paramPtr1 < maxValue1) ? (*paramPtr1 + 1) : minValue1;
 8001642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800164a:	429a      	cmp	r2, r3
 800164c:	d904      	bls.n	8001658 <System_Alarm_Setup_Mode_Handle+0x1b4>
 800164e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	3301      	adds	r3, #1
 8001654:	b2db      	uxtb	r3, r3
 8001656:	e001      	b.n	800165c <System_Alarm_Setup_Mode_Handle+0x1b8>
 8001658:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800165c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800165e:	7013      	strb	r3, [r2, #0]

        // Update the start tick for the next hold cycle
        startTick1 = HAL_GetTick();
      } 
      
      break;
 8001660:	e19c      	b.n	800199c <System_Alarm_Setup_Mode_Handle+0x4f8>
      else if (button->hold_flag) 
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	7b9b      	ldrb	r3, [r3, #14]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b00      	cmp	r3, #0
 800166a:	f000 8197 	beq.w	800199c <System_Alarm_Setup_Mode_Handle+0x4f8>
        if (HAL_GetTick() - startTick1 >= BUTTON_HOLD_CYCLE) 
 800166e:	f000 fe81 	bl	8002374 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2bf9      	cmp	r3, #249	@ 0xf9
 800167a:	d911      	bls.n	80016a0 <System_Alarm_Setup_Mode_Handle+0x1fc>
          if (paramPtr1) 
 800167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00e      	beq.n	80016a0 <System_Alarm_Setup_Mode_Handle+0x1fc>
            *paramPtr1 = (*paramPtr1 < maxValue1) ? (*paramPtr1 + 1) : minValue1;
 8001682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800168a:	429a      	cmp	r2, r3
 800168c:	d904      	bls.n	8001698 <System_Alarm_Setup_Mode_Handle+0x1f4>
 800168e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	b2db      	uxtb	r3, r3
 8001696:	e001      	b.n	800169c <System_Alarm_Setup_Mode_Handle+0x1f8>
 8001698:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800169c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800169e:	7013      	strb	r3, [r2, #0]
        startTick1 = HAL_GetTick();
 80016a0:	f000 fe68 	bl	8002374 <HAL_GetTick>
 80016a4:	6178      	str	r0, [r7, #20]
      break;
 80016a6:	e179      	b.n	800199c <System_Alarm_Setup_Mode_Handle+0x4f8>

      case 2: // BTN2: Decrement current value or scroll slots
      {
        // Pointer to the selected parameter, its maximum value, and minimum value
        uint8_t *paramPtr2 = NULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t maxValue2 = 0;    
 80016ac:	2300      	movs	r3, #0
 80016ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t minValue2 = 0;  
 80016b2:	2300      	movs	r3, #0
 80016b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        // Determine the parameter to decrement based on the current selection
        switch (system_state.param_select)
 80016b8:	4b26      	ldr	r3, [pc, #152]	@ (8001754 <System_Alarm_Setup_Mode_Handle+0x2b0>)
 80016ba:	789b      	ldrb	r3, [r3, #2]
 80016bc:	2b08      	cmp	r3, #8
 80016be:	d855      	bhi.n	800176c <System_Alarm_Setup_Mode_Handle+0x2c8>
 80016c0:	a201      	add	r2, pc, #4	@ (adr r2, 80016c8 <System_Alarm_Setup_Mode_Handle+0x224>)
 80016c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c6:	bf00      	nop
 80016c8:	080016ed 	.word	0x080016ed
 80016cc:	080016ff 	.word	0x080016ff
 80016d0:	0800176d 	.word	0x0800176d
 80016d4:	0800176d 	.word	0x0800176d
 80016d8:	0800176d 	.word	0x0800176d
 80016dc:	0800176d 	.word	0x0800176d
 80016e0:	08001711 	.word	0x08001711
 80016e4:	08001723 	.word	0x08001723
 80016e8:	08001735 	.word	0x08001735
        {
          case SET_MINUTE:  paramPtr2 = &system_param_data.minute;  maxValue2 = 59; minValue2 = 0; break;
 80016ec:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f0:	233b      	movs	r3, #59	@ 0x3b
 80016f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80016f6:	2300      	movs	r3, #0
 80016f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80016fc:	e037      	b.n	800176e <System_Alarm_Setup_Mode_Handle+0x2ca>
          case SET_HOUR:    paramPtr2 = &system_param_data.hour;    maxValue2 = 23; minValue2 = 0; break;
 80016fe:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <System_Alarm_Setup_Mode_Handle+0x2bc>)
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
 8001702:	2317      	movs	r3, #23
 8001704:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001708:	2300      	movs	r3, #0
 800170a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800170e:	e02e      	b.n	800176e <System_Alarm_Setup_Mode_Handle+0x2ca>
          case SET_DY_DT:   paramPtr2 = (uint8_t *)&system_param_data.dy_dt; maxValue2 = 2; minValue2 = 0; break;
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <System_Alarm_Setup_Mode_Handle+0x2c0>)
 8001712:	627b      	str	r3, [r7, #36]	@ 0x24
 8001714:	2302      	movs	r3, #2
 8001716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800171a:	2300      	movs	r3, #0
 800171c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001720:	e025      	b.n	800176e <System_Alarm_Setup_Mode_Handle+0x2ca>
          case SET_DOW_DOM: paramPtr2 = &system_param_data.dow_dom; maxValue2 = 31; minValue2 = 1; break;
 8001722:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
 8001726:	231f      	movs	r3, #31
 8001728:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800172c:	2301      	movs	r3, #1
 800172e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001732:	e01c      	b.n	800176e <System_Alarm_Setup_Mode_Handle+0x2ca>
          case SET_ON_OFF:  system_param_data.on_off = !system_param_data.on_off;                  break;
 8001734:	4b09      	ldr	r3, [pc, #36]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001736:	7a1b      	ldrb	r3, [r3, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	bf14      	ite	ne
 800173c:	2301      	movne	r3, #1
 800173e:	2300      	moveq	r3, #0
 8001740:	b2db      	uxtb	r3, r3
 8001742:	f083 0301 	eor.w	r3, r3, #1
 8001746:	b2db      	uxtb	r3, r3
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4b03      	ldr	r3, [pc, #12]	@ (800175c <System_Alarm_Setup_Mode_Handle+0x2b8>)
 8001750:	721a      	strb	r2, [r3, #8]
 8001752:	e00c      	b.n	800176e <System_Alarm_Setup_Mode_Handle+0x2ca>
 8001754:	200000fc 	.word	0x200000fc
 8001758:	2000010c 	.word	0x2000010c
 800175c:	20000100 	.word	0x20000100
 8001760:	20000101 	.word	0x20000101
 8001764:	20000106 	.word	0x20000106
 8001768:	20000107 	.word	0x20000107
          default: break;
 800176c:	bf00      	nop
        }

        if (system_state.param_select == SET_ON_OFF)
 800176e:	4b92      	ldr	r3, [pc, #584]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001770:	789b      	ldrb	r3, [r3, #2]
 8001772:	2b08      	cmp	r3, #8
 8001774:	f000 8114 	beq.w	80019a0 <System_Alarm_Setup_Mode_Handle+0x4fc>
        {
          break;
        }

        // Initialize the start tick for button 2 hold detection
        uint32_t startTick2 = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	61bb      	str	r3, [r7, #24]

        // Check if the button is pressed or held
        if (button->press_flag) 
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	7b5b      	ldrb	r3, [r3, #13]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d027      	beq.n	80017d6 <System_Alarm_Setup_Mode_Handle+0x332>
        {
          // Check if the selected parameter is ON/OFF
          if (system_state.param_select == SET_ON_OFF) 
 8001786:	4b8c      	ldr	r3, [pc, #560]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001788:	789b      	ldrb	r3, [r3, #2]
 800178a:	2b08      	cmp	r3, #8
 800178c:	d10f      	bne.n	80017ae <System_Alarm_Setup_Mode_Handle+0x30a>
          {
            // Toggle the on/off state of the alarm
            system_param_data.on_off = !system_param_data.on_off;
 800178e:	4b8b      	ldr	r3, [pc, #556]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 8001790:	7a1b      	ldrb	r3, [r3, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	bf14      	ite	ne
 8001796:	2301      	movne	r3, #1
 8001798:	2300      	moveq	r3, #0
 800179a:	b2db      	uxtb	r3, r3
 800179c:	f083 0301 	eor.w	r3, r3, #1
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	4b84      	ldr	r3, [pc, #528]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 80017aa:	721a      	strb	r2, [r3, #8]
            // Update the start tick for the next hold cycle
            startTick2 = HAL_GetTick();
          }
        } 

        break;
 80017ac:	e0fa      	b.n	80019a4 <System_Alarm_Setup_Mode_Handle+0x500>
            if (paramPtr2) 
 80017ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 80f7 	beq.w	80019a4 <System_Alarm_Setup_Mode_Handle+0x500>
              *paramPtr2 = (*paramPtr2 > minValue2) ? (*paramPtr2 - 1) : maxValue2;
 80017b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80017be:	429a      	cmp	r2, r3
 80017c0:	d204      	bcs.n	80017cc <System_Alarm_Setup_Mode_Handle+0x328>
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	e001      	b.n	80017d0 <System_Alarm_Setup_Mode_Handle+0x32c>
 80017cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017d2:	7013      	strb	r3, [r2, #0]
        break;
 80017d4:	e0e6      	b.n	80019a4 <System_Alarm_Setup_Mode_Handle+0x500>
        else if (button->hold_flag) 
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7b9b      	ldrb	r3, [r3, #14]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f000 80e1 	beq.w	80019a4 <System_Alarm_Setup_Mode_Handle+0x500>
          if (HAL_GetTick() - startTick2 >= BUTTON_HOLD_CYCLE) 
 80017e2:	f000 fdc7 	bl	8002374 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2bf9      	cmp	r3, #249	@ 0xf9
 80017ee:	f240 80d9 	bls.w	80019a4 <System_Alarm_Setup_Mode_Handle+0x500>
            if (system_state.param_select == SET_ON_OFF) 
 80017f2:	4b71      	ldr	r3, [pc, #452]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 80017f4:	789b      	ldrb	r3, [r3, #2]
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d10f      	bne.n	800181a <System_Alarm_Setup_Mode_Handle+0x376>
              system_param_data.on_off = !system_param_data.on_off;
 80017fa:	4b70      	ldr	r3, [pc, #448]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 80017fc:	7a1b      	ldrb	r3, [r3, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	bf14      	ite	ne
 8001802:	2301      	movne	r3, #1
 8001804:	2300      	moveq	r3, #0
 8001806:	b2db      	uxtb	r3, r3
 8001808:	f083 0301 	eor.w	r3, r3, #1
 800180c:	b2db      	uxtb	r3, r3
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	b2da      	uxtb	r2, r3
 8001814:	4b69      	ldr	r3, [pc, #420]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 8001816:	721a      	strb	r2, [r3, #8]
 8001818:	e011      	b.n	800183e <System_Alarm_Setup_Mode_Handle+0x39a>
              if (paramPtr2) 
 800181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00e      	beq.n	800183e <System_Alarm_Setup_Mode_Handle+0x39a>
                *paramPtr2 = (*paramPtr2 > minValue2) ? (*paramPtr2 - 1) : maxValue2;
 8001820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001828:	429a      	cmp	r2, r3
 800182a:	d204      	bcs.n	8001836 <System_Alarm_Setup_Mode_Handle+0x392>
 800182c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	3b01      	subs	r3, #1
 8001832:	b2db      	uxtb	r3, r3
 8001834:	e001      	b.n	800183a <System_Alarm_Setup_Mode_Handle+0x396>
 8001836:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800183a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800183c:	7013      	strb	r3, [r2, #0]
            startTick2 = HAL_GetTick();
 800183e:	f000 fd99 	bl	8002374 <HAL_GetTick>
 8001842:	61b8      	str	r0, [r7, #24]
        break;
 8001844:	e0ae      	b.n	80019a4 <System_Alarm_Setup_Mode_Handle+0x500>
      }
    
    // Button 3: If pressed, move to the next field; if held, save the alarm and return to default mode
    case 3:
      // If the button is pressed, move to the next parameter field, wrapping around if necessary  
      if (button->press_flag)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	7b5b      	ldrb	r3, [r3, #13]
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	d016      	beq.n	800187e <System_Alarm_Setup_Mode_Handle+0x3da>
      {
        if      (system_state.param_select == SET_HOUR)
 8001850:	4b59      	ldr	r3, [pc, #356]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001852:	789b      	ldrb	r3, [r3, #2]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d103      	bne.n	8001860 <System_Alarm_Setup_Mode_Handle+0x3bc>
        {
          system_state.param_select = SET_DY_DT;
 8001858:	4b57      	ldr	r3, [pc, #348]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 800185a:	2206      	movs	r2, #6
 800185c:	709a      	strb	r2, [r3, #2]

        // Reset the button latch to avoid function replication
        button->latch = true;

      }
      break;
 800185e:	e0a3      	b.n	80019a8 <System_Alarm_Setup_Mode_Handle+0x504>
        else if (system_state.param_select == SET_ON_OFF)
 8001860:	4b55      	ldr	r3, [pc, #340]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001862:	789b      	ldrb	r3, [r3, #2]
 8001864:	2b08      	cmp	r3, #8
 8001866:	d103      	bne.n	8001870 <System_Alarm_Setup_Mode_Handle+0x3cc>
          system_state.param_select = SET_MINUTE;
 8001868:	4b53      	ldr	r3, [pc, #332]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 800186a:	2200      	movs	r2, #0
 800186c:	709a      	strb	r2, [r3, #2]
      break;
 800186e:	e09b      	b.n	80019a8 <System_Alarm_Setup_Mode_Handle+0x504>
          system_state.param_select += 1;
 8001870:	4b51      	ldr	r3, [pc, #324]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001872:	789b      	ldrb	r3, [r3, #2]
 8001874:	3301      	adds	r3, #1
 8001876:	b2da      	uxtb	r2, r3
 8001878:	4b4f      	ldr	r3, [pc, #316]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 800187a:	709a      	strb	r2, [r3, #2]
      break;
 800187c:	e094      	b.n	80019a8 <System_Alarm_Setup_Mode_Handle+0x504>
      else if (button->hold_flag && !button->latch) 
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	7b9b      	ldrb	r3, [r3, #14]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 808f 	beq.w	80019a8 <System_Alarm_Setup_Mode_Handle+0x504>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	7bdb      	ldrb	r3, [r3, #15]
 800188e:	b2db      	uxtb	r3, r3
 8001890:	f083 0301 	eor.w	r3, r3, #1
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b00      	cmp	r3, #0
 8001898:	f000 8086 	beq.w	80019a8 <System_Alarm_Setup_Mode_Handle+0x504>
        Alarm_Set
 800189c:	4b47      	ldr	r3, [pc, #284]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 800189e:	7818      	ldrb	r0, [r3, #0]
 80018a0:	4b46      	ldr	r3, [pc, #280]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 80018a2:	785c      	ldrb	r4, [r3, #1]
 80018a4:	4b45      	ldr	r3, [pc, #276]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 80018a6:	79dd      	ldrb	r5, [r3, #7]
 80018a8:	4b44      	ldr	r3, [pc, #272]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 80018aa:	799b      	ldrb	r3, [r3, #6]
 80018ac:	4a43      	ldr	r2, [pc, #268]	@ (80019bc <System_Alarm_Setup_Mode_Handle+0x518>)
 80018ae:	7a12      	ldrb	r2, [r2, #8]
 80018b0:	4943      	ldr	r1, [pc, #268]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 80018b2:	7809      	ldrb	r1, [r1, #0]
 80018b4:	9102      	str	r1, [sp, #8]
 80018b6:	9201      	str	r2, [sp, #4]
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	462b      	mov	r3, r5
 80018bc:	4622      	mov	r2, r4
 80018be:	4601      	mov	r1, r0
 80018c0:	2000      	movs	r0, #0
 80018c2:	f7ff f8c9 	bl	8000a58 <Alarm_Set>
        Alarm_Get(alarm_slot_ptr, &alarm_get_data[alarm_slot_ptr]);
 80018c6:	4b3e      	ldr	r3, [pc, #248]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 80018c8:	781a      	ldrb	r2, [r3, #0]
 80018ca:	4b3d      	ldr	r3, [pc, #244]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	4619      	mov	r1, r3
 80018d0:	460b      	mov	r3, r1
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	440b      	add	r3, r1
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	493a      	ldr	r1, [pc, #232]	@ (80019c4 <System_Alarm_Setup_Mode_Handle+0x520>)
 80018da:	440b      	add	r3, r1
 80018dc:	4619      	mov	r1, r3
 80018de:	4610      	mov	r0, r2
 80018e0:	f7ff f90a 	bl	8000af8 <Alarm_Get>
        alarm_slot_ptr = (alarm_slot_ptr < ALARM_SLOT_NUM) ? (alarm_slot_ptr + 1) : 0;
 80018e4:	4b36      	ldr	r3, [pc, #216]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b09      	cmp	r3, #9
 80018ea:	d804      	bhi.n	80018f6 <System_Alarm_Setup_Mode_Handle+0x452>
 80018ec:	4b34      	ldr	r3, [pc, #208]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	3301      	adds	r3, #1
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	e000      	b.n	80018f8 <System_Alarm_Setup_Mode_Handle+0x454>
 80018f6:	2300      	movs	r3, #0
 80018f8:	4a31      	ldr	r2, [pc, #196]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 80018fa:	7013      	strb	r3, [r2, #0]
        Alarm_Slot_Pointer_Set();
 80018fc:	f7ff f974 	bl	8000be8 <Alarm_Slot_Pointer_Set>
        button->latch = true;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	73da      	strb	r2, [r3, #15]
      break;
 8001906:	e04f      	b.n	80019a8 <System_Alarm_Setup_Mode_Handle+0x504>

    case 4: // BTN4: Go back to previous field
      if      (button->press_flag) 
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	7b5b      	ldrb	r3, [r3, #13]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d016      	beq.n	8001940 <System_Alarm_Setup_Mode_Handle+0x49c>
      {
        if      (system_state.param_select == SET_DY_DT)
 8001912:	4b29      	ldr	r3, [pc, #164]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001914:	789b      	ldrb	r3, [r3, #2]
 8001916:	2b06      	cmp	r3, #6
 8001918:	d103      	bne.n	8001922 <System_Alarm_Setup_Mode_Handle+0x47e>
        {
          system_state.param_select = SET_HOUR;
 800191a:	4b27      	ldr	r3, [pc, #156]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 800191c:	2201      	movs	r2, #1
 800191e:	709a      	strb	r2, [r3, #2]

        // Reset the alarm slot pointer
        alarm_slot_ptr = 0;
        Alarm_Slot_Pointer_Set();
      }
      break;
 8001920:	e044      	b.n	80019ac <System_Alarm_Setup_Mode_Handle+0x508>
        else if (system_state.param_select == SET_MINUTE)
 8001922:	4b25      	ldr	r3, [pc, #148]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001924:	789b      	ldrb	r3, [r3, #2]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d103      	bne.n	8001932 <System_Alarm_Setup_Mode_Handle+0x48e>
          system_state.param_select = SET_ON_OFF;
 800192a:	4b23      	ldr	r3, [pc, #140]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 800192c:	2208      	movs	r2, #8
 800192e:	709a      	strb	r2, [r3, #2]
      break;
 8001930:	e03c      	b.n	80019ac <System_Alarm_Setup_Mode_Handle+0x508>
          system_state.param_select -= 1;
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 8001934:	789b      	ldrb	r3, [r3, #2]
 8001936:	3b01      	subs	r3, #1
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <System_Alarm_Setup_Mode_Handle+0x514>)
 800193c:	709a      	strb	r2, [r3, #2]
      break;
 800193e:	e035      	b.n	80019ac <System_Alarm_Setup_Mode_Handle+0x508>
      else if (button->hold_flag)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	7b9b      	ldrb	r3, [r3, #14]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d030      	beq.n	80019ac <System_Alarm_Setup_Mode_Handle+0x508>
        for (int i = 0; i < alarm_slot_ptr; i++)
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	e013      	b.n	8001978 <System_Alarm_Setup_Mode_Handle+0x4d4>
          Alarm_Clear(i);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff f925 	bl	8000ba4 <Alarm_Clear>
          Alarm_Get(i, &alarm_get_data[i]);
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	b2d8      	uxtb	r0, r3
 800195e:	69fa      	ldr	r2, [r7, #28]
 8001960:	4613      	mov	r3, r2
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	4413      	add	r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4a16      	ldr	r2, [pc, #88]	@ (80019c4 <System_Alarm_Setup_Mode_Handle+0x520>)
 800196a:	4413      	add	r3, r2
 800196c:	4619      	mov	r1, r3
 800196e:	f7ff f8c3 	bl	8000af8 <Alarm_Get>
        for (int i = 0; i < alarm_slot_ptr; i++)
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3301      	adds	r3, #1
 8001976:	61fb      	str	r3, [r7, #28]
 8001978:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	461a      	mov	r2, r3
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	4293      	cmp	r3, r2
 8001982:	dbe5      	blt.n	8001950 <System_Alarm_Setup_Mode_Handle+0x4ac>
        alarm_slot_ptr = 0;
 8001984:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <System_Alarm_Setup_Mode_Handle+0x51c>)
 8001986:	2200      	movs	r2, #0
 8001988:	701a      	strb	r2, [r3, #0]
        Alarm_Slot_Pointer_Set();
 800198a:	f7ff f92d 	bl	8000be8 <Alarm_Slot_Pointer_Set>
      break;
 800198e:	e00d      	b.n	80019ac <System_Alarm_Setup_Mode_Handle+0x508>

    default:
      // Reserved for future use
      break;
 8001990:	bf00      	nop
 8001992:	e00c      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
      break;
 8001994:	bf00      	nop
 8001996:	e00a      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
        break;
 8001998:	bf00      	nop
 800199a:	e008      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
      break;
 800199c:	bf00      	nop
 800199e:	e006      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
          break;
 80019a0:	bf00      	nop
 80019a2:	e004      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
        break;
 80019a4:	bf00      	nop
 80019a6:	e002      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
      break;
 80019a8:	bf00      	nop
 80019aa:	e000      	b.n	80019ae <System_Alarm_Setup_Mode_Handle+0x50a>
      break;
 80019ac:	bf00      	nop
  }
}
 80019ae:	bf00      	nop
 80019b0:	3734      	adds	r7, #52	@ 0x34
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019b6:	bf00      	nop
 80019b8:	200000fc 	.word	0x200000fc
 80019bc:	20000100 	.word	0x20000100
 80019c0:	20000150 	.word	0x20000150
 80019c4:	20000114 	.word	0x20000114

080019c8 <System_Alarm_View_Mode_Handle>:
 * @brief  Handles the alarm view mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Alarm_View_Mode_Handle (BUTTON_DATA *button)
{ 
 80019c8:	b5b0      	push	{r4, r5, r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af04      	add	r7, sp, #16
 80019ce:	6078      	str	r0, [r7, #4]
  // Initially reset system cursor
  system_state.cursor = 0;
 80019d0:	4ba4      	ldr	r3, [pc, #656]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	70da      	strb	r2, [r3, #3]
  
  // Handle button actions in alarm view mode
  switch (button->index) 
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	799b      	ldrb	r3, [r3, #6]
 80019da:	2b04      	cmp	r3, #4
 80019dc:	f200 8136 	bhi.w	8001c4c <System_Alarm_View_Mode_Handle+0x284>
 80019e0:	a201      	add	r2, pc, #4	@ (adr r2, 80019e8 <System_Alarm_View_Mode_Handle+0x20>)
 80019e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019e6:	bf00      	nop
 80019e8:	080019fd 	.word	0x080019fd
 80019ec:	08001a4d 	.word	0x08001a4d
 80019f0:	08001a77 	.word	0x08001a77
 80019f4:	08001aa1 	.word	0x08001aa1
 80019f8:	08001c3d 	.word	0x08001c3d
  {
    // Button 0: If pressed, cycle through the time setup fields; if held, set the mode to default
    case 0:
      // If pressed, cycle through the time setup fields
      if (button->press_flag)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	7b5b      	ldrb	r3, [r3, #13]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d00c      	beq.n	8001a20 <System_Alarm_View_Mode_Handle+0x58>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 8001a06:	4b97      	ldr	r3, [pc, #604]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b04      	cmp	r3, #4
 8001a0c:	d804      	bhi.n	8001a18 <System_Alarm_View_Mode_Handle+0x50>
 8001a0e:	4b95      	ldr	r3, [pc, #596]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	3301      	adds	r3, #1
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	e000      	b.n	8001a1a <System_Alarm_View_Mode_Handle+0x52>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	4a92      	ldr	r2, [pc, #584]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a1c:	7013      	strb	r3, [r2, #0]
      else if (button->hold_flag && !button->latch)
      {
        system_state.mode = DEFAULT_MODE; 
        button->latch = true;
      }
      break;
 8001a1e:	e117      	b.n	8001c50 <System_Alarm_View_Mode_Handle+0x288>
      else if (button->hold_flag && !button->latch)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7b9b      	ldrb	r3, [r3, #14]
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 8112 	beq.w	8001c50 <System_Alarm_View_Mode_Handle+0x288>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	7bdb      	ldrb	r3, [r3, #15]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f083 0301 	eor.w	r3, r3, #1
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 8109 	beq.w	8001c50 <System_Alarm_View_Mode_Handle+0x288>
        system_state.mode = DEFAULT_MODE; 
 8001a3e:	4b89      	ldr	r3, [pc, #548]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
        button->latch = true;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	73da      	strb	r2, [r3, #15]
      break;
 8001a4a:	e101      	b.n	8001c50 <System_Alarm_View_Mode_Handle+0x288>

    // Button 1: If pressed, increment the selection cursor
    case 1:
      if      (button->press_flag)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7b5b      	ldrb	r3, [r3, #13]
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d00c      	beq.n	8001a70 <System_Alarm_View_Mode_Handle+0xa8>
      {
        system_state.cursor = (system_state.cursor < (SYSTEM_CURSOR_MAX - 1)) ? (system_state.cursor + 1) : 0;
 8001a56:	4b83      	ldr	r3, [pc, #524]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a58:	78db      	ldrb	r3, [r3, #3]
 8001a5a:	2b07      	cmp	r3, #7
 8001a5c:	d804      	bhi.n	8001a68 <System_Alarm_View_Mode_Handle+0xa0>
 8001a5e:	4b81      	ldr	r3, [pc, #516]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a60:	78db      	ldrb	r3, [r3, #3]
 8001a62:	3301      	adds	r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	e000      	b.n	8001a6a <System_Alarm_View_Mode_Handle+0xa2>
 8001a68:	2300      	movs	r3, #0
 8001a6a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a6c:	70d3      	strb	r3, [r2, #3]
      }
      else if (button->hold_flag)
      {

      }
      break;
 8001a6e:	e0f4      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>
      else if (button->hold_flag)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001a74:	e0f1      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>

    // Button 2: If pressed, decrement the selection cursor
    case 2:
      if      (button->press_flag)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7b5b      	ldrb	r3, [r3, #13]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d00c      	beq.n	8001a9a <System_Alarm_View_Mode_Handle+0xd2>
      {
        system_state.cursor = (system_state.cursor > 0) ? (system_state.cursor - 1) : SYSTEM_CURSOR_MAX;
 8001a80:	4b78      	ldr	r3, [pc, #480]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a82:	78db      	ldrb	r3, [r3, #3]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d004      	beq.n	8001a92 <System_Alarm_View_Mode_Handle+0xca>
 8001a88:	4b76      	ldr	r3, [pc, #472]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a8a:	78db      	ldrb	r3, [r3, #3]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	e000      	b.n	8001a94 <System_Alarm_View_Mode_Handle+0xcc>
 8001a92:	2309      	movs	r3, #9
 8001a94:	4a73      	ldr	r2, [pc, #460]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001a96:	70d3      	strb	r3, [r2, #3]
      }
      else if (button->hold_flag)
      {

      }
      break;
 8001a98:	e0df      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>
      else if (button->hold_flag)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001a9e:	e0dc      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>
    
    case 3:
      if      (button->press_flag)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	7b5b      	ldrb	r3, [r3, #13]
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d079      	beq.n	8001b9e <System_Alarm_View_Mode_Handle+0x1d6>
      {
        // Retrieve the selected alarm data to system parameter data
        system_param_data.minute  = alarm_get_data[system_state.cursor].minute;
 8001aaa:	4b6e      	ldr	r3, [pc, #440]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001aac:	78db      	ldrb	r3, [r3, #3]
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4a6d      	ldr	r2, [pc, #436]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	440b      	add	r3, r1
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	3301      	adds	r3, #1
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001ac4:	701a      	strb	r2, [r3, #0]
        system_param_data.hour    = alarm_get_data[system_state.cursor].hour;
 8001ac6:	4b67      	ldr	r3, [pc, #412]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001ac8:	78db      	ldrb	r3, [r3, #3]
 8001aca:	4619      	mov	r1, r3
 8001acc:	4a66      	ldr	r2, [pc, #408]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001ace:	460b      	mov	r3, r1
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	440b      	add	r3, r1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	3302      	adds	r3, #2
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4b63      	ldr	r3, [pc, #396]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001ae0:	705a      	strb	r2, [r3, #1]
        system_param_data.dy_dt   = alarm_get_data[system_state.cursor].dy_dt;
 8001ae2:	4b60      	ldr	r3, [pc, #384]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001ae4:	78db      	ldrb	r3, [r3, #3]
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4a5f      	ldr	r2, [pc, #380]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001aea:	460b      	mov	r3, r1
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	440b      	add	r3, r1
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	3303      	adds	r3, #3
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	4b5c      	ldr	r3, [pc, #368]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001afc:	719a      	strb	r2, [r3, #6]
        system_param_data.dow_dom = alarm_get_data[system_state.cursor].dow_dom;
 8001afe:	4b59      	ldr	r3, [pc, #356]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001b00:	78db      	ldrb	r3, [r3, #3]
 8001b02:	4619      	mov	r1, r3
 8001b04:	4a58      	ldr	r2, [pc, #352]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001b06:	460b      	mov	r3, r1
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	440b      	add	r3, r1
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	4413      	add	r3, r2
 8001b10:	3304      	adds	r3, #4
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	4b55      	ldr	r3, [pc, #340]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b18:	71da      	strb	r2, [r3, #7]
        system_param_data.on_off  = alarm_get_data[system_state.cursor].on_off;
 8001b1a:	4b52      	ldr	r3, [pc, #328]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001b1c:	78db      	ldrb	r3, [r3, #3]
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4a51      	ldr	r2, [pc, #324]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001b22:	460b      	mov	r3, r1
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	440b      	add	r3, r1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	3305      	adds	r3, #5
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4b4e      	ldr	r3, [pc, #312]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b34:	721a      	strb	r2, [r3, #8]

        // Toggle ON/OFF data
        system_param_data.on_off = !system_param_data.on_off;
 8001b36:	4b4d      	ldr	r3, [pc, #308]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b38:	7a1b      	ldrb	r3, [r3, #8]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	bf14      	ite	ne
 8001b3e:	2301      	movne	r3, #1
 8001b40:	2300      	moveq	r3, #0
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	f083 0301 	eor.w	r3, r3, #1
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	4b46      	ldr	r3, [pc, #280]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b52:	721a      	strb	r2, [r3, #8]

        // Save the modified alarm to the EEPROM module
        //    void Alarm_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, ALARM_DY_DT_MODE dy_dt, uint8_t on_off, uint8_t slot)
        Alarm_Set
 8001b54:	4b45      	ldr	r3, [pc, #276]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b56:	7818      	ldrb	r0, [r3, #0]
 8001b58:	4b44      	ldr	r3, [pc, #272]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b5a:	785c      	ldrb	r4, [r3, #1]
 8001b5c:	4b43      	ldr	r3, [pc, #268]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b5e:	79dd      	ldrb	r5, [r3, #7]
 8001b60:	4b42      	ldr	r3, [pc, #264]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b62:	799b      	ldrb	r3, [r3, #6]
 8001b64:	4a41      	ldr	r2, [pc, #260]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001b66:	7a12      	ldrb	r2, [r2, #8]
 8001b68:	493e      	ldr	r1, [pc, #248]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001b6a:	78c9      	ldrb	r1, [r1, #3]
 8001b6c:	9102      	str	r1, [sp, #8]
 8001b6e:	9201      	str	r2, [sp, #4]
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	462b      	mov	r3, r5
 8001b74:	4622      	mov	r2, r4
 8001b76:	4601      	mov	r1, r0
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f7fe ff6d 	bl	8000a58 <Alarm_Set>
          system_param_data.on_off,
          system_state.cursor   
        );

        // Update the newly set alarm data
        Alarm_Get(system_state.cursor, &alarm_get_data[system_state.cursor]);
 8001b7e:	4b39      	ldr	r3, [pc, #228]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001b80:	78da      	ldrb	r2, [r3, #3]
 8001b82:	4b38      	ldr	r3, [pc, #224]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001b84:	78db      	ldrb	r3, [r3, #3]
 8001b86:	4619      	mov	r1, r3
 8001b88:	460b      	mov	r3, r1
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	440b      	add	r3, r1
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4935      	ldr	r1, [pc, #212]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001b92:	440b      	add	r3, r1
 8001b94:	4619      	mov	r1, r3
 8001b96:	4610      	mov	r0, r2
 8001b98:	f7fe ffae 	bl	8000af8 <Alarm_Get>
        system_param_data.on_off  = alarm_get_data[system_state.cursor].on_off;

        // System switches to Alarm Setup Mode
        system_state.mode = ALARM_SETUP_MODE;
      }
      break;
 8001b9c:	e05a      	b.n	8001c54 <System_Alarm_View_Mode_Handle+0x28c>
      else if (button->hold_flag)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	7b9b      	ldrb	r3, [r3, #14]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d055      	beq.n	8001c54 <System_Alarm_View_Mode_Handle+0x28c>
        system_param_data.minute  = alarm_get_data[system_state.cursor].minute;
 8001ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001baa:	78db      	ldrb	r3, [r3, #3]
 8001bac:	4619      	mov	r1, r3
 8001bae:	4a2e      	ldr	r2, [pc, #184]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	440b      	add	r3, r1
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	3301      	adds	r3, #1
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001bc2:	701a      	strb	r2, [r3, #0]
        system_param_data.hour    = alarm_get_data[system_state.cursor].hour;
 8001bc4:	4b27      	ldr	r3, [pc, #156]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001bc6:	78db      	ldrb	r3, [r3, #3]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4a27      	ldr	r2, [pc, #156]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001bcc:	460b      	mov	r3, r1
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	440b      	add	r3, r1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	4413      	add	r3, r2
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	4b23      	ldr	r3, [pc, #140]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001bde:	705a      	strb	r2, [r3, #1]
        system_param_data.dy_dt   = alarm_get_data[system_state.cursor].dy_dt;
 8001be0:	4b20      	ldr	r3, [pc, #128]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001be2:	78db      	ldrb	r3, [r3, #3]
 8001be4:	4619      	mov	r1, r3
 8001be6:	4a20      	ldr	r2, [pc, #128]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001be8:	460b      	mov	r3, r1
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	440b      	add	r3, r1
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3303      	adds	r3, #3
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001bfa:	719a      	strb	r2, [r3, #6]
        system_param_data.dow_dom = alarm_get_data[system_state.cursor].dow_dom;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001bfe:	78db      	ldrb	r3, [r3, #3]
 8001c00:	4619      	mov	r1, r3
 8001c02:	4a19      	ldr	r2, [pc, #100]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001c04:	460b      	mov	r3, r1
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	440b      	add	r3, r1
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	3304      	adds	r3, #4
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001c16:	71da      	strb	r2, [r3, #7]
        system_param_data.on_off  = alarm_get_data[system_state.cursor].on_off;
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001c1a:	78db      	ldrb	r3, [r3, #3]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4a12      	ldr	r2, [pc, #72]	@ (8001c68 <System_Alarm_View_Mode_Handle+0x2a0>)
 8001c20:	460b      	mov	r3, r1
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	440b      	add	r3, r1
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	3305      	adds	r3, #5
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <System_Alarm_View_Mode_Handle+0x2a4>)
 8001c32:	721a      	strb	r2, [r3, #8]
        system_state.mode = ALARM_SETUP_MODE;
 8001c34:	4b0b      	ldr	r3, [pc, #44]	@ (8001c64 <System_Alarm_View_Mode_Handle+0x29c>)
 8001c36:	2202      	movs	r2, #2
 8001c38:	701a      	strb	r2, [r3, #0]
      break;
 8001c3a:	e00b      	b.n	8001c54 <System_Alarm_View_Mode_Handle+0x28c>

    case 4: 
      if      (button->press_flag)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7b5b      	ldrb	r3, [r3, #13]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d108      	bne.n	8001c58 <System_Alarm_View_Mode_Handle+0x290>
      {

      }
      else if (button->hold_flag)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001c4a:	e005      	b.n	8001c58 <System_Alarm_View_Mode_Handle+0x290>

    default: 
      break;
 8001c4c:	bf00      	nop
 8001c4e:	e004      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>
      break;
 8001c50:	bf00      	nop
 8001c52:	e002      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>
      break;
 8001c54:	bf00      	nop
 8001c56:	e000      	b.n	8001c5a <System_Alarm_View_Mode_Handle+0x292>
      break;
 8001c58:	bf00      	nop
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bdb0      	pop	{r4, r5, r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200000fc 	.word	0x200000fc
 8001c68:	20000114 	.word	0x20000114
 8001c6c:	20000100 	.word	0x20000100

08001c70 <System_Alarm_Active_Mode_Handle>:
 * @brief  Handles the alarm active mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Alarm_Active_Mode_Handle (BUTTON_DATA *button)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  // Handle button actions in alarm active mode
  switch (button->index) 
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	799b      	ldrb	r3, [r3, #6]
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d853      	bhi.n	8001d28 <System_Alarm_Active_Mode_Handle+0xb8>
 8001c80:	a201      	add	r2, pc, #4	@ (adr r2, 8001c88 <System_Alarm_Active_Mode_Handle+0x18>)
 8001c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c86:	bf00      	nop
 8001c88:	08001c9d 	.word	0x08001c9d
 8001c8c:	08001ce9 	.word	0x08001ce9
 8001c90:	08001cf9 	.word	0x08001cf9
 8001c94:	08001d09 	.word	0x08001d09
 8001c98:	08001d19 	.word	0x08001d19
  {
    // Button 0: If pressed, cycle through the time setup fields; if held, set the mode to default
    case 0:
      // If pressed, cycle through the time setup fields
      if (button->press_flag)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	7b5b      	ldrb	r3, [r3, #13]
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00c      	beq.n	8001cc0 <System_Alarm_Active_Mode_Handle+0x50>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 8001ca6:	4b28      	ldr	r3, [pc, #160]	@ (8001d48 <System_Alarm_Active_Mode_Handle+0xd8>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	d804      	bhi.n	8001cb8 <System_Alarm_Active_Mode_Handle+0x48>
 8001cae:	4b26      	ldr	r3, [pc, #152]	@ (8001d48 <System_Alarm_Active_Mode_Handle+0xd8>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	e000      	b.n	8001cba <System_Alarm_Active_Mode_Handle+0x4a>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	4a23      	ldr	r2, [pc, #140]	@ (8001d48 <System_Alarm_Active_Mode_Handle+0xd8>)
 8001cbc:	7013      	strb	r3, [r2, #0]
      else if (button->hold_flag && !button->latch)
      {
        system_state.mode = DEFAULT_MODE; 
        button->latch = true;
      }
      break;
 8001cbe:	e035      	b.n	8001d2c <System_Alarm_Active_Mode_Handle+0xbc>
      else if (button->hold_flag && !button->latch)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	7b9b      	ldrb	r3, [r3, #14]
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d030      	beq.n	8001d2c <System_Alarm_Active_Mode_Handle+0xbc>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7bdb      	ldrb	r3, [r3, #15]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	f083 0301 	eor.w	r3, r3, #1
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d028      	beq.n	8001d2c <System_Alarm_Active_Mode_Handle+0xbc>
        system_state.mode = DEFAULT_MODE; 
 8001cda:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <System_Alarm_Active_Mode_Handle+0xd8>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	701a      	strb	r2, [r3, #0]
        button->latch = true;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	73da      	strb	r2, [r3, #15]
      break;
 8001ce6:	e021      	b.n	8001d2c <System_Alarm_Active_Mode_Handle+0xbc>

    case 1:
      if      (button->press_flag)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	7b5b      	ldrb	r3, [r3, #13]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d11e      	bne.n	8001d30 <System_Alarm_Active_Mode_Handle+0xc0>
      {

      }
      else if (button->hold_flag)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001cf6:	e01b      	b.n	8001d30 <System_Alarm_Active_Mode_Handle+0xc0>

    case 2:
      if      (button->press_flag)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	7b5b      	ldrb	r3, [r3, #13]
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d118      	bne.n	8001d34 <System_Alarm_Active_Mode_Handle+0xc4>
      {

      }
      else if (button->hold_flag)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001d06:	e015      	b.n	8001d34 <System_Alarm_Active_Mode_Handle+0xc4>
    
    case 3:
      if      (button->press_flag)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7b5b      	ldrb	r3, [r3, #13]
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d112      	bne.n	8001d38 <System_Alarm_Active_Mode_Handle+0xc8>
      {

      }
      else if (button->hold_flag)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001d16:	e00f      	b.n	8001d38 <System_Alarm_Active_Mode_Handle+0xc8>

    case 4: 
      if      (button->press_flag)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7b5b      	ldrb	r3, [r3, #13]
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d10c      	bne.n	8001d3c <System_Alarm_Active_Mode_Handle+0xcc>
      {

      }
      else if (button->hold_flag)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001d26:	e009      	b.n	8001d3c <System_Alarm_Active_Mode_Handle+0xcc>

    default: 
      break;
 8001d28:	bf00      	nop
 8001d2a:	e008      	b.n	8001d3e <System_Alarm_Active_Mode_Handle+0xce>
      break;
 8001d2c:	bf00      	nop
 8001d2e:	e006      	b.n	8001d3e <System_Alarm_Active_Mode_Handle+0xce>
      break;
 8001d30:	bf00      	nop
 8001d32:	e004      	b.n	8001d3e <System_Alarm_Active_Mode_Handle+0xce>
      break;
 8001d34:	bf00      	nop
 8001d36:	e002      	b.n	8001d3e <System_Alarm_Active_Mode_Handle+0xce>
      break;
 8001d38:	bf00      	nop
 8001d3a:	e000      	b.n	8001d3e <System_Alarm_Active_Mode_Handle+0xce>
      break;
 8001d3c:	bf00      	nop
  }
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	200000fc 	.word	0x200000fc

08001d4c <System_Options_Mode_Handle>:
 * @brief  Handles the system options mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Options_Mode_Handle (BUTTON_DATA *button)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  // Handle button actions in system options mode
  switch (button->index) 
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	799b      	ldrb	r3, [r3, #6]
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d848      	bhi.n	8001dee <System_Options_Mode_Handle+0xa2>
 8001d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d64 <System_Options_Mode_Handle+0x18>)
 8001d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d62:	bf00      	nop
 8001d64:	08001d79 	.word	0x08001d79
 8001d68:	08001daf 	.word	0x08001daf
 8001d6c:	08001dbf 	.word	0x08001dbf
 8001d70:	08001dcf 	.word	0x08001dcf
 8001d74:	08001ddf 	.word	0x08001ddf
  {
    // Button 0: If pressed, cycle through the time setup fields; if held, set the mode to default
    case 0:
      // If pressed, cycle through the time setup fields
      if      (button->press_flag)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	7b5b      	ldrb	r3, [r3, #13]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00c      	beq.n	8001d9c <System_Options_Mode_Handle+0x50>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 8001d82:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <System_Options_Mode_Handle+0xc4>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d804      	bhi.n	8001d94 <System_Options_Mode_Handle+0x48>
 8001d8a:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <System_Options_Mode_Handle+0xc4>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	e000      	b.n	8001d96 <System_Options_Mode_Handle+0x4a>
 8001d94:	2300      	movs	r3, #0
 8001d96:	4a1e      	ldr	r2, [pc, #120]	@ (8001e10 <System_Options_Mode_Handle+0xc4>)
 8001d98:	7013      	strb	r3, [r2, #0]
      // If held, set the mode to default
      else if (button->hold_flag)
      {
        system_state.mode = DEFAULT_MODE;
      }
      break;
 8001d9a:	e02a      	b.n	8001df2 <System_Options_Mode_Handle+0xa6>
      else if (button->hold_flag)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	7b9b      	ldrb	r3, [r3, #14]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d025      	beq.n	8001df2 <System_Options_Mode_Handle+0xa6>
        system_state.mode = DEFAULT_MODE;
 8001da6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e10 <System_Options_Mode_Handle+0xc4>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	701a      	strb	r2, [r3, #0]
      break;
 8001dac:	e021      	b.n	8001df2 <System_Options_Mode_Handle+0xa6>

    case 1:
      if      (button->press_flag)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	7b5b      	ldrb	r3, [r3, #13]
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d11e      	bne.n	8001df6 <System_Options_Mode_Handle+0xaa>
      {

      }
      else if (button->hold_flag)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001dbc:	e01b      	b.n	8001df6 <System_Options_Mode_Handle+0xaa>

    case 2:
      if      (button->press_flag)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7b5b      	ldrb	r3, [r3, #13]
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d118      	bne.n	8001dfa <System_Options_Mode_Handle+0xae>
      {

      }
      else if (button->hold_flag)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001dcc:	e015      	b.n	8001dfa <System_Options_Mode_Handle+0xae>
    
    case 3:
      if      (button->press_flag)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	7b5b      	ldrb	r3, [r3, #13]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d112      	bne.n	8001dfe <System_Options_Mode_Handle+0xb2>
      {

      }
      else if (button->hold_flag)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001ddc:	e00f      	b.n	8001dfe <System_Options_Mode_Handle+0xb2>

    case 4: 
      if      (button->press_flag)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7b5b      	ldrb	r3, [r3, #13]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d10c      	bne.n	8001e02 <System_Options_Mode_Handle+0xb6>
      {

      }
      else if (button->hold_flag)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 8001dec:	e009      	b.n	8001e02 <System_Options_Mode_Handle+0xb6>

    default: 
      break;
 8001dee:	bf00      	nop
 8001df0:	e008      	b.n	8001e04 <System_Options_Mode_Handle+0xb8>
      break;
 8001df2:	bf00      	nop
 8001df4:	e006      	b.n	8001e04 <System_Options_Mode_Handle+0xb8>
      break;
 8001df6:	bf00      	nop
 8001df8:	e004      	b.n	8001e04 <System_Options_Mode_Handle+0xb8>
      break;
 8001dfa:	bf00      	nop
 8001dfc:	e002      	b.n	8001e04 <System_Options_Mode_Handle+0xb8>
      break;
 8001dfe:	bf00      	nop
 8001e00:	e000      	b.n	8001e04 <System_Options_Mode_Handle+0xb8>
      break;
 8001e02:	bf00      	nop
  }
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	200000fc 	.word	0x200000fc

08001e14 <HAL_GPIO_EXTI_Callback>:
  * @brief  Callback function to handle GPIO interrupts.
  * @param  GPIO_Pin: The pin number of the GPIO that triggered the interrupt.
  * @retval None
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e24:	d02a      	beq.n	8001e7c <HAL_GPIO_EXTI_Callback+0x68>
 8001e26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e2a:	dc2f      	bgt.n	8001e8c <HAL_GPIO_EXTI_Callback+0x78>
 8001e2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e30:	d020      	beq.n	8001e74 <HAL_GPIO_EXTI_Callback+0x60>
 8001e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e36:	dc29      	bgt.n	8001e8c <HAL_GPIO_EXTI_Callback+0x78>
 8001e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e3c:	d016      	beq.n	8001e6c <HAL_GPIO_EXTI_Callback+0x58>
 8001e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e42:	dc23      	bgt.n	8001e8c <HAL_GPIO_EXTI_Callback+0x78>
 8001e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e48:	d00c      	beq.n	8001e64 <HAL_GPIO_EXTI_Callback+0x50>
 8001e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e4e:	dc1d      	bgt.n	8001e8c <HAL_GPIO_EXTI_Callback+0x78>
 8001e50:	2b20      	cmp	r3, #32
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_EXTI_Callback+0x48>
 8001e54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e58:	d014      	beq.n	8001e84 <HAL_GPIO_EXTI_Callback+0x70>
      button4.int_flag = true;
      break;  

    default:
      // Handle other GPIO interrupts if necessary
      break;
 8001e5a:	e017      	b.n	8001e8c <HAL_GPIO_EXTI_Callback+0x78>
      rtc_int_flag = true;
 8001e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <HAL_GPIO_EXTI_Callback+0x84>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
      break;
 8001e62:	e014      	b.n	8001e8e <HAL_GPIO_EXTI_Callback+0x7a>
      button0.int_flag = true;
 8001e64:	4b0d      	ldr	r3, [pc, #52]	@ (8001e9c <HAL_GPIO_EXTI_Callback+0x88>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	731a      	strb	r2, [r3, #12]
      break;
 8001e6a:	e010      	b.n	8001e8e <HAL_GPIO_EXTI_Callback+0x7a>
      button1.int_flag = true;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	731a      	strb	r2, [r3, #12]
      break;
 8001e72:	e00c      	b.n	8001e8e <HAL_GPIO_EXTI_Callback+0x7a>
      button2.int_flag = true;
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001e76:	2201      	movs	r2, #1
 8001e78:	731a      	strb	r2, [r3, #12]
      break;
 8001e7a:	e008      	b.n	8001e8e <HAL_GPIO_EXTI_Callback+0x7a>
      button3.int_flag = true;
 8001e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	731a      	strb	r2, [r3, #12]
      break;  
 8001e82:	e004      	b.n	8001e8e <HAL_GPIO_EXTI_Callback+0x7a>
      button4.int_flag = true;
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <HAL_GPIO_EXTI_Callback+0x98>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	731a      	strb	r2, [r3, #12]
      break;  
 8001e8a:	e000      	b.n	8001e8e <HAL_GPIO_EXTI_Callback+0x7a>
      break;
 8001e8c:	bf00      	nop
  }
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	20000151 	.word	0x20000151
 8001e9c:	20000000 	.word	0x20000000
 8001ea0:	20000010 	.word	0x20000010
 8001ea4:	20000020 	.word	0x20000020
 8001ea8:	20000030 	.word	0x20000030
 8001eac:	20000040 	.word	0x20000040

08001eb0 <HAL_UART_RxCpltCallback>:
  * @brief  Callback function to handle UART interrupts.
  * @param  huart: Pointer to the UART handle.
  * @retval None
*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  // Verify the UART instance to ensure the callback is for USART1
  // If the UART instance is USART1, store the received data into the uart_rx_data array
  if(huart->Instance == USART1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a09      	ldr	r2, [pc, #36]	@ (8001ee4 <HAL_UART_RxCpltCallback+0x34>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d10a      	bne.n	8001ed8 <HAL_UART_RxCpltCallback+0x28>
  {
    // Store the received data into the uart_rx_data array
    uart_rx_hour = uart_rx_data[0];
 8001ec2:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <HAL_UART_RxCpltCallback+0x38>)
 8001ec4:	781a      	ldrb	r2, [r3, #0]
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <HAL_UART_RxCpltCallback+0x3c>)
 8001ec8:	701a      	strb	r2, [r3, #0]
    uart_rx_minute = uart_rx_data[1];
 8001eca:	4b07      	ldr	r3, [pc, #28]	@ (8001ee8 <HAL_UART_RxCpltCallback+0x38>)
 8001ecc:	785a      	ldrb	r2, [r3, #1]
 8001ece:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <HAL_UART_RxCpltCallback+0x40>)
 8001ed0:	701a      	strb	r2, [r3, #0]

    // Set the UART receive flag
    uart_rx_flag = 1;
 8001ed2:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <HAL_UART_RxCpltCallback+0x44>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	701a      	strb	r2, [r3, #0]
  }
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40013800 	.word	0x40013800
 8001ee8:	20000160 	.word	0x20000160
 8001eec:	20000162 	.word	0x20000162
 8001ef0:	20000163 	.word	0x20000163
 8001ef4:	2000015e 	.word	0x2000015e

08001ef8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Callback function to handle ADC conversion complete interrupts.
  * @param  hadc: Pointer to the ADC handle.
  * @retval None
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	// Verify the ADC instance to ensure the callback is for ADC1
  // If the ADC instance is ADC1, get the ADC value and calculate the battery percentage
  if (hadc == &hadc1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a10      	ldr	r2, [pc, #64]	@ (8001f44 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d119      	bne.n	8001f3c <HAL_ADC_ConvCpltCallback+0x44>
	{
    // Get the ADC value
    adc_data = HAL_ADC_GetValue(&hadc1);
 8001f08:	480e      	ldr	r0, [pc, #56]	@ (8001f44 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001f0a:	f000 fbef 	bl	80026ec <HAL_ADC_GetValue>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	4b0d      	ldr	r3, [pc, #52]	@ (8001f48 <HAL_ADC_ConvCpltCallback+0x50>)
 8001f14:	801a      	strh	r2, [r3, #0]

    // Set the ADC valid flag
    adc_valid_flag = 1;
 8001f16:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HAL_ADC_ConvCpltCallback+0x54>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	701a      	strb	r2, [r3, #0]

    // Calculate the battery percentage
    battery_percentage = adc_data * 100 / 4095;
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f48 <HAL_ADC_ConvCpltCallback+0x50>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	461a      	mov	r2, r3
 8001f22:	2364      	movs	r3, #100	@ 0x64
 8001f24:	fb02 f303 	mul.w	r3, r2, r3
 8001f28:	4a09      	ldr	r2, [pc, #36]	@ (8001f50 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f2a:	fb82 1203 	smull	r1, r2, r2, r3
 8001f2e:	441a      	add	r2, r3
 8001f30:	12d2      	asrs	r2, r2, #11
 8001f32:	17db      	asrs	r3, r3, #31
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001f3a:	801a      	strh	r2, [r3, #0]
	}
}
 8001f3c:	bf00      	nop
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000078 	.word	0x20000078
 8001f48:	2000015a 	.word	0x2000015a
 8001f4c:	20000159 	.word	0x20000159
 8001f50:	80080081 	.word	0x80080081
 8001f54:	2000015c 	.word	0x2000015c

08001f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5c:	b672      	cpsid	i
}
 8001f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <Error_Handler+0x8>

08001f64 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f68:	4b17      	ldr	r3, [pc, #92]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f6a:	4a18      	ldr	r2, [pc, #96]	@ (8001fcc <MX_SPI1_Init+0x68>)
 8001f6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f6e:	4b16      	ldr	r3, [pc, #88]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f76:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f82:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f98:	2228      	movs	r2, #40	@ 0x28
 8001f9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fa8:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001fae:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001fb0:	220a      	movs	r2, #10
 8001fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fb4:	4804      	ldr	r0, [pc, #16]	@ (8001fc8 <MX_SPI1_Init+0x64>)
 8001fb6:	f002 fec1 	bl	8004d3c <HAL_SPI_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001fc0:	f7ff ffca 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000164 	.word	0x20000164
 8001fcc:	40013000 	.word	0x40013000

08001fd0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a15      	ldr	r2, [pc, #84]	@ (8002040 <HAL_SPI_MspInit+0x70>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d123      	bne.n	8002038 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ff0:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <HAL_SPI_MspInit+0x74>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a13      	ldr	r2, [pc, #76]	@ (8002044 <HAL_SPI_MspInit+0x74>)
 8001ff6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b11      	ldr	r3, [pc, #68]	@ (8002044 <HAL_SPI_MspInit+0x74>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002008:	4b0e      	ldr	r3, [pc, #56]	@ (8002044 <HAL_SPI_MspInit+0x74>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	4a0d      	ldr	r2, [pc, #52]	@ (8002044 <HAL_SPI_MspInit+0x74>)
 800200e:	f043 0304 	orr.w	r3, r3, #4
 8002012:	6193      	str	r3, [r2, #24]
 8002014:	4b0b      	ldr	r3, [pc, #44]	@ (8002044 <HAL_SPI_MspInit+0x74>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002020:	23a0      	movs	r3, #160	@ 0xa0
 8002022:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002028:	2303      	movs	r3, #3
 800202a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0310 	add.w	r3, r7, #16
 8002030:	4619      	mov	r1, r3
 8002032:	4805      	ldr	r0, [pc, #20]	@ (8002048 <HAL_SPI_MspInit+0x78>)
 8002034:	f000 ff8a 	bl	8002f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002038:	bf00      	nop
 800203a:	3720      	adds	r7, #32
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40013000 	.word	0x40013000
 8002044:	40021000 	.word	0x40021000
 8002048:	40010800 	.word	0x40010800

0800204c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <HAL_MspInit+0x5c>)
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	4a14      	ldr	r2, [pc, #80]	@ (80020a8 <HAL_MspInit+0x5c>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	6193      	str	r3, [r2, #24]
 800205e:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <HAL_MspInit+0x5c>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800206a:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <HAL_MspInit+0x5c>)
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	4a0e      	ldr	r2, [pc, #56]	@ (80020a8 <HAL_MspInit+0x5c>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002074:	61d3      	str	r3, [r2, #28]
 8002076:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <HAL_MspInit+0x5c>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <HAL_MspInit+0x60>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	4a04      	ldr	r2, [pc, #16]	@ (80020ac <HAL_MspInit+0x60>)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40010000 	.word	0x40010000

080020b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <NMI_Handler+0x4>

080020b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <HardFault_Handler+0x4>

080020c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <MemManage_Handler+0x4>

080020c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <BusFault_Handler+0x4>

080020d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <UsageFault_Handler+0x4>

080020d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002100:	f000 f926 	bl	8002350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}

08002108 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800210c:	4802      	ldr	r0, [pc, #8]	@ (8002118 <ADC1_2_IRQHandler+0x10>)
 800210e:	f000 faf9 	bl	8002704 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000078 	.word	0x20000078

0800211c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RTC_IN5_Pin);
 8002120:	2020      	movs	r0, #32
 8002122:	f001 f8c7 	bl	80032b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON4_IN8_Pin);
 8002126:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800212a:	f001 f8c3 	bl	80032b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002138:	4802      	ldr	r0, [pc, #8]	@ (8002144 <USART1_IRQHandler+0x10>)
 800213a:	f002 fef9 	bl	8004f30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200001bc 	.word	0x200001bc

08002148 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON0_IN12_Pin);
 800214c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002150:	f001 f8b0 	bl	80032b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON1_IN13_Pin);
 8002154:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002158:	f001 f8ac 	bl	80032b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON2_IN14_Pin);
 800215c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002160:	f001 f8a8 	bl	80032b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON3_IN15_Pin);
 8002164:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002168:	f001 f8a4 	bl	80032b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800216c:	bf00      	nop
 800216e:	bd80      	pop	{r7, pc}

08002170 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr

0800217c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002180:	4b11      	ldr	r3, [pc, #68]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002182:	4a12      	ldr	r2, [pc, #72]	@ (80021cc <MX_USART1_UART_Init+0x50>)
 8002184:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002186:	4b10      	ldr	r3, [pc, #64]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002188:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800218c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002190:	2200      	movs	r2, #0
 8002192:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002194:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 8002196:	2200      	movs	r2, #0
 8002198:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800219a:	4b0b      	ldr	r3, [pc, #44]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a0:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021a2:	220c      	movs	r2, #12
 80021a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021a6:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ac:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021b2:	4805      	ldr	r0, [pc, #20]	@ (80021c8 <MX_USART1_UART_Init+0x4c>)
 80021b4:	f002 fe46 	bl	8004e44 <HAL_UART_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021be:	f7ff fecb 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200001bc 	.word	0x200001bc
 80021cc:	40013800 	.word	0x40013800

080021d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b088      	sub	sp, #32
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a20      	ldr	r2, [pc, #128]	@ (800226c <HAL_UART_MspInit+0x9c>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d139      	bne.n	8002264 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <HAL_UART_MspInit+0xa0>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002270 <HAL_UART_MspInit+0xa0>)
 80021f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <HAL_UART_MspInit+0xa0>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002204:	60fb      	str	r3, [r7, #12]
 8002206:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002208:	4b19      	ldr	r3, [pc, #100]	@ (8002270 <HAL_UART_MspInit+0xa0>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	4a18      	ldr	r2, [pc, #96]	@ (8002270 <HAL_UART_MspInit+0xa0>)
 800220e:	f043 0304 	orr.w	r3, r3, #4
 8002212:	6193      	str	r3, [r2, #24]
 8002214:	4b16      	ldr	r3, [pc, #88]	@ (8002270 <HAL_UART_MspInit+0xa0>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002220:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f107 0310 	add.w	r3, r7, #16
 8002232:	4619      	mov	r1, r3
 8002234:	480f      	ldr	r0, [pc, #60]	@ (8002274 <HAL_UART_MspInit+0xa4>)
 8002236:	f000 fe89 	bl	8002f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800223a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800223e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002248:	f107 0310 	add.w	r3, r7, #16
 800224c:	4619      	mov	r1, r3
 800224e:	4809      	ldr	r0, [pc, #36]	@ (8002274 <HAL_UART_MspInit+0xa4>)
 8002250:	f000 fe7c 	bl	8002f4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002254:	2200      	movs	r2, #0
 8002256:	2100      	movs	r1, #0
 8002258:	2025      	movs	r0, #37	@ 0x25
 800225a:	f000 fd8e 	bl	8002d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800225e:	2025      	movs	r0, #37	@ 0x25
 8002260:	f000 fda7 	bl	8002db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002264:	bf00      	nop
 8002266:	3720      	adds	r7, #32
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40013800 	.word	0x40013800
 8002270:	40021000 	.word	0x40021000
 8002274:	40010800 	.word	0x40010800

08002278 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002278:	f7ff ff7a 	bl	8002170 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800227c:	480b      	ldr	r0, [pc, #44]	@ (80022ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800227e:	490c      	ldr	r1, [pc, #48]	@ (80022b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002280:	4a0c      	ldr	r2, [pc, #48]	@ (80022b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002284:	e002      	b.n	800228c <LoopCopyDataInit>

08002286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800228a:	3304      	adds	r3, #4

0800228c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800228c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002290:	d3f9      	bcc.n	8002286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002292:	4a09      	ldr	r2, [pc, #36]	@ (80022b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002294:	4c09      	ldr	r4, [pc, #36]	@ (80022bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002298:	e001      	b.n	800229e <LoopFillZerobss>

0800229a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800229a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800229c:	3204      	adds	r2, #4

0800229e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a0:	d3fb      	bcc.n	800229a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022a2:	f003 fb5f 	bl	8005964 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022a6:	f7fe f8e3 	bl	8000470 <main>
  bx lr
 80022aa:	4770      	bx	lr
  ldr r0, =_sdata
 80022ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80022b4:	08005a08 	.word	0x08005a08
  ldr r2, =_sbss
 80022b8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80022bc:	20000208 	.word	0x20000208

080022c0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022c0:	e7fe      	b.n	80022c0 <CAN1_RX1_IRQHandler>
	...

080022c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022c8:	4b08      	ldr	r3, [pc, #32]	@ (80022ec <HAL_Init+0x28>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a07      	ldr	r2, [pc, #28]	@ (80022ec <HAL_Init+0x28>)
 80022ce:	f043 0310 	orr.w	r3, r3, #16
 80022d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d4:	2003      	movs	r0, #3
 80022d6:	f000 fd45 	bl	8002d64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022da:	200f      	movs	r0, #15
 80022dc:	f000 f808 	bl	80022f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e0:	f7ff feb4 	bl	800204c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40022000 	.word	0x40022000

080022f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022f8:	4b12      	ldr	r3, [pc, #72]	@ (8002344 <HAL_InitTick+0x54>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b12      	ldr	r3, [pc, #72]	@ (8002348 <HAL_InitTick+0x58>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	4619      	mov	r1, r3
 8002302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002306:	fbb3 f3f1 	udiv	r3, r3, r1
 800230a:	fbb2 f3f3 	udiv	r3, r2, r3
 800230e:	4618      	mov	r0, r3
 8002310:	f000 fd5d 	bl	8002dce <HAL_SYSTICK_Config>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e00e      	b.n	800233c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b0f      	cmp	r3, #15
 8002322:	d80a      	bhi.n	800233a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002324:	2200      	movs	r2, #0
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	f04f 30ff 	mov.w	r0, #4294967295
 800232c:	f000 fd25 	bl	8002d7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002330:	4a06      	ldr	r2, [pc, #24]	@ (800234c <HAL_InitTick+0x5c>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
 8002338:	e000      	b.n	800233c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
}
 800233c:	4618      	mov	r0, r3
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000050 	.word	0x20000050
 8002348:	20000058 	.word	0x20000058
 800234c:	20000054 	.word	0x20000054

08002350 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <HAL_IncTick+0x1c>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	461a      	mov	r2, r3
 800235a:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <HAL_IncTick+0x20>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4413      	add	r3, r2
 8002360:	4a03      	ldr	r2, [pc, #12]	@ (8002370 <HAL_IncTick+0x20>)
 8002362:	6013      	str	r3, [r2, #0]
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	20000058 	.word	0x20000058
 8002370:	20000204 	.word	0x20000204

08002374 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return uwTick;
 8002378:	4b02      	ldr	r3, [pc, #8]	@ (8002384 <HAL_GetTick+0x10>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr
 8002384:	20000204 	.word	0x20000204

08002388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff fff0 	bl	8002374 <HAL_GetTick>
 8002394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d005      	beq.n	80023ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_Delay+0x44>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ae:	bf00      	nop
 80023b0:	f7ff ffe0 	bl	8002374 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d8f7      	bhi.n	80023b0 <HAL_Delay+0x28>
  {
  }
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000058 	.word	0x20000058

080023d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d101      	bne.n	80023f2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e0be      	b.n	8002570 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d109      	bne.n	8002414 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7fd feda 	bl	80001c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f000 fb8f 	bl	8002b38 <ADC_ConversionStop_Disable>
 800241a:	4603      	mov	r3, r0
 800241c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002422:	f003 0310 	and.w	r3, r3, #16
 8002426:	2b00      	cmp	r3, #0
 8002428:	f040 8099 	bne.w	800255e <HAL_ADC_Init+0x18e>
 800242c:	7dfb      	ldrb	r3, [r7, #23]
 800242e:	2b00      	cmp	r3, #0
 8002430:	f040 8095 	bne.w	800255e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002438:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800243c:	f023 0302 	bic.w	r3, r3, #2
 8002440:	f043 0202 	orr.w	r2, r3, #2
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002450:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	7b1b      	ldrb	r3, [r3, #12]
 8002456:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002458:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	4313      	orrs	r3, r2
 800245e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002468:	d003      	beq.n	8002472 <HAL_ADC_Init+0xa2>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d102      	bne.n	8002478 <HAL_ADC_Init+0xa8>
 8002472:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002476:	e000      	b.n	800247a <HAL_ADC_Init+0xaa>
 8002478:	2300      	movs	r3, #0
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	7d1b      	ldrb	r3, [r3, #20]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d119      	bne.n	80024bc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	7b1b      	ldrb	r3, [r3, #12]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d109      	bne.n	80024a4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	3b01      	subs	r3, #1
 8002496:	035a      	lsls	r2, r3, #13
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	e00b      	b.n	80024bc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a8:	f043 0220 	orr.w	r2, r3, #32
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b4:	f043 0201 	orr.w	r2, r3, #1
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	4b28      	ldr	r3, [pc, #160]	@ (8002578 <HAL_ADC_Init+0x1a8>)
 80024d8:	4013      	ands	r3, r2
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	68b9      	ldr	r1, [r7, #8]
 80024e0:	430b      	orrs	r3, r1
 80024e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024ec:	d003      	beq.n	80024f6 <HAL_ADC_Init+0x126>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d104      	bne.n	8002500 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	3b01      	subs	r3, #1
 80024fc:	051b      	lsls	r3, r3, #20
 80024fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002506:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	430a      	orrs	r2, r1
 8002512:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	4b18      	ldr	r3, [pc, #96]	@ (800257c <HAL_ADC_Init+0x1ac>)
 800251c:	4013      	ands	r3, r2
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	429a      	cmp	r2, r3
 8002522:	d10b      	bne.n	800253c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252e:	f023 0303 	bic.w	r3, r3, #3
 8002532:	f043 0201 	orr.w	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800253a:	e018      	b.n	800256e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002540:	f023 0312 	bic.w	r3, r3, #18
 8002544:	f043 0210 	orr.w	r2, r3, #16
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002550:	f043 0201 	orr.w	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800255c:	e007      	b.n	800256e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002562:	f043 0210 	orr.w	r2, r3, #16
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800256e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	ffe1f7fd 	.word	0xffe1f7fd
 800257c:	ff1f0efe 	.word	0xff1f0efe

08002580 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002588:	2300      	movs	r3, #0
 800258a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002592:	2b01      	cmp	r3, #1
 8002594:	d101      	bne.n	800259a <HAL_ADC_Start_IT+0x1a>
 8002596:	2302      	movs	r3, #2
 8002598:	e0a0      	b.n	80026dc <HAL_ADC_Start_IT+0x15c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 fa6e 	bl	8002a84 <ADC_Enable>
 80025a8:	4603      	mov	r3, r0
 80025aa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f040 808f 	bne.w	80026d2 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025bc:	f023 0301 	bic.w	r3, r3, #1
 80025c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a45      	ldr	r2, [pc, #276]	@ (80026e4 <HAL_ADC_Start_IT+0x164>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d105      	bne.n	80025de <HAL_ADC_Start_IT+0x5e>
 80025d2:	4b45      	ldr	r3, [pc, #276]	@ (80026e8 <HAL_ADC_Start_IT+0x168>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d115      	bne.n	800260a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d026      	beq.n	8002646 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002600:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002608:	e01d      	b.n	8002646 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a33      	ldr	r2, [pc, #204]	@ (80026e8 <HAL_ADC_Start_IT+0x168>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d004      	beq.n	800262a <HAL_ADC_Start_IT+0xaa>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a2f      	ldr	r2, [pc, #188]	@ (80026e4 <HAL_ADC_Start_IT+0x164>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d10d      	bne.n	8002646 <HAL_ADC_Start_IT+0xc6>
 800262a:	4b2f      	ldr	r3, [pc, #188]	@ (80026e8 <HAL_ADC_Start_IT+0x168>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002632:	2b00      	cmp	r3, #0
 8002634:	d007      	beq.n	8002646 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800263e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d006      	beq.n	8002660 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002656:	f023 0206 	bic.w	r2, r3, #6
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800265e:	e002      	b.n	8002666 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f06f 0202 	mvn.w	r2, #2
 8002676:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0220 	orr.w	r2, r2, #32
 8002686:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002692:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002696:	d113      	bne.n	80026c0 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800269c:	4a11      	ldr	r2, [pc, #68]	@ (80026e4 <HAL_ADC_Start_IT+0x164>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d105      	bne.n	80026ae <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80026a2:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <HAL_ADC_Start_IT+0x168>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d108      	bne.n	80026c0 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80026bc:	609a      	str	r2, [r3, #8]
 80026be:	e00c      	b.n	80026da <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	e003      	b.n	80026da <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026da:	7bfb      	ldrb	r3, [r7, #15]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40012800 	.word	0x40012800
 80026e8:	40012400 	.word	0x40012400

080026ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f003 0320 	and.w	r3, r3, #32
 8002722:	2b00      	cmp	r3, #0
 8002724:	d03e      	beq.n	80027a4 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d039      	beq.n	80027a4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002734:	f003 0310 	and.w	r3, r3, #16
 8002738:	2b00      	cmp	r3, #0
 800273a:	d105      	bne.n	8002748 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002740:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002752:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002756:	d11d      	bne.n	8002794 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800275c:	2b00      	cmp	r3, #0
 800275e:	d119      	bne.n	8002794 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 0220 	bic.w	r2, r2, #32
 800276e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002780:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d105      	bne.n	8002794 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278c:	f043 0201 	orr.w	r2, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fbaf 	bl	8001ef8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f06f 0212 	mvn.w	r2, #18
 80027a2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d04d      	beq.n	800284a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d048      	beq.n	800284a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d105      	bne.n	80027d0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80027da:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80027de:	d012      	beq.n	8002806 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d125      	bne.n	800283a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80027f8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80027fc:	d11d      	bne.n	800283a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002802:	2b00      	cmp	r3, #0
 8002804:	d119      	bne.n	800283a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002814:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800282a:	2b00      	cmp	r3, #0
 800282c:	d105      	bne.n	800283a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002832:	f043 0201 	orr.w	r2, r3, #1
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f9bd 	bl	8002bba <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f06f 020c 	mvn.w	r2, #12
 8002848:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002850:	2b00      	cmp	r3, #0
 8002852:	d012      	beq.n	800287a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00d      	beq.n	800287a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002862:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f809 	bl	8002882 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f06f 0201 	mvn.w	r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr

08002894 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x20>
 80028b0:	2302      	movs	r3, #2
 80028b2:	e0dc      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x1da>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b06      	cmp	r3, #6
 80028c2:	d81c      	bhi.n	80028fe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	3b05      	subs	r3, #5
 80028d6:	221f      	movs	r2, #31
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	4019      	ands	r1, r3
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	6818      	ldr	r0, [r3, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4413      	add	r3, r2
 80028ee:	3b05      	subs	r3, #5
 80028f0:	fa00 f203 	lsl.w	r2, r0, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80028fc:	e03c      	b.n	8002978 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b0c      	cmp	r3, #12
 8002904:	d81c      	bhi.n	8002940 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685a      	ldr	r2, [r3, #4]
 8002910:	4613      	mov	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	4413      	add	r3, r2
 8002916:	3b23      	subs	r3, #35	@ 0x23
 8002918:	221f      	movs	r2, #31
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43db      	mvns	r3, r3
 8002920:	4019      	ands	r1, r3
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	3b23      	subs	r3, #35	@ 0x23
 8002932:	fa00 f203 	lsl.w	r2, r0, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	631a      	str	r2, [r3, #48]	@ 0x30
 800293e:	e01b      	b.n	8002978 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	4413      	add	r3, r2
 8002950:	3b41      	subs	r3, #65	@ 0x41
 8002952:	221f      	movs	r2, #31
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	4019      	ands	r1, r3
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	3b41      	subs	r3, #65	@ 0x41
 800296c:	fa00 f203 	lsl.w	r2, r0, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b09      	cmp	r3, #9
 800297e:	d91c      	bls.n	80029ba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68d9      	ldr	r1, [r3, #12]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	4613      	mov	r3, r2
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	4413      	add	r3, r2
 8002990:	3b1e      	subs	r3, #30
 8002992:	2207      	movs	r2, #7
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	43db      	mvns	r3, r3
 800299a:	4019      	ands	r1, r3
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	6898      	ldr	r0, [r3, #8]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4613      	mov	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	4413      	add	r3, r2
 80029aa:	3b1e      	subs	r3, #30
 80029ac:	fa00 f203 	lsl.w	r2, r0, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	60da      	str	r2, [r3, #12]
 80029b8:	e019      	b.n	80029ee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6919      	ldr	r1, [r3, #16]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	2207      	movs	r2, #7
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	4019      	ands	r1, r3
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	6898      	ldr	r0, [r3, #8]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	4613      	mov	r3, r2
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	4413      	add	r3, r2
 80029e2:	fa00 f203 	lsl.w	r2, r0, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2b10      	cmp	r3, #16
 80029f4:	d003      	beq.n	80029fe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029fa:	2b11      	cmp	r3, #17
 80029fc:	d132      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a1d      	ldr	r2, [pc, #116]	@ (8002a78 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d125      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d126      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a24:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2b10      	cmp	r3, #16
 8002a2c:	d11a      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a2e:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <HAL_ADC_ConfigChannel+0x1e8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a13      	ldr	r2, [pc, #76]	@ (8002a80 <HAL_ADC_ConfigChannel+0x1ec>)
 8002a34:	fba2 2303 	umull	r2, r3, r2, r3
 8002a38:	0c9a      	lsrs	r2, r3, #18
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a44:	e002      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1f9      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x1b2>
 8002a52:	e007      	b.n	8002a64 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a58:	f043 0220 	orr.w	r2, r3, #32
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr
 8002a78:	40012400 	.word	0x40012400
 8002a7c:	20000050 	.word	0x20000050
 8002a80:	431bde83 	.word	0x431bde83

08002a84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d040      	beq.n	8002b24 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0201 	orr.w	r2, r2, #1
 8002ab0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b30 <ADC_Enable+0xac>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b34 <ADC_Enable+0xb0>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	0c9b      	lsrs	r3, r3, #18
 8002abe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ac0:	e002      	b.n	8002ac8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f9      	bne.n	8002ac2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ace:	f7ff fc51 	bl	8002374 <HAL_GetTick>
 8002ad2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ad4:	e01f      	b.n	8002b16 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ad6:	f7ff fc4d 	bl	8002374 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d918      	bls.n	8002b16 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d011      	beq.n	8002b16 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	f043 0210 	orr.w	r2, r3, #16
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	f043 0201 	orr.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e007      	b.n	8002b26 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d1d8      	bne.n	8002ad6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000050 	.word	0x20000050
 8002b34:	431bde83 	.word	0x431bde83

08002b38 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d12e      	bne.n	8002bb0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0201 	bic.w	r2, r2, #1
 8002b60:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b62:	f7ff fc07 	bl	8002374 <HAL_GetTick>
 8002b66:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b68:	e01b      	b.n	8002ba2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b6a:	f7ff fc03 	bl	8002374 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d914      	bls.n	8002ba2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d10d      	bne.n	8002ba2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8a:	f043 0210 	orr.w	r2, r3, #16
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b96:	f043 0201 	orr.w	r2, r3, #1
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e007      	b.n	8002bb2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d0dc      	beq.n	8002b6a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr

08002bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <__NVIC_SetPriorityGrouping+0x44>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002be8:	4013      	ands	r3, r2
 8002bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bfe:	4a04      	ldr	r2, [pc, #16]	@ (8002c10 <__NVIC_SetPriorityGrouping+0x44>)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	60d3      	str	r3, [r2, #12]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c18:	4b04      	ldr	r3, [pc, #16]	@ (8002c2c <__NVIC_GetPriorityGrouping+0x18>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	0a1b      	lsrs	r3, r3, #8
 8002c1e:	f003 0307 	and.w	r3, r3, #7
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	db0b      	blt.n	8002c5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	f003 021f 	and.w	r2, r3, #31
 8002c48:	4906      	ldr	r1, [pc, #24]	@ (8002c64 <__NVIC_EnableIRQ+0x34>)
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	095b      	lsrs	r3, r3, #5
 8002c50:	2001      	movs	r0, #1
 8002c52:	fa00 f202 	lsl.w	r2, r0, r2
 8002c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr
 8002c64:	e000e100 	.word	0xe000e100

08002c68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	6039      	str	r1, [r7, #0]
 8002c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	db0a      	blt.n	8002c92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	490c      	ldr	r1, [pc, #48]	@ (8002cb4 <__NVIC_SetPriority+0x4c>)
 8002c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c86:	0112      	lsls	r2, r2, #4
 8002c88:	b2d2      	uxtb	r2, r2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c90:	e00a      	b.n	8002ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	4908      	ldr	r1, [pc, #32]	@ (8002cb8 <__NVIC_SetPriority+0x50>)
 8002c98:	79fb      	ldrb	r3, [r7, #7]
 8002c9a:	f003 030f 	and.w	r3, r3, #15
 8002c9e:	3b04      	subs	r3, #4
 8002ca0:	0112      	lsls	r2, r2, #4
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	761a      	strb	r2, [r3, #24]
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	e000e100 	.word	0xe000e100
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b089      	sub	sp, #36	@ 0x24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f1c3 0307 	rsb	r3, r3, #7
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	bf28      	it	cs
 8002cda:	2304      	movcs	r3, #4
 8002cdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	3304      	adds	r3, #4
 8002ce2:	2b06      	cmp	r3, #6
 8002ce4:	d902      	bls.n	8002cec <NVIC_EncodePriority+0x30>
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3b03      	subs	r3, #3
 8002cea:	e000      	b.n	8002cee <NVIC_EncodePriority+0x32>
 8002cec:	2300      	movs	r3, #0
 8002cee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	43da      	mvns	r2, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	401a      	ands	r2, r3
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d04:	f04f 31ff 	mov.w	r1, #4294967295
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d0e:	43d9      	mvns	r1, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d14:	4313      	orrs	r3, r2
         );
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3724      	adds	r7, #36	@ 0x24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bc80      	pop	{r7}
 8002d1e:	4770      	bx	lr

08002d20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d30:	d301      	bcc.n	8002d36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d32:	2301      	movs	r3, #1
 8002d34:	e00f      	b.n	8002d56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d36:	4a0a      	ldr	r2, [pc, #40]	@ (8002d60 <SysTick_Config+0x40>)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d3e:	210f      	movs	r1, #15
 8002d40:	f04f 30ff 	mov.w	r0, #4294967295
 8002d44:	f7ff ff90 	bl	8002c68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d48:	4b05      	ldr	r3, [pc, #20]	@ (8002d60 <SysTick_Config+0x40>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d4e:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <SysTick_Config+0x40>)
 8002d50:	2207      	movs	r2, #7
 8002d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	e000e010 	.word	0xe000e010

08002d64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff ff2d 	bl	8002bcc <__NVIC_SetPriorityGrouping>
}
 8002d72:	bf00      	nop
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b086      	sub	sp, #24
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	4603      	mov	r3, r0
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d8c:	f7ff ff42 	bl	8002c14 <__NVIC_GetPriorityGrouping>
 8002d90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	68b9      	ldr	r1, [r7, #8]
 8002d96:	6978      	ldr	r0, [r7, #20]
 8002d98:	f7ff ff90 	bl	8002cbc <NVIC_EncodePriority>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002da2:	4611      	mov	r1, r2
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff ff5f 	bl	8002c68 <__NVIC_SetPriority>
}
 8002daa:	bf00      	nop
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	4603      	mov	r3, r0
 8002dba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff ff35 	bl	8002c30 <__NVIC_EnableIRQ>
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7ff ffa2 	bl	8002d20 <SysTick_Config>
 8002ddc:	4603      	mov	r3, r0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b085      	sub	sp, #20
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d008      	beq.n	8002e10 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2204      	movs	r2, #4
 8002e02:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e020      	b.n	8002e52 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 020e 	bic.w	r2, r2, #14
 8002e1e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0201 	bic.w	r2, r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e38:	2101      	movs	r1, #1
 8002e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d005      	beq.n	8002e80 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2204      	movs	r2, #4
 8002e78:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	73fb      	strb	r3, [r7, #15]
 8002e7e:	e051      	b.n	8002f24 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 020e 	bic.w	r2, r2, #14
 8002e8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0201 	bic.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a22      	ldr	r2, [pc, #136]	@ (8002f30 <HAL_DMA_Abort_IT+0xd4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d029      	beq.n	8002efe <HAL_DMA_Abort_IT+0xa2>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a21      	ldr	r2, [pc, #132]	@ (8002f34 <HAL_DMA_Abort_IT+0xd8>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d022      	beq.n	8002efa <HAL_DMA_Abort_IT+0x9e>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8002f38 <HAL_DMA_Abort_IT+0xdc>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d01a      	beq.n	8002ef4 <HAL_DMA_Abort_IT+0x98>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8002f3c <HAL_DMA_Abort_IT+0xe0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d012      	beq.n	8002eee <HAL_DMA_Abort_IT+0x92>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8002f40 <HAL_DMA_Abort_IT+0xe4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d00a      	beq.n	8002ee8 <HAL_DMA_Abort_IT+0x8c>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8002f44 <HAL_DMA_Abort_IT+0xe8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d102      	bne.n	8002ee2 <HAL_DMA_Abort_IT+0x86>
 8002edc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ee0:	e00e      	b.n	8002f00 <HAL_DMA_Abort_IT+0xa4>
 8002ee2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ee6:	e00b      	b.n	8002f00 <HAL_DMA_Abort_IT+0xa4>
 8002ee8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002eec:	e008      	b.n	8002f00 <HAL_DMA_Abort_IT+0xa4>
 8002eee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ef2:	e005      	b.n	8002f00 <HAL_DMA_Abort_IT+0xa4>
 8002ef4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ef8:	e002      	b.n	8002f00 <HAL_DMA_Abort_IT+0xa4>
 8002efa:	2310      	movs	r3, #16
 8002efc:	e000      	b.n	8002f00 <HAL_DMA_Abort_IT+0xa4>
 8002efe:	2301      	movs	r3, #1
 8002f00:	4a11      	ldr	r2, [pc, #68]	@ (8002f48 <HAL_DMA_Abort_IT+0xec>)
 8002f02:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	4798      	blx	r3
    } 
  }
  return status;
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40020008 	.word	0x40020008
 8002f34:	4002001c 	.word	0x4002001c
 8002f38:	40020030 	.word	0x40020030
 8002f3c:	40020044 	.word	0x40020044
 8002f40:	40020058 	.word	0x40020058
 8002f44:	4002006c 	.word	0x4002006c
 8002f48:	40020000 	.word	0x40020000

08002f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b08b      	sub	sp, #44	@ 0x2c
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f56:	2300      	movs	r3, #0
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f5e:	e169      	b.n	8003234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f60:	2201      	movs	r2, #1
 8002f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	69fa      	ldr	r2, [r7, #28]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	f040 8158 	bne.w	800322e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	4a9a      	ldr	r2, [pc, #616]	@ (80031ec <HAL_GPIO_Init+0x2a0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d05e      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002f88:	4a98      	ldr	r2, [pc, #608]	@ (80031ec <HAL_GPIO_Init+0x2a0>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d875      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002f8e:	4a98      	ldr	r2, [pc, #608]	@ (80031f0 <HAL_GPIO_Init+0x2a4>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d058      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002f94:	4a96      	ldr	r2, [pc, #600]	@ (80031f0 <HAL_GPIO_Init+0x2a4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d86f      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002f9a:	4a96      	ldr	r2, [pc, #600]	@ (80031f4 <HAL_GPIO_Init+0x2a8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d052      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002fa0:	4a94      	ldr	r2, [pc, #592]	@ (80031f4 <HAL_GPIO_Init+0x2a8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d869      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fa6:	4a94      	ldr	r2, [pc, #592]	@ (80031f8 <HAL_GPIO_Init+0x2ac>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d04c      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002fac:	4a92      	ldr	r2, [pc, #584]	@ (80031f8 <HAL_GPIO_Init+0x2ac>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d863      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fb2:	4a92      	ldr	r2, [pc, #584]	@ (80031fc <HAL_GPIO_Init+0x2b0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d046      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002fb8:	4a90      	ldr	r2, [pc, #576]	@ (80031fc <HAL_GPIO_Init+0x2b0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d85d      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fbe:	2b12      	cmp	r3, #18
 8002fc0:	d82a      	bhi.n	8003018 <HAL_GPIO_Init+0xcc>
 8002fc2:	2b12      	cmp	r3, #18
 8002fc4:	d859      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fcc <HAL_GPIO_Init+0x80>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08003047 	.word	0x08003047
 8002fd0:	08003021 	.word	0x08003021
 8002fd4:	08003033 	.word	0x08003033
 8002fd8:	08003075 	.word	0x08003075
 8002fdc:	0800307b 	.word	0x0800307b
 8002fe0:	0800307b 	.word	0x0800307b
 8002fe4:	0800307b 	.word	0x0800307b
 8002fe8:	0800307b 	.word	0x0800307b
 8002fec:	0800307b 	.word	0x0800307b
 8002ff0:	0800307b 	.word	0x0800307b
 8002ff4:	0800307b 	.word	0x0800307b
 8002ff8:	0800307b 	.word	0x0800307b
 8002ffc:	0800307b 	.word	0x0800307b
 8003000:	0800307b 	.word	0x0800307b
 8003004:	0800307b 	.word	0x0800307b
 8003008:	0800307b 	.word	0x0800307b
 800300c:	0800307b 	.word	0x0800307b
 8003010:	08003029 	.word	0x08003029
 8003014:	0800303d 	.word	0x0800303d
 8003018:	4a79      	ldr	r2, [pc, #484]	@ (8003200 <HAL_GPIO_Init+0x2b4>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d013      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800301e:	e02c      	b.n	800307a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	623b      	str	r3, [r7, #32]
          break;
 8003026:	e029      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	3304      	adds	r3, #4
 800302e:	623b      	str	r3, [r7, #32]
          break;
 8003030:	e024      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	3308      	adds	r3, #8
 8003038:	623b      	str	r3, [r7, #32]
          break;
 800303a:	e01f      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	330c      	adds	r3, #12
 8003042:	623b      	str	r3, [r7, #32]
          break;
 8003044:	e01a      	b.n	800307c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d102      	bne.n	8003054 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800304e:	2304      	movs	r3, #4
 8003050:	623b      	str	r3, [r7, #32]
          break;
 8003052:	e013      	b.n	800307c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d105      	bne.n	8003068 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800305c:	2308      	movs	r3, #8
 800305e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	69fa      	ldr	r2, [r7, #28]
 8003064:	611a      	str	r2, [r3, #16]
          break;
 8003066:	e009      	b.n	800307c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003068:	2308      	movs	r3, #8
 800306a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	615a      	str	r2, [r3, #20]
          break;
 8003072:	e003      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003074:	2300      	movs	r3, #0
 8003076:	623b      	str	r3, [r7, #32]
          break;
 8003078:	e000      	b.n	800307c <HAL_GPIO_Init+0x130>
          break;
 800307a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	2bff      	cmp	r3, #255	@ 0xff
 8003080:	d801      	bhi.n	8003086 <HAL_GPIO_Init+0x13a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	e001      	b.n	800308a <HAL_GPIO_Init+0x13e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3304      	adds	r3, #4
 800308a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2bff      	cmp	r3, #255	@ 0xff
 8003090:	d802      	bhi.n	8003098 <HAL_GPIO_Init+0x14c>
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	e002      	b.n	800309e <HAL_GPIO_Init+0x152>
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	3b08      	subs	r3, #8
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	210f      	movs	r1, #15
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ac:	43db      	mvns	r3, r3
 80030ae:	401a      	ands	r2, r3
 80030b0:	6a39      	ldr	r1, [r7, #32]
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 80b1 	beq.w	800322e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030cc:	4b4d      	ldr	r3, [pc, #308]	@ (8003204 <HAL_GPIO_Init+0x2b8>)
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	4a4c      	ldr	r2, [pc, #304]	@ (8003204 <HAL_GPIO_Init+0x2b8>)
 80030d2:	f043 0301 	orr.w	r3, r3, #1
 80030d6:	6193      	str	r3, [r2, #24]
 80030d8:	4b4a      	ldr	r3, [pc, #296]	@ (8003204 <HAL_GPIO_Init+0x2b8>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030e4:	4a48      	ldr	r2, [pc, #288]	@ (8003208 <HAL_GPIO_Init+0x2bc>)
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	089b      	lsrs	r3, r3, #2
 80030ea:	3302      	adds	r3, #2
 80030ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	f003 0303 	and.w	r3, r3, #3
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	220f      	movs	r2, #15
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	4013      	ands	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a40      	ldr	r2, [pc, #256]	@ (800320c <HAL_GPIO_Init+0x2c0>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d013      	beq.n	8003138 <HAL_GPIO_Init+0x1ec>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a3f      	ldr	r2, [pc, #252]	@ (8003210 <HAL_GPIO_Init+0x2c4>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d00d      	beq.n	8003134 <HAL_GPIO_Init+0x1e8>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a3e      	ldr	r2, [pc, #248]	@ (8003214 <HAL_GPIO_Init+0x2c8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d007      	beq.n	8003130 <HAL_GPIO_Init+0x1e4>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a3d      	ldr	r2, [pc, #244]	@ (8003218 <HAL_GPIO_Init+0x2cc>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d101      	bne.n	800312c <HAL_GPIO_Init+0x1e0>
 8003128:	2303      	movs	r3, #3
 800312a:	e006      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 800312c:	2304      	movs	r3, #4
 800312e:	e004      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 8003130:	2302      	movs	r3, #2
 8003132:	e002      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 8003134:	2301      	movs	r3, #1
 8003136:	e000      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 8003138:	2300      	movs	r3, #0
 800313a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313c:	f002 0203 	and.w	r2, r2, #3
 8003140:	0092      	lsls	r2, r2, #2
 8003142:	4093      	lsls	r3, r2
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	4313      	orrs	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800314a:	492f      	ldr	r1, [pc, #188]	@ (8003208 <HAL_GPIO_Init+0x2bc>)
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	3302      	adds	r3, #2
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d006      	beq.n	8003172 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	492c      	ldr	r1, [pc, #176]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]
 8003170:	e006      	b.n	8003180 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003172:	4b2a      	ldr	r3, [pc, #168]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	43db      	mvns	r3, r3
 800317a:	4928      	ldr	r1, [pc, #160]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800317c:	4013      	ands	r3, r2
 800317e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d006      	beq.n	800319a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800318c:	4b23      	ldr	r3, [pc, #140]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800318e:	68da      	ldr	r2, [r3, #12]
 8003190:	4922      	ldr	r1, [pc, #136]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	4313      	orrs	r3, r2
 8003196:	60cb      	str	r3, [r1, #12]
 8003198:	e006      	b.n	80031a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800319a:	4b20      	ldr	r3, [pc, #128]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	43db      	mvns	r3, r3
 80031a2:	491e      	ldr	r1, [pc, #120]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d006      	beq.n	80031c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031b4:	4b19      	ldr	r3, [pc, #100]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	4918      	ldr	r1, [pc, #96]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	4313      	orrs	r3, r2
 80031be:	604b      	str	r3, [r1, #4]
 80031c0:	e006      	b.n	80031d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031c2:	4b16      	ldr	r3, [pc, #88]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4914      	ldr	r1, [pc, #80]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d021      	beq.n	8003220 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031dc:	4b0f      	ldr	r3, [pc, #60]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	490e      	ldr	r1, [pc, #56]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	600b      	str	r3, [r1, #0]
 80031e8:	e021      	b.n	800322e <HAL_GPIO_Init+0x2e2>
 80031ea:	bf00      	nop
 80031ec:	10320000 	.word	0x10320000
 80031f0:	10310000 	.word	0x10310000
 80031f4:	10220000 	.word	0x10220000
 80031f8:	10210000 	.word	0x10210000
 80031fc:	10120000 	.word	0x10120000
 8003200:	10110000 	.word	0x10110000
 8003204:	40021000 	.word	0x40021000
 8003208:	40010000 	.word	0x40010000
 800320c:	40010800 	.word	0x40010800
 8003210:	40010c00 	.word	0x40010c00
 8003214:	40011000 	.word	0x40011000
 8003218:	40011400 	.word	0x40011400
 800321c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	43db      	mvns	r3, r3
 8003228:	4909      	ldr	r1, [pc, #36]	@ (8003250 <HAL_GPIO_Init+0x304>)
 800322a:	4013      	ands	r3, r2
 800322c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	3301      	adds	r3, #1
 8003232:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323a:	fa22 f303 	lsr.w	r3, r2, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	f47f ae8e 	bne.w	8002f60 <HAL_GPIO_Init+0x14>
  }
}
 8003244:	bf00      	nop
 8003246:	bf00      	nop
 8003248:	372c      	adds	r7, #44	@ 0x2c
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr
 8003250:	40010400 	.word	0x40010400

08003254 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	887b      	ldrh	r3, [r7, #2]
 8003266:	4013      	ands	r3, r2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800326c:	2301      	movs	r3, #1
 800326e:	73fb      	strb	r3, [r7, #15]
 8003270:	e001      	b.n	8003276 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003272:	2300      	movs	r3, #0
 8003274:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003276:	7bfb      	ldrb	r3, [r7, #15]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr

08003282 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	460b      	mov	r3, r1
 800328c:	807b      	strh	r3, [r7, #2]
 800328e:	4613      	mov	r3, r2
 8003290:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003292:	787b      	ldrb	r3, [r7, #1]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003298:	887a      	ldrh	r2, [r7, #2]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800329e:	e003      	b.n	80032a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032a0:	887b      	ldrh	r3, [r7, #2]
 80032a2:	041a      	lsls	r2, r3, #16
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	611a      	str	r2, [r3, #16]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
	...

080032b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80032be:	4b08      	ldr	r3, [pc, #32]	@ (80032e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032c0:	695a      	ldr	r2, [r3, #20]
 80032c2:	88fb      	ldrh	r3, [r7, #6]
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d006      	beq.n	80032d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032ca:	4a05      	ldr	r2, [pc, #20]	@ (80032e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032cc:	88fb      	ldrh	r3, [r7, #6]
 80032ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032d0:	88fb      	ldrh	r3, [r7, #6]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7fe fd9e 	bl	8001e14 <HAL_GPIO_EXTI_Callback>
  }
}
 80032d8:	bf00      	nop
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40010400 	.word	0x40010400

080032e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e12b      	b.n	800354e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d106      	bne.n	8003310 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7fd f872 	bl	80003f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2224      	movs	r2, #36	@ 0x24
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003336:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003346:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003348:	f001 fbfc 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
 800334c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	4a81      	ldr	r2, [pc, #516]	@ (8003558 <HAL_I2C_Init+0x274>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d807      	bhi.n	8003368 <HAL_I2C_Init+0x84>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	4a80      	ldr	r2, [pc, #512]	@ (800355c <HAL_I2C_Init+0x278>)
 800335c:	4293      	cmp	r3, r2
 800335e:	bf94      	ite	ls
 8003360:	2301      	movls	r3, #1
 8003362:	2300      	movhi	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	e006      	b.n	8003376 <HAL_I2C_Init+0x92>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	4a7d      	ldr	r2, [pc, #500]	@ (8003560 <HAL_I2C_Init+0x27c>)
 800336c:	4293      	cmp	r3, r2
 800336e:	bf94      	ite	ls
 8003370:	2301      	movls	r3, #1
 8003372:	2300      	movhi	r3, #0
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e0e7      	b.n	800354e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4a78      	ldr	r2, [pc, #480]	@ (8003564 <HAL_I2C_Init+0x280>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	0c9b      	lsrs	r3, r3, #18
 8003388:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68ba      	ldr	r2, [r7, #8]
 800339a:	430a      	orrs	r2, r1
 800339c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	4a6a      	ldr	r2, [pc, #424]	@ (8003558 <HAL_I2C_Init+0x274>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d802      	bhi.n	80033b8 <HAL_I2C_Init+0xd4>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	3301      	adds	r3, #1
 80033b6:	e009      	b.n	80033cc <HAL_I2C_Init+0xe8>
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033be:	fb02 f303 	mul.w	r3, r2, r3
 80033c2:	4a69      	ldr	r2, [pc, #420]	@ (8003568 <HAL_I2C_Init+0x284>)
 80033c4:	fba2 2303 	umull	r2, r3, r2, r3
 80033c8:	099b      	lsrs	r3, r3, #6
 80033ca:	3301      	adds	r3, #1
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	495c      	ldr	r1, [pc, #368]	@ (8003558 <HAL_I2C_Init+0x274>)
 80033e8:	428b      	cmp	r3, r1
 80033ea:	d819      	bhi.n	8003420 <HAL_I2C_Init+0x13c>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	1e59      	subs	r1, r3, #1
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033fa:	1c59      	adds	r1, r3, #1
 80033fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003400:	400b      	ands	r3, r1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00a      	beq.n	800341c <HAL_I2C_Init+0x138>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	1e59      	subs	r1, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	fbb1 f3f3 	udiv	r3, r1, r3
 8003414:	3301      	adds	r3, #1
 8003416:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341a:	e051      	b.n	80034c0 <HAL_I2C_Init+0x1dc>
 800341c:	2304      	movs	r3, #4
 800341e:	e04f      	b.n	80034c0 <HAL_I2C_Init+0x1dc>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d111      	bne.n	800344c <HAL_I2C_Init+0x168>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	1e58      	subs	r0, r3, #1
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6859      	ldr	r1, [r3, #4]
 8003430:	460b      	mov	r3, r1
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	440b      	add	r3, r1
 8003436:	fbb0 f3f3 	udiv	r3, r0, r3
 800343a:	3301      	adds	r3, #1
 800343c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf0c      	ite	eq
 8003444:	2301      	moveq	r3, #1
 8003446:	2300      	movne	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	e012      	b.n	8003472 <HAL_I2C_Init+0x18e>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	1e58      	subs	r0, r3, #1
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6859      	ldr	r1, [r3, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	0099      	lsls	r1, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003462:	3301      	adds	r3, #1
 8003464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003468:	2b00      	cmp	r3, #0
 800346a:	bf0c      	ite	eq
 800346c:	2301      	moveq	r3, #1
 800346e:	2300      	movne	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_I2C_Init+0x196>
 8003476:	2301      	movs	r3, #1
 8003478:	e022      	b.n	80034c0 <HAL_I2C_Init+0x1dc>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10e      	bne.n	80034a0 <HAL_I2C_Init+0x1bc>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	1e58      	subs	r0, r3, #1
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6859      	ldr	r1, [r3, #4]
 800348a:	460b      	mov	r3, r1
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	440b      	add	r3, r1
 8003490:	fbb0 f3f3 	udiv	r3, r0, r3
 8003494:	3301      	adds	r3, #1
 8003496:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800349e:	e00f      	b.n	80034c0 <HAL_I2C_Init+0x1dc>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	1e58      	subs	r0, r3, #1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6859      	ldr	r1, [r3, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	0099      	lsls	r1, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80034b6:	3301      	adds	r3, #1
 80034b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	6809      	ldr	r1, [r1, #0]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	69da      	ldr	r2, [r3, #28]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6911      	ldr	r1, [r2, #16]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	68d2      	ldr	r2, [r2, #12]
 80034fa:	4311      	orrs	r1, r2
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	6812      	ldr	r2, [r2, #0]
 8003500:	430b      	orrs	r3, r1
 8003502:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	431a      	orrs	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0201 	orr.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	000186a0 	.word	0x000186a0
 800355c:	001e847f 	.word	0x001e847f
 8003560:	003d08ff 	.word	0x003d08ff
 8003564:	431bde83 	.word	0x431bde83
 8003568:	10624dd3 	.word	0x10624dd3

0800356c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af02      	add	r7, sp, #8
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	4608      	mov	r0, r1
 8003576:	4611      	mov	r1, r2
 8003578:	461a      	mov	r2, r3
 800357a:	4603      	mov	r3, r0
 800357c:	817b      	strh	r3, [r7, #10]
 800357e:	460b      	mov	r3, r1
 8003580:	813b      	strh	r3, [r7, #8]
 8003582:	4613      	mov	r3, r2
 8003584:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003586:	f7fe fef5 	bl	8002374 <HAL_GetTick>
 800358a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b20      	cmp	r3, #32
 8003596:	f040 80d9 	bne.w	800374c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	2319      	movs	r3, #25
 80035a0:	2201      	movs	r2, #1
 80035a2:	496d      	ldr	r1, [pc, #436]	@ (8003758 <HAL_I2C_Mem_Write+0x1ec>)
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f000 fccd 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035b0:	2302      	movs	r3, #2
 80035b2:	e0cc      	b.n	800374e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_I2C_Mem_Write+0x56>
 80035be:	2302      	movs	r3, #2
 80035c0:	e0c5      	b.n	800374e <HAL_I2C_Mem_Write+0x1e2>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d007      	beq.n	80035e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f042 0201 	orr.w	r2, r2, #1
 80035e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2221      	movs	r2, #33	@ 0x21
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2240      	movs	r2, #64	@ 0x40
 8003604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a3a      	ldr	r2, [r7, #32]
 8003612:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003618:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4a4d      	ldr	r2, [pc, #308]	@ (800375c <HAL_I2C_Mem_Write+0x1f0>)
 8003628:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800362a:	88f8      	ldrh	r0, [r7, #6]
 800362c:	893a      	ldrh	r2, [r7, #8]
 800362e:	8979      	ldrh	r1, [r7, #10]
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	9301      	str	r3, [sp, #4]
 8003634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	4603      	mov	r3, r0
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f000 fb04 	bl	8003c48 <I2C_RequestMemoryWrite>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d052      	beq.n	80036ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e081      	b.n	800374e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 fd92 	bl	8004178 <I2C_WaitOnTXEFlagUntilTimeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00d      	beq.n	8003676 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	2b04      	cmp	r3, #4
 8003660:	d107      	bne.n	8003672 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003670:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e06b      	b.n	800374e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	781a      	ldrb	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d11b      	bne.n	80036ec <HAL_I2C_Mem_Write+0x180>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d017      	beq.n	80036ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c0:	781a      	ldrb	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1aa      	bne.n	800364a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 fd85 	bl	8004208 <I2C_WaitOnBTFFlagUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00d      	beq.n	8003720 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	2b04      	cmp	r3, #4
 800370a:	d107      	bne.n	800371c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800371a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e016      	b.n	800374e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800372e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2220      	movs	r2, #32
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	e000      	b.n	800374e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800374c:	2302      	movs	r3, #2
  }
}
 800374e:	4618      	mov	r0, r3
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	00100002 	.word	0x00100002
 800375c:	ffff0000 	.word	0xffff0000

08003760 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08c      	sub	sp, #48	@ 0x30
 8003764:	af02      	add	r7, sp, #8
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	4608      	mov	r0, r1
 800376a:	4611      	mov	r1, r2
 800376c:	461a      	mov	r2, r3
 800376e:	4603      	mov	r3, r0
 8003770:	817b      	strh	r3, [r7, #10]
 8003772:	460b      	mov	r3, r1
 8003774:	813b      	strh	r3, [r7, #8]
 8003776:	4613      	mov	r3, r2
 8003778:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800377e:	f7fe fdf9 	bl	8002374 <HAL_GetTick>
 8003782:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b20      	cmp	r3, #32
 800378e:	f040 8250 	bne.w	8003c32 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	2319      	movs	r3, #25
 8003798:	2201      	movs	r2, #1
 800379a:	4982      	ldr	r1, [pc, #520]	@ (80039a4 <HAL_I2C_Mem_Read+0x244>)
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 fbd1 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80037a8:	2302      	movs	r3, #2
 80037aa:	e243      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_I2C_Mem_Read+0x5a>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e23c      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d007      	beq.n	80037e0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2222      	movs	r2, #34	@ 0x22
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2240      	movs	r2, #64	@ 0x40
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800380a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003810:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	4a62      	ldr	r2, [pc, #392]	@ (80039a8 <HAL_I2C_Mem_Read+0x248>)
 8003820:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003822:	88f8      	ldrh	r0, [r7, #6]
 8003824:	893a      	ldrh	r2, [r7, #8]
 8003826:	8979      	ldrh	r1, [r7, #10]
 8003828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382a:	9301      	str	r3, [sp, #4]
 800382c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	4603      	mov	r3, r0
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f000 fa9e 	bl	8003d74 <I2C_RequestMemoryRead>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e1f8      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003846:	2b00      	cmp	r3, #0
 8003848:	d113      	bne.n	8003872 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	61fb      	str	r3, [r7, #28]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	e1cc      	b.n	8003c0c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003876:	2b01      	cmp	r3, #1
 8003878:	d11e      	bne.n	80038b8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003888:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800388a:	b672      	cpsid	i
}
 800388c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800388e:	2300      	movs	r3, #0
 8003890:	61bb      	str	r3, [r7, #24]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	695b      	ldr	r3, [r3, #20]
 8003898:	61bb      	str	r3, [r7, #24]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038b4:	b662      	cpsie	i
}
 80038b6:	e035      	b.n	8003924 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d11e      	bne.n	80038fe <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038d0:	b672      	cpsid	i
}
 80038d2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	617b      	str	r3, [r7, #20]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038fa:	b662      	cpsie	i
}
 80038fc:	e012      	b.n	8003924 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800390c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003924:	e172      	b.n	8003c0c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392a:	2b03      	cmp	r3, #3
 800392c:	f200 811f 	bhi.w	8003b6e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003934:	2b01      	cmp	r3, #1
 8003936:	d123      	bne.n	8003980 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 fcab 	bl	8004298 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e173      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	691a      	ldr	r2, [r3, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	1c5a      	adds	r2, r3, #1
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800397e:	e145      	b.n	8003c0c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003984:	2b02      	cmp	r3, #2
 8003986:	d152      	bne.n	8003a2e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800398e:	2200      	movs	r2, #0
 8003990:	4906      	ldr	r1, [pc, #24]	@ (80039ac <HAL_I2C_Mem_Read+0x24c>)
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 fad6 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d008      	beq.n	80039b0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e148      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
 80039a2:	bf00      	nop
 80039a4:	00100002 	.word	0x00100002
 80039a8:	ffff0000 	.word	0xffff0000
 80039ac:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80039b0:	b672      	cpsid	i
}
 80039b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691a      	ldr	r2, [r3, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039f6:	b662      	cpsie	i
}
 80039f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a2c:	e0ee      	b.n	8003c0c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a34:	2200      	movs	r2, #0
 8003a36:	4981      	ldr	r1, [pc, #516]	@ (8003c3c <HAL_I2C_Mem_Read+0x4dc>)
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fa83 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e0f5      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a56:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a58:	b672      	cpsid	i
}
 8003a5a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	691a      	ldr	r2, [r3, #16]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a8e:	4b6c      	ldr	r3, [pc, #432]	@ (8003c40 <HAL_I2C_Mem_Read+0x4e0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	08db      	lsrs	r3, r3, #3
 8003a94:	4a6b      	ldr	r2, [pc, #428]	@ (8003c44 <HAL_I2C_Mem_Read+0x4e4>)
 8003a96:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9a:	0a1a      	lsrs	r2, r3, #8
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	00da      	lsls	r2, r3, #3
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003aae:	6a3b      	ldr	r3, [r7, #32]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d118      	bne.n	8003ae6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	f043 0220 	orr.w	r2, r3, #32
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003ad6:	b662      	cpsie	i
}
 8003ad8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e0a6      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d1d9      	bne.n	8003aa8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691a      	ldr	r2, [r3, #16]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	b2d2      	uxtb	r2, r2
 8003b10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	1c5a      	adds	r2, r3, #1
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b36:	b662      	cpsie	i
}
 8003b38:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	3b01      	subs	r3, #1
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b6c:	e04e      	b.n	8003c0c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b70:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 fb90 	bl	8004298 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e058      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b94:	1c5a      	adds	r2, r3, #1
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d124      	bne.n	8003c0c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	d107      	bne.n	8003bda <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3b01      	subs	r3, #1
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f47f ae88 	bne.w	8003926 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	e000      	b.n	8003c34 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003c32:	2302      	movs	r3, #2
  }
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3728      	adds	r7, #40	@ 0x28
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	00010004 	.word	0x00010004
 8003c40:	20000050 	.word	0x20000050
 8003c44:	14f8b589 	.word	0x14f8b589

08003c48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b088      	sub	sp, #32
 8003c4c:	af02      	add	r7, sp, #8
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	4608      	mov	r0, r1
 8003c52:	4611      	mov	r1, r2
 8003c54:	461a      	mov	r2, r3
 8003c56:	4603      	mov	r3, r0
 8003c58:	817b      	strh	r3, [r7, #10]
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	813b      	strh	r3, [r7, #8]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f960 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00d      	beq.n	8003ca6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c98:	d103      	bne.n	8003ca2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ca0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e05f      	b.n	8003d66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ca6:	897b      	ldrh	r3, [r7, #10]
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	461a      	mov	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb8:	6a3a      	ldr	r2, [r7, #32]
 8003cba:	492d      	ldr	r1, [pc, #180]	@ (8003d70 <I2C_RequestMemoryWrite+0x128>)
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f9bb 	bl	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e04c      	b.n	8003d66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ccc:	2300      	movs	r3, #0
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ce4:	6a39      	ldr	r1, [r7, #32]
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 fa46 	bl	8004178 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00d      	beq.n	8003d0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf6:	2b04      	cmp	r3, #4
 8003cf8:	d107      	bne.n	8003d0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e02b      	b.n	8003d66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d105      	bne.n	8003d20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d14:	893b      	ldrh	r3, [r7, #8]
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	611a      	str	r2, [r3, #16]
 8003d1e:	e021      	b.n	8003d64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d20:	893b      	ldrh	r3, [r7, #8]
 8003d22:	0a1b      	lsrs	r3, r3, #8
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d30:	6a39      	ldr	r1, [r7, #32]
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 fa20 	bl	8004178 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00d      	beq.n	8003d5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	d107      	bne.n	8003d56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e005      	b.n	8003d66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d5a:	893b      	ldrh	r3, [r7, #8]
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	00010002 	.word	0x00010002

08003d74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af02      	add	r7, sp, #8
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	4611      	mov	r1, r2
 8003d80:	461a      	mov	r2, r3
 8003d82:	4603      	mov	r3, r0
 8003d84:	817b      	strh	r3, [r7, #10]
 8003d86:	460b      	mov	r3, r1
 8003d88:	813b      	strh	r3, [r7, #8]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f8c2 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00d      	beq.n	8003de2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dd4:	d103      	bne.n	8003dde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e0aa      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003de2:	897b      	ldrh	r3, [r7, #10]
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	461a      	mov	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003df0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	6a3a      	ldr	r2, [r7, #32]
 8003df6:	4952      	ldr	r1, [pc, #328]	@ (8003f40 <I2C_RequestMemoryRead+0x1cc>)
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 f91d 	bl	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d001      	beq.n	8003e08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e097      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	617b      	str	r3, [r7, #20]
 8003e1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e20:	6a39      	ldr	r1, [r7, #32]
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f9a8 	bl	8004178 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00d      	beq.n	8003e4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d107      	bne.n	8003e46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e076      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e4a:	88fb      	ldrh	r3, [r7, #6]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d105      	bne.n	8003e5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e50:	893b      	ldrh	r3, [r7, #8]
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	611a      	str	r2, [r3, #16]
 8003e5a:	e021      	b.n	8003ea0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e5c:	893b      	ldrh	r3, [r7, #8]
 8003e5e:	0a1b      	lsrs	r3, r3, #8
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e6c:	6a39      	ldr	r1, [r7, #32]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f982 	bl	8004178 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00d      	beq.n	8003e96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d107      	bne.n	8003e92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e050      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e96:	893b      	ldrh	r3, [r7, #8]
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ea2:	6a39      	ldr	r1, [r7, #32]
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f967 	bl	8004178 <I2C_WaitOnTXEFlagUntilTimeout>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00d      	beq.n	8003ecc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d107      	bne.n	8003ec8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e035      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	6a3b      	ldr	r3, [r7, #32]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 f82b 	bl	8003f44 <I2C_WaitOnFlagUntilTimeout>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00d      	beq.n	8003f10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f02:	d103      	bne.n	8003f0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e013      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f10:	897b      	ldrh	r3, [r7, #10]
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	b2da      	uxtb	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	6a3a      	ldr	r2, [r7, #32]
 8003f24:	4906      	ldr	r1, [pc, #24]	@ (8003f40 <I2C_RequestMemoryRead+0x1cc>)
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 f886 	bl	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3718      	adds	r7, #24
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	00010002 	.word	0x00010002

08003f44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	603b      	str	r3, [r7, #0]
 8003f50:	4613      	mov	r3, r2
 8003f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f54:	e048      	b.n	8003fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5c:	d044      	beq.n	8003fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5e:	f7fe fa09 	bl	8002374 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d302      	bcc.n	8003f74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d139      	bne.n	8003fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	0c1b      	lsrs	r3, r3, #16
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d10d      	bne.n	8003f9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	43da      	mvns	r2, r3
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	e00c      	b.n	8003fb4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	43da      	mvns	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	bf0c      	ite	eq
 8003fac:	2301      	moveq	r3, #1
 8003fae:	2300      	movne	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d116      	bne.n	8003fe8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	f043 0220 	orr.w	r2, r3, #32
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e023      	b.n	8004030 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	0c1b      	lsrs	r3, r3, #16
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d10d      	bne.n	800400e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	43da      	mvns	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	bf0c      	ite	eq
 8004004:	2301      	moveq	r3, #1
 8004006:	2300      	movne	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	461a      	mov	r2, r3
 800400c:	e00c      	b.n	8004028 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	43da      	mvns	r2, r3
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	4013      	ands	r3, r2
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf0c      	ite	eq
 8004020:	2301      	moveq	r3, #1
 8004022:	2300      	movne	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	461a      	mov	r2, r3
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	429a      	cmp	r2, r3
 800402c:	d093      	beq.n	8003f56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004046:	e071      	b.n	800412c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004056:	d123      	bne.n	80040a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004066:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004070:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408c:	f043 0204 	orr.w	r2, r3, #4
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e067      	b.n	8004170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a6:	d041      	beq.n	800412c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a8:	f7fe f964 	bl	8002374 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d302      	bcc.n	80040be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d136      	bne.n	800412c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	0c1b      	lsrs	r3, r3, #16
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d10c      	bne.n	80040e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	43da      	mvns	r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	4013      	ands	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	bf14      	ite	ne
 80040da:	2301      	movne	r3, #1
 80040dc:	2300      	moveq	r3, #0
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	e00b      	b.n	80040fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	43da      	mvns	r2, r3
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	4013      	ands	r3, r2
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	bf14      	ite	ne
 80040f4:	2301      	movne	r3, #1
 80040f6:	2300      	moveq	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d016      	beq.n	800412c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004118:	f043 0220 	orr.w	r2, r3, #32
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e021      	b.n	8004170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	0c1b      	lsrs	r3, r3, #16
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d10c      	bne.n	8004150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	43da      	mvns	r2, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	4013      	ands	r3, r2
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	bf14      	ite	ne
 8004148:	2301      	movne	r3, #1
 800414a:	2300      	moveq	r3, #0
 800414c:	b2db      	uxtb	r3, r3
 800414e:	e00b      	b.n	8004168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	43da      	mvns	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4013      	ands	r3, r2
 800415c:	b29b      	uxth	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	bf14      	ite	ne
 8004162:	2301      	movne	r3, #1
 8004164:	2300      	moveq	r3, #0
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2b00      	cmp	r3, #0
 800416a:	f47f af6d 	bne.w	8004048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004184:	e034      	b.n	80041f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004186:	68f8      	ldr	r0, [r7, #12]
 8004188:	f000 f8e3 	bl	8004352 <I2C_IsAcknowledgeFailed>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e034      	b.n	8004200 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419c:	d028      	beq.n	80041f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419e:	f7fe f8e9 	bl	8002374 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d302      	bcc.n	80041b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d11d      	bne.n	80041f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041be:	2b80      	cmp	r3, #128	@ 0x80
 80041c0:	d016      	beq.n	80041f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2220      	movs	r2, #32
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041dc:	f043 0220 	orr.w	r2, r3, #32
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e007      	b.n	8004200 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041fa:	2b80      	cmp	r3, #128	@ 0x80
 80041fc:	d1c3      	bne.n	8004186 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004214:	e034      	b.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 f89b 	bl	8004352 <I2C_IsAcknowledgeFailed>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e034      	b.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422c:	d028      	beq.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800422e:	f7fe f8a1 	bl	8002374 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	68ba      	ldr	r2, [r7, #8]
 800423a:	429a      	cmp	r2, r3
 800423c:	d302      	bcc.n	8004244 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d11d      	bne.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b04      	cmp	r3, #4
 8004250:	d016      	beq.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e007      	b.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b04      	cmp	r3, #4
 800428c:	d1c3      	bne.n	8004216 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042a4:	e049      	b.n	800433a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b10      	cmp	r3, #16
 80042b2:	d119      	bne.n	80042e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f06f 0210 	mvn.w	r2, #16
 80042bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e030      	b.n	800434a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e8:	f7fe f844 	bl	8002374 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d302      	bcc.n	80042fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d11d      	bne.n	800433a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004308:	2b40      	cmp	r3, #64	@ 0x40
 800430a:	d016      	beq.n	800433a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2220      	movs	r2, #32
 8004316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	f043 0220 	orr.w	r2, r3, #32
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e007      	b.n	800434a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004344:	2b40      	cmp	r3, #64	@ 0x40
 8004346:	d1ae      	bne.n	80042a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3710      	adds	r7, #16
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}

08004352 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004352:	b480      	push	{r7}
 8004354:	b083      	sub	sp, #12
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004368:	d11b      	bne.n	80043a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004372:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2220      	movs	r2, #32
 800437e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	f043 0204 	orr.w	r2, r3, #4
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e000      	b.n	80043a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr
	...

080043b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e272      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	f000 8087 	beq.w	80044de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043d0:	4b92      	ldr	r3, [pc, #584]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f003 030c 	and.w	r3, r3, #12
 80043d8:	2b04      	cmp	r3, #4
 80043da:	d00c      	beq.n	80043f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043dc:	4b8f      	ldr	r3, [pc, #572]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 030c 	and.w	r3, r3, #12
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d112      	bne.n	800440e <HAL_RCC_OscConfig+0x5e>
 80043e8:	4b8c      	ldr	r3, [pc, #560]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f4:	d10b      	bne.n	800440e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f6:	4b89      	ldr	r3, [pc, #548]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d06c      	beq.n	80044dc <HAL_RCC_OscConfig+0x12c>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d168      	bne.n	80044dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e24c      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004416:	d106      	bne.n	8004426 <HAL_RCC_OscConfig+0x76>
 8004418:	4b80      	ldr	r3, [pc, #512]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a7f      	ldr	r2, [pc, #508]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 800441e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004422:	6013      	str	r3, [r2, #0]
 8004424:	e02e      	b.n	8004484 <HAL_RCC_OscConfig+0xd4>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10c      	bne.n	8004448 <HAL_RCC_OscConfig+0x98>
 800442e:	4b7b      	ldr	r3, [pc, #492]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a7a      	ldr	r2, [pc, #488]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004434:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	4b78      	ldr	r3, [pc, #480]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a77      	ldr	r2, [pc, #476]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004440:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	e01d      	b.n	8004484 <HAL_RCC_OscConfig+0xd4>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004450:	d10c      	bne.n	800446c <HAL_RCC_OscConfig+0xbc>
 8004452:	4b72      	ldr	r3, [pc, #456]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a71      	ldr	r2, [pc, #452]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4b6f      	ldr	r3, [pc, #444]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a6e      	ldr	r2, [pc, #440]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e00b      	b.n	8004484 <HAL_RCC_OscConfig+0xd4>
 800446c:	4b6b      	ldr	r3, [pc, #428]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a6a      	ldr	r2, [pc, #424]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	4b68      	ldr	r3, [pc, #416]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a67      	ldr	r2, [pc, #412]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 800447e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004482:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d013      	beq.n	80044b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fd ff72 	bl	8002374 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004494:	f7fd ff6e 	bl	8002374 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b64      	cmp	r3, #100	@ 0x64
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e200      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a6:	4b5d      	ldr	r3, [pc, #372]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d0f0      	beq.n	8004494 <HAL_RCC_OscConfig+0xe4>
 80044b2:	e014      	b.n	80044de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b4:	f7fd ff5e 	bl	8002374 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044bc:	f7fd ff5a 	bl	8002374 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b64      	cmp	r3, #100	@ 0x64
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e1ec      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ce:	4b53      	ldr	r3, [pc, #332]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x10c>
 80044da:	e000      	b.n	80044de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d063      	beq.n	80045b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044ea:	4b4c      	ldr	r3, [pc, #304]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044f6:	4b49      	ldr	r3, [pc, #292]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f003 030c 	and.w	r3, r3, #12
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d11c      	bne.n	800453c <HAL_RCC_OscConfig+0x18c>
 8004502:	4b46      	ldr	r3, [pc, #280]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d116      	bne.n	800453c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800450e:	4b43      	ldr	r3, [pc, #268]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d005      	beq.n	8004526 <HAL_RCC_OscConfig+0x176>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d001      	beq.n	8004526 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e1c0      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004526:	4b3d      	ldr	r3, [pc, #244]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	4939      	ldr	r1, [pc, #228]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004536:	4313      	orrs	r3, r2
 8004538:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800453a:	e03a      	b.n	80045b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d020      	beq.n	8004586 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004544:	4b36      	ldr	r3, [pc, #216]	@ (8004620 <HAL_RCC_OscConfig+0x270>)
 8004546:	2201      	movs	r2, #1
 8004548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454a:	f7fd ff13 	bl	8002374 <HAL_GetTick>
 800454e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004550:	e008      	b.n	8004564 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004552:	f7fd ff0f 	bl	8002374 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e1a1      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004564:	4b2d      	ldr	r3, [pc, #180]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0f0      	beq.n	8004552 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004570:	4b2a      	ldr	r3, [pc, #168]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	00db      	lsls	r3, r3, #3
 800457e:	4927      	ldr	r1, [pc, #156]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 8004580:	4313      	orrs	r3, r2
 8004582:	600b      	str	r3, [r1, #0]
 8004584:	e015      	b.n	80045b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004586:	4b26      	ldr	r3, [pc, #152]	@ (8004620 <HAL_RCC_OscConfig+0x270>)
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458c:	f7fd fef2 	bl	8002374 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004594:	f7fd feee 	bl	8002374 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e180      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045a6:	4b1d      	ldr	r3, [pc, #116]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f0      	bne.n	8004594 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0308 	and.w	r3, r3, #8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d03a      	beq.n	8004634 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d019      	beq.n	80045fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045c6:	4b17      	ldr	r3, [pc, #92]	@ (8004624 <HAL_RCC_OscConfig+0x274>)
 80045c8:	2201      	movs	r2, #1
 80045ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045cc:	f7fd fed2 	bl	8002374 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045d4:	f7fd fece 	bl	8002374 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e160      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e6:	4b0d      	ldr	r3, [pc, #52]	@ (800461c <HAL_RCC_OscConfig+0x26c>)
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0f0      	beq.n	80045d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045f2:	2001      	movs	r0, #1
 80045f4:	f000 face 	bl	8004b94 <RCC_Delay>
 80045f8:	e01c      	b.n	8004634 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004624 <HAL_RCC_OscConfig+0x274>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004600:	f7fd feb8 	bl	8002374 <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004606:	e00f      	b.n	8004628 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004608:	f7fd feb4 	bl	8002374 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d908      	bls.n	8004628 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e146      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
 800461a:	bf00      	nop
 800461c:	40021000 	.word	0x40021000
 8004620:	42420000 	.word	0x42420000
 8004624:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004628:	4b92      	ldr	r3, [pc, #584]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e9      	bne.n	8004608 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 80a6 	beq.w	800478e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004642:	2300      	movs	r3, #0
 8004644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004646:	4b8b      	ldr	r3, [pc, #556]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004648:	69db      	ldr	r3, [r3, #28]
 800464a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10d      	bne.n	800466e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004652:	4b88      	ldr	r3, [pc, #544]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	4a87      	ldr	r2, [pc, #540]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800465c:	61d3      	str	r3, [r2, #28]
 800465e:	4b85      	ldr	r3, [pc, #532]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004666:	60bb      	str	r3, [r7, #8]
 8004668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800466a:	2301      	movs	r3, #1
 800466c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466e:	4b82      	ldr	r3, [pc, #520]	@ (8004878 <HAL_RCC_OscConfig+0x4c8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004676:	2b00      	cmp	r3, #0
 8004678:	d118      	bne.n	80046ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800467a:	4b7f      	ldr	r3, [pc, #508]	@ (8004878 <HAL_RCC_OscConfig+0x4c8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a7e      	ldr	r2, [pc, #504]	@ (8004878 <HAL_RCC_OscConfig+0x4c8>)
 8004680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004686:	f7fd fe75 	bl	8002374 <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468e:	f7fd fe71 	bl	8002374 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b64      	cmp	r3, #100	@ 0x64
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e103      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a0:	4b75      	ldr	r3, [pc, #468]	@ (8004878 <HAL_RCC_OscConfig+0x4c8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d106      	bne.n	80046c2 <HAL_RCC_OscConfig+0x312>
 80046b4:	4b6f      	ldr	r3, [pc, #444]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	4a6e      	ldr	r2, [pc, #440]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	6213      	str	r3, [r2, #32]
 80046c0:	e02d      	b.n	800471e <HAL_RCC_OscConfig+0x36e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10c      	bne.n	80046e4 <HAL_RCC_OscConfig+0x334>
 80046ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	4a69      	ldr	r2, [pc, #420]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046d0:	f023 0301 	bic.w	r3, r3, #1
 80046d4:	6213      	str	r3, [r2, #32]
 80046d6:	4b67      	ldr	r3, [pc, #412]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	4a66      	ldr	r2, [pc, #408]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046dc:	f023 0304 	bic.w	r3, r3, #4
 80046e0:	6213      	str	r3, [r2, #32]
 80046e2:	e01c      	b.n	800471e <HAL_RCC_OscConfig+0x36e>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	2b05      	cmp	r3, #5
 80046ea:	d10c      	bne.n	8004706 <HAL_RCC_OscConfig+0x356>
 80046ec:	4b61      	ldr	r3, [pc, #388]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	4a60      	ldr	r2, [pc, #384]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046f2:	f043 0304 	orr.w	r3, r3, #4
 80046f6:	6213      	str	r3, [r2, #32]
 80046f8:	4b5e      	ldr	r3, [pc, #376]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046fa:	6a1b      	ldr	r3, [r3, #32]
 80046fc:	4a5d      	ldr	r2, [pc, #372]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80046fe:	f043 0301 	orr.w	r3, r3, #1
 8004702:	6213      	str	r3, [r2, #32]
 8004704:	e00b      	b.n	800471e <HAL_RCC_OscConfig+0x36e>
 8004706:	4b5b      	ldr	r3, [pc, #364]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	4a5a      	ldr	r2, [pc, #360]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 800470c:	f023 0301 	bic.w	r3, r3, #1
 8004710:	6213      	str	r3, [r2, #32]
 8004712:	4b58      	ldr	r3, [pc, #352]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	4a57      	ldr	r2, [pc, #348]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004718:	f023 0304 	bic.w	r3, r3, #4
 800471c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d015      	beq.n	8004752 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004726:	f7fd fe25 	bl	8002374 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800472c:	e00a      	b.n	8004744 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800472e:	f7fd fe21 	bl	8002374 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473c:	4293      	cmp	r3, r2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e0b1      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004744:	4b4b      	ldr	r3, [pc, #300]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ee      	beq.n	800472e <HAL_RCC_OscConfig+0x37e>
 8004750:	e014      	b.n	800477c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004752:	f7fd fe0f 	bl	8002374 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004758:	e00a      	b.n	8004770 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800475a:	f7fd fe0b 	bl	8002374 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004768:	4293      	cmp	r3, r2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e09b      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004770:	4b40      	ldr	r3, [pc, #256]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1ee      	bne.n	800475a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800477c:	7dfb      	ldrb	r3, [r7, #23]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d105      	bne.n	800478e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004782:	4b3c      	ldr	r3, [pc, #240]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	4a3b      	ldr	r2, [pc, #236]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004788:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	69db      	ldr	r3, [r3, #28]
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8087 	beq.w	80048a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004798:	4b36      	ldr	r3, [pc, #216]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	d061      	beq.n	8004868 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d146      	bne.n	800483a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ac:	4b33      	ldr	r3, [pc, #204]	@ (800487c <HAL_RCC_OscConfig+0x4cc>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b2:	f7fd fddf 	bl	8002374 <HAL_GetTick>
 80047b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047b8:	e008      	b.n	80047cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ba:	f7fd fddb 	bl	8002374 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d901      	bls.n	80047cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e06d      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047cc:	4b29      	ldr	r3, [pc, #164]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1f0      	bne.n	80047ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e0:	d108      	bne.n	80047f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047e2:	4b24      	ldr	r3, [pc, #144]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	4921      	ldr	r1, [pc, #132]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a19      	ldr	r1, [r3, #32]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004804:	430b      	orrs	r3, r1
 8004806:	491b      	ldr	r1, [pc, #108]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 8004808:	4313      	orrs	r3, r2
 800480a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800480c:	4b1b      	ldr	r3, [pc, #108]	@ (800487c <HAL_RCC_OscConfig+0x4cc>)
 800480e:	2201      	movs	r2, #1
 8004810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004812:	f7fd fdaf 	bl	8002374 <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004818:	e008      	b.n	800482c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481a:	f7fd fdab 	bl	8002374 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d901      	bls.n	800482c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e03d      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800482c:	4b11      	ldr	r3, [pc, #68]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0f0      	beq.n	800481a <HAL_RCC_OscConfig+0x46a>
 8004838:	e035      	b.n	80048a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800483a:	4b10      	ldr	r3, [pc, #64]	@ (800487c <HAL_RCC_OscConfig+0x4cc>)
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004840:	f7fd fd98 	bl	8002374 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004848:	f7fd fd94 	bl	8002374 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e026      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800485a:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <HAL_RCC_OscConfig+0x4c4>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f0      	bne.n	8004848 <HAL_RCC_OscConfig+0x498>
 8004866:	e01e      	b.n	80048a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	69db      	ldr	r3, [r3, #28]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d107      	bne.n	8004880 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e019      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
 8004874:	40021000 	.word	0x40021000
 8004878:	40007000 	.word	0x40007000
 800487c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004880:	4b0b      	ldr	r3, [pc, #44]	@ (80048b0 <HAL_RCC_OscConfig+0x500>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	429a      	cmp	r2, r3
 8004892:	d106      	bne.n	80048a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800489e:	429a      	cmp	r2, r3
 80048a0:	d001      	beq.n	80048a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3718      	adds	r7, #24
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40021000 	.word	0x40021000

080048b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0d0      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048c8:	4b6a      	ldr	r3, [pc, #424]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d910      	bls.n	80048f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d6:	4b67      	ldr	r3, [pc, #412]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f023 0207 	bic.w	r2, r3, #7
 80048de:	4965      	ldr	r1, [pc, #404]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e6:	4b63      	ldr	r3, [pc, #396]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d001      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e0b8      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d020      	beq.n	8004946 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0304 	and.w	r3, r3, #4
 800490c:	2b00      	cmp	r3, #0
 800490e:	d005      	beq.n	800491c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004910:	4b59      	ldr	r3, [pc, #356]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4a58      	ldr	r2, [pc, #352]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004916:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800491a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0308 	and.w	r3, r3, #8
 8004924:	2b00      	cmp	r3, #0
 8004926:	d005      	beq.n	8004934 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004928:	4b53      	ldr	r3, [pc, #332]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	4a52      	ldr	r2, [pc, #328]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 800492e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004932:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004934:	4b50      	ldr	r3, [pc, #320]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	494d      	ldr	r1, [pc, #308]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004942:	4313      	orrs	r3, r2
 8004944:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d040      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d107      	bne.n	800496a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495a:	4b47      	ldr	r3, [pc, #284]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d115      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e07f      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	2b02      	cmp	r3, #2
 8004970:	d107      	bne.n	8004982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004972:	4b41      	ldr	r3, [pc, #260]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e073      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004982:	4b3d      	ldr	r3, [pc, #244]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e06b      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004992:	4b39      	ldr	r3, [pc, #228]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f023 0203 	bic.w	r2, r3, #3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	4936      	ldr	r1, [pc, #216]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049a4:	f7fd fce6 	bl	8002374 <HAL_GetTick>
 80049a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049aa:	e00a      	b.n	80049c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ac:	f7fd fce2 	bl	8002374 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e053      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 020c 	and.w	r2, r3, #12
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d1eb      	bne.n	80049ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049d4:	4b27      	ldr	r3, [pc, #156]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d210      	bcs.n	8004a04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e2:	4b24      	ldr	r3, [pc, #144]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f023 0207 	bic.w	r2, r3, #7
 80049ea:	4922      	ldr	r1, [pc, #136]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049f2:	4b20      	ldr	r3, [pc, #128]	@ (8004a74 <HAL_RCC_ClockConfig+0x1c0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0307 	and.w	r3, r3, #7
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d001      	beq.n	8004a04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e032      	b.n	8004a6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0304 	and.w	r3, r3, #4
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d008      	beq.n	8004a22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a10:	4b19      	ldr	r3, [pc, #100]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	4916      	ldr	r1, [pc, #88]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d009      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a2e:	4b12      	ldr	r3, [pc, #72]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	490e      	ldr	r1, [pc, #56]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a42:	f000 f821 	bl	8004a88 <HAL_RCC_GetSysClockFreq>
 8004a46:	4602      	mov	r2, r0
 8004a48:	4b0b      	ldr	r3, [pc, #44]	@ (8004a78 <HAL_RCC_ClockConfig+0x1c4>)
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	091b      	lsrs	r3, r3, #4
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	490a      	ldr	r1, [pc, #40]	@ (8004a7c <HAL_RCC_ClockConfig+0x1c8>)
 8004a54:	5ccb      	ldrb	r3, [r1, r3]
 8004a56:	fa22 f303 	lsr.w	r3, r2, r3
 8004a5a:	4a09      	ldr	r2, [pc, #36]	@ (8004a80 <HAL_RCC_ClockConfig+0x1cc>)
 8004a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a5e:	4b09      	ldr	r3, [pc, #36]	@ (8004a84 <HAL_RCC_ClockConfig+0x1d0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fd fc44 	bl	80022f0 <HAL_InitTick>

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	40022000 	.word	0x40022000
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	080059d4 	.word	0x080059d4
 8004a80:	20000050 	.word	0x20000050
 8004a84:	20000054 	.word	0x20000054

08004a88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60fb      	str	r3, [r7, #12]
 8004a92:	2300      	movs	r3, #0
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	2300      	movs	r3, #0
 8004a98:	617b      	str	r3, [r7, #20]
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x94>)
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f003 030c 	and.w	r3, r3, #12
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d002      	beq.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x30>
 8004ab2:	2b08      	cmp	r3, #8
 8004ab4:	d003      	beq.n	8004abe <HAL_RCC_GetSysClockFreq+0x36>
 8004ab6:	e027      	b.n	8004b08 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ab8:	4b19      	ldr	r3, [pc, #100]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8004aba:	613b      	str	r3, [r7, #16]
      break;
 8004abc:	e027      	b.n	8004b0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	0c9b      	lsrs	r3, r3, #18
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	4a17      	ldr	r2, [pc, #92]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ac8:	5cd3      	ldrb	r3, [r2, r3]
 8004aca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d010      	beq.n	8004af8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ad6:	4b11      	ldr	r3, [pc, #68]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x94>)
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	0c5b      	lsrs	r3, r3, #17
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	4a11      	ldr	r2, [pc, #68]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004ae2:	5cd3      	ldrb	r3, [r2, r3]
 8004ae4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8004aea:	fb03 f202 	mul.w	r2, r3, r2
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af4:	617b      	str	r3, [r7, #20]
 8004af6:	e004      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a0c      	ldr	r2, [pc, #48]	@ (8004b2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	613b      	str	r3, [r7, #16]
      break;
 8004b06:	e002      	b.n	8004b0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b08:	4b05      	ldr	r3, [pc, #20]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b0a:	613b      	str	r3, [r7, #16]
      break;
 8004b0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b0e:	693b      	ldr	r3, [r7, #16]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	371c      	adds	r7, #28
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	007a1200 	.word	0x007a1200
 8004b24:	080059ec 	.word	0x080059ec
 8004b28:	080059fc 	.word	0x080059fc
 8004b2c:	003d0900 	.word	0x003d0900

08004b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b34:	4b02      	ldr	r3, [pc, #8]	@ (8004b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b36:	681b      	ldr	r3, [r3, #0]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr
 8004b40:	20000050 	.word	0x20000050

08004b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b48:	f7ff fff2 	bl	8004b30 <HAL_RCC_GetHCLKFreq>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	4b05      	ldr	r3, [pc, #20]	@ (8004b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	0a1b      	lsrs	r3, r3, #8
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	4903      	ldr	r1, [pc, #12]	@ (8004b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b5a:	5ccb      	ldrb	r3, [r1, r3]
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40021000 	.word	0x40021000
 8004b68:	080059e4 	.word	0x080059e4

08004b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b70:	f7ff ffde 	bl	8004b30 <HAL_RCC_GetHCLKFreq>
 8004b74:	4602      	mov	r2, r0
 8004b76:	4b05      	ldr	r3, [pc, #20]	@ (8004b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	0adb      	lsrs	r3, r3, #11
 8004b7c:	f003 0307 	and.w	r3, r3, #7
 8004b80:	4903      	ldr	r1, [pc, #12]	@ (8004b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b82:	5ccb      	ldrb	r3, [r1, r3]
 8004b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	080059e4 	.word	0x080059e4

08004b94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <RCC_Delay+0x34>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8004bcc <RCC_Delay+0x38>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	0a5b      	lsrs	r3, r3, #9
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	fb02 f303 	mul.w	r3, r2, r3
 8004bae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004bb0:	bf00      	nop
  }
  while (Delay --);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	1e5a      	subs	r2, r3, #1
 8004bb6:	60fa      	str	r2, [r7, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1f9      	bne.n	8004bb0 <RCC_Delay+0x1c>
}
 8004bbc:	bf00      	nop
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr
 8004bc8:	20000050 	.word	0x20000050
 8004bcc:	10624dd3 	.word	0x10624dd3

08004bd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	613b      	str	r3, [r7, #16]
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d07d      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004bec:	2300      	movs	r3, #0
 8004bee:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bf0:	4b4f      	ldr	r3, [pc, #316]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf2:	69db      	ldr	r3, [r3, #28]
 8004bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10d      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bfc:	4b4c      	ldr	r3, [pc, #304]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bfe:	69db      	ldr	r3, [r3, #28]
 8004c00:	4a4b      	ldr	r2, [pc, #300]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c06:	61d3      	str	r3, [r2, #28]
 8004c08:	4b49      	ldr	r3, [pc, #292]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c10:	60bb      	str	r3, [r7, #8]
 8004c12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c14:	2301      	movs	r3, #1
 8004c16:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c18:	4b46      	ldr	r3, [pc, #280]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d118      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c24:	4b43      	ldr	r3, [pc, #268]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a42      	ldr	r2, [pc, #264]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c30:	f7fd fba0 	bl	8002374 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c36:	e008      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c38:	f7fd fb9c 	bl	8002374 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b64      	cmp	r3, #100	@ 0x64
 8004c44:	d901      	bls.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e06d      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d0f0      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c56:	4b36      	ldr	r3, [pc, #216]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c5e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d02e      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d027      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c74:	4b2e      	ldr	r3, [pc, #184]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c7c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c7e:	4b2e      	ldr	r3, [pc, #184]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c80:	2201      	movs	r2, #1
 8004c82:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c84:	4b2c      	ldr	r3, [pc, #176]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c8a:	4a29      	ldr	r2, [pc, #164]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d014      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9a:	f7fd fb6b 	bl	8002374 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca0:	e00a      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca2:	f7fd fb67 	bl	8002374 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e036      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0ee      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4917      	ldr	r1, [pc, #92]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cd6:	7dfb      	ldrb	r3, [r7, #23]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d105      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cdc:	4b14      	ldr	r3, [pc, #80]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	4a13      	ldr	r2, [pc, #76]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ce6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	490b      	ldr	r1, [pc, #44]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0310 	and.w	r3, r3, #16
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d008      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d12:	4b07      	ldr	r3, [pc, #28]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	4904      	ldr	r1, [pc, #16]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3718      	adds	r7, #24
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	40021000 	.word	0x40021000
 8004d34:	40007000 	.word	0x40007000
 8004d38:	42420440 	.word	0x42420440

08004d3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e076      	b.n	8004e3c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d108      	bne.n	8004d68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d5e:	d009      	beq.n	8004d74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	61da      	str	r2, [r3, #28]
 8004d66:	e005      	b.n	8004d74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d106      	bne.n	8004d94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7fd f91e 	bl	8001fd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004daa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004dbc:	431a      	orrs	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df8:	ea42 0103 	orr.w	r1, r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e00:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	0c1a      	lsrs	r2, r3, #16
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f002 0204 	and.w	r2, r2, #4
 8004e1a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	69da      	ldr	r2, [r3, #28]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e2a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3708      	adds	r7, #8
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e042      	b.n	8004edc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d106      	bne.n	8004e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7fd f9b0 	bl	80021d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2224      	movs	r2, #36	@ 0x24
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68da      	ldr	r2, [r3, #12]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 fcd5 	bl	8005838 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	691a      	ldr	r2, [r3, #16]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	695a      	ldr	r2, [r3, #20]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	4613      	mov	r3, r2
 8004ef0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d112      	bne.n	8004f24 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d002      	beq.n	8004f0a <HAL_UART_Receive_IT+0x26>
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e00b      	b.n	8004f26 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f14:	88fb      	ldrh	r3, [r7, #6]
 8004f16:	461a      	mov	r2, r3
 8004f18:	68b9      	ldr	r1, [r7, #8]
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 fab7 	bl	800548e <UART_Start_Receive_IT>
 8004f20:	4603      	mov	r3, r0
 8004f22:	e000      	b.n	8004f26 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b0ba      	sub	sp, #232	@ 0xe8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10f      	bne.n	8004f96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d009      	beq.n	8004f96 <HAL_UART_IRQHandler+0x66>
 8004f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f86:	f003 0320 	and.w	r3, r3, #32
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d003      	beq.n	8004f96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fb93 	bl	80056ba <UART_Receive_IT>
      return;
 8004f94:	e25b      	b.n	800544e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 80de 	beq.w	800515c <HAL_UART_IRQHandler+0x22c>
 8004fa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d106      	bne.n	8004fba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fb0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 80d1 	beq.w	800515c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00b      	beq.n	8004fde <HAL_UART_IRQHandler+0xae>
 8004fc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d005      	beq.n	8004fde <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd6:	f043 0201 	orr.w	r2, r3, #1
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00b      	beq.n	8005002 <HAL_UART_IRQHandler+0xd2>
 8004fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d005      	beq.n	8005002 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffa:	f043 0202 	orr.w	r2, r3, #2
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00b      	beq.n	8005026 <HAL_UART_IRQHandler+0xf6>
 800500e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d005      	beq.n	8005026 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800501e:	f043 0204 	orr.w	r2, r3, #4
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d011      	beq.n	8005056 <HAL_UART_IRQHandler+0x126>
 8005032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b00      	cmp	r3, #0
 800503c:	d105      	bne.n	800504a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800503e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800504e:	f043 0208 	orr.w	r2, r3, #8
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505a:	2b00      	cmp	r3, #0
 800505c:	f000 81f2 	beq.w	8005444 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_UART_IRQHandler+0x14e>
 800506c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005070:	f003 0320 	and.w	r3, r3, #32
 8005074:	2b00      	cmp	r3, #0
 8005076:	d002      	beq.n	800507e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 fb1e 	bl	80056ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005088:	2b00      	cmp	r3, #0
 800508a:	bf14      	ite	ne
 800508c:	2301      	movne	r3, #1
 800508e:	2300      	moveq	r3, #0
 8005090:	b2db      	uxtb	r3, r3
 8005092:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800509a:	f003 0308 	and.w	r3, r3, #8
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d103      	bne.n	80050aa <HAL_UART_IRQHandler+0x17a>
 80050a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d04f      	beq.n	800514a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fa28 	bl	8005500 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d041      	beq.n	8005142 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	3314      	adds	r3, #20
 80050c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	3314      	adds	r3, #20
 80050e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80050fa:	e841 2300 	strex	r3, r2, [r1]
 80050fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005102:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1d9      	bne.n	80050be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800510e:	2b00      	cmp	r3, #0
 8005110:	d013      	beq.n	800513a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005116:	4a7e      	ldr	r2, [pc, #504]	@ (8005310 <HAL_UART_IRQHandler+0x3e0>)
 8005118:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800511e:	4618      	mov	r0, r3
 8005120:	f7fd fe9c 	bl	8002e5c <HAL_DMA_Abort_IT>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d016      	beq.n	8005158 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005134:	4610      	mov	r0, r2
 8005136:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005138:	e00e      	b.n	8005158 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f993 	bl	8005466 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005140:	e00a      	b.n	8005158 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f98f 	bl	8005466 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005148:	e006      	b.n	8005158 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f98b 	bl	8005466 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005156:	e175      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005158:	bf00      	nop
    return;
 800515a:	e173      	b.n	8005444 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005160:	2b01      	cmp	r3, #1
 8005162:	f040 814f 	bne.w	8005404 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800516a:	f003 0310 	and.w	r3, r3, #16
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8148 	beq.w	8005404 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005178:	f003 0310 	and.w	r3, r3, #16
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 8141 	beq.w	8005404 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005182:	2300      	movs	r3, #0
 8005184:	60bb      	str	r3, [r7, #8]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	60bb      	str	r3, [r7, #8]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f000 80b6 	beq.w	8005314 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 8145 	beq.w	8005448 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051c6:	429a      	cmp	r2, r3
 80051c8:	f080 813e 	bcs.w	8005448 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	2b20      	cmp	r3, #32
 80051dc:	f000 8088 	beq.w	80052f0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	330c      	adds	r3, #12
 80051e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051ee:	e853 3f00 	ldrex	r3, [r3]
 80051f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80051f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051fe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	330c      	adds	r3, #12
 8005208:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800520c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005210:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005214:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005218:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005224:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1d9      	bne.n	80051e0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	3314      	adds	r3, #20
 8005232:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005234:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005236:	e853 3f00 	ldrex	r3, [r3]
 800523a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800523c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800523e:	f023 0301 	bic.w	r3, r3, #1
 8005242:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3314      	adds	r3, #20
 800524c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005250:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005254:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005256:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005258:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800525c:	e841 2300 	strex	r3, r2, [r1]
 8005260:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e1      	bne.n	800522c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	3314      	adds	r3, #20
 800526e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005270:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005272:	e853 3f00 	ldrex	r3, [r3]
 8005276:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005278:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800527a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800527e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	3314      	adds	r3, #20
 8005288:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800528c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800528e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005290:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005292:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005294:	e841 2300 	strex	r3, r2, [r1]
 8005298:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800529a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1e3      	bne.n	8005268 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2220      	movs	r2, #32
 80052a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	330c      	adds	r3, #12
 80052b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052b8:	e853 3f00 	ldrex	r3, [r3]
 80052bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052c0:	f023 0310 	bic.w	r3, r3, #16
 80052c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	330c      	adds	r3, #12
 80052ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052d2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052d4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052da:	e841 2300 	strex	r3, r2, [r1]
 80052de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1e3      	bne.n	80052ae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fd fd7b 	bl	8002de6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052fe:	b29b      	uxth	r3, r3
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	b29b      	uxth	r3, r3
 8005304:	4619      	mov	r1, r3
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f8b6 	bl	8005478 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800530c:	e09c      	b.n	8005448 <HAL_UART_IRQHandler+0x518>
 800530e:	bf00      	nop
 8005310:	080055c5 	.word	0x080055c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800531c:	b29b      	uxth	r3, r3
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 808e 	beq.w	800544c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005330:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 8089 	beq.w	800544c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	330c      	adds	r3, #12
 8005340:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800534a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800534c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005350:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	330c      	adds	r3, #12
 800535a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800535e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005360:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005364:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800536c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e3      	bne.n	800533a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3314      	adds	r3, #20
 8005378:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	623b      	str	r3, [r7, #32]
   return(result);
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	f023 0301 	bic.w	r3, r3, #1
 8005388:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3314      	adds	r3, #20
 8005392:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005396:	633a      	str	r2, [r7, #48]	@ 0x30
 8005398:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800539c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1e3      	bne.n	8005372 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	330c      	adds	r3, #12
 80053be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	e853 3f00 	ldrex	r3, [r3]
 80053c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f023 0310 	bic.w	r3, r3, #16
 80053ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	330c      	adds	r3, #12
 80053d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053dc:	61fa      	str	r2, [r7, #28]
 80053de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	69b9      	ldr	r1, [r7, #24]
 80053e2:	69fa      	ldr	r2, [r7, #28]
 80053e4:	e841 2300 	strex	r3, r2, [r1]
 80053e8:	617b      	str	r3, [r7, #20]
   return(result);
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1e3      	bne.n	80053b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053fa:	4619      	mov	r1, r3
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f83b 	bl	8005478 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005402:	e023      	b.n	800544c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540c:	2b00      	cmp	r3, #0
 800540e:	d009      	beq.n	8005424 <HAL_UART_IRQHandler+0x4f4>
 8005410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f8e5 	bl	80055ec <UART_Transmit_IT>
    return;
 8005422:	e014      	b.n	800544e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00e      	beq.n	800544e <HAL_UART_IRQHandler+0x51e>
 8005430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	d008      	beq.n	800544e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f924 	bl	800568a <UART_EndTransmit_IT>
    return;
 8005442:	e004      	b.n	800544e <HAL_UART_IRQHandler+0x51e>
    return;
 8005444:	bf00      	nop
 8005446:	e002      	b.n	800544e <HAL_UART_IRQHandler+0x51e>
      return;
 8005448:	bf00      	nop
 800544a:	e000      	b.n	800544e <HAL_UART_IRQHandler+0x51e>
      return;
 800544c:	bf00      	nop
  }
}
 800544e:	37e8      	adds	r7, #232	@ 0xe8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	bc80      	pop	{r7}
 8005464:	4770      	bx	lr

08005466 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005466:	b480      	push	{r7}
 8005468:	b083      	sub	sp, #12
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800546e:	bf00      	nop
 8005470:	370c      	adds	r7, #12
 8005472:	46bd      	mov	sp, r7
 8005474:	bc80      	pop	{r7}
 8005476:	4770      	bx	lr

08005478 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	460b      	mov	r3, r1
 8005482:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	bc80      	pop	{r7}
 800548c:	4770      	bx	lr

0800548e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800548e:	b480      	push	{r7}
 8005490:	b085      	sub	sp, #20
 8005492:	af00      	add	r7, sp, #0
 8005494:	60f8      	str	r0, [r7, #12]
 8005496:	60b9      	str	r1, [r7, #8]
 8005498:	4613      	mov	r3, r2
 800549a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	88fa      	ldrh	r2, [r7, #6]
 80054a6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	88fa      	ldrh	r2, [r7, #6]
 80054ac:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2222      	movs	r2, #34	@ 0x22
 80054b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68da      	ldr	r2, [r3, #12]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054d2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695a      	ldr	r2, [r3, #20]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f042 0201 	orr.w	r2, r2, #1
 80054e2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68da      	ldr	r2, [r3, #12]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f042 0220 	orr.w	r2, r2, #32
 80054f2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bc80      	pop	{r7}
 80054fe:	4770      	bx	lr

08005500 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005500:	b480      	push	{r7}
 8005502:	b095      	sub	sp, #84	@ 0x54
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	330c      	adds	r3, #12
 800550e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005512:	e853 3f00 	ldrex	r3, [r3]
 8005516:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800551e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	330c      	adds	r3, #12
 8005526:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005528:	643a      	str	r2, [r7, #64]	@ 0x40
 800552a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800552e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005530:	e841 2300 	strex	r3, r2, [r1]
 8005534:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1e5      	bne.n	8005508 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3314      	adds	r3, #20
 8005542:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005544:	6a3b      	ldr	r3, [r7, #32]
 8005546:	e853 3f00 	ldrex	r3, [r3]
 800554a:	61fb      	str	r3, [r7, #28]
   return(result);
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	f023 0301 	bic.w	r3, r3, #1
 8005552:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3314      	adds	r3, #20
 800555a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800555c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800555e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005564:	e841 2300 	strex	r3, r2, [r1]
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1e5      	bne.n	800553c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005574:	2b01      	cmp	r3, #1
 8005576:	d119      	bne.n	80055ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	330c      	adds	r3, #12
 800557e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	e853 3f00 	ldrex	r3, [r3]
 8005586:	60bb      	str	r3, [r7, #8]
   return(result);
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f023 0310 	bic.w	r3, r3, #16
 800558e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005598:	61ba      	str	r2, [r7, #24]
 800559a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559c:	6979      	ldr	r1, [r7, #20]
 800559e:	69ba      	ldr	r2, [r7, #24]
 80055a0:	e841 2300 	strex	r3, r2, [r1]
 80055a4:	613b      	str	r3, [r7, #16]
   return(result);
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1e5      	bne.n	8005578 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80055ba:	bf00      	nop
 80055bc:	3754      	adds	r7, #84	@ 0x54
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr

080055c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7ff ff41 	bl	8005466 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055e4:	bf00      	nop
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b21      	cmp	r3, #33	@ 0x21
 80055fe:	d13e      	bne.n	800567e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005608:	d114      	bne.n	8005634 <UART_Transmit_IT+0x48>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d110      	bne.n	8005634 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	881b      	ldrh	r3, [r3, #0]
 800561c:	461a      	mov	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005626:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	1c9a      	adds	r2, r3, #2
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	621a      	str	r2, [r3, #32]
 8005632:	e008      	b.n	8005646 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	1c59      	adds	r1, r3, #1
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	6211      	str	r1, [r2, #32]
 800563e:	781a      	ldrb	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800564a:	b29b      	uxth	r3, r3
 800564c:	3b01      	subs	r3, #1
 800564e:	b29b      	uxth	r3, r3
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	4619      	mov	r1, r3
 8005654:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10f      	bne.n	800567a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68da      	ldr	r2, [r3, #12]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005668:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005678:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	e000      	b.n	8005680 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800567e:	2302      	movs	r3, #2
  }
}
 8005680:	4618      	mov	r0, r3
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b082      	sub	sp, #8
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2220      	movs	r2, #32
 80056a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7ff fed2 	bl	8005454 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b08c      	sub	sp, #48	@ 0x30
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b22      	cmp	r3, #34	@ 0x22
 80056cc:	f040 80ae 	bne.w	800582c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056d8:	d117      	bne.n	800570a <UART_Receive_IT+0x50>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d113      	bne.n	800570a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80056e2:	2300      	movs	r3, #0
 80056e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005702:	1c9a      	adds	r2, r3, #2
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	629a      	str	r2, [r3, #40]	@ 0x28
 8005708:	e026      	b.n	8005758 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800570e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005710:	2300      	movs	r3, #0
 8005712:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800571c:	d007      	beq.n	800572e <UART_Receive_IT+0x74>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10a      	bne.n	800573c <UART_Receive_IT+0x82>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d106      	bne.n	800573c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	b2da      	uxtb	r2, r3
 8005736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005738:	701a      	strb	r2, [r3, #0]
 800573a:	e008      	b.n	800574e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	b2db      	uxtb	r3, r3
 8005744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005748:	b2da      	uxtb	r2, r3
 800574a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800574c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005752:	1c5a      	adds	r2, r3, #1
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800575c:	b29b      	uxth	r3, r3
 800575e:	3b01      	subs	r3, #1
 8005760:	b29b      	uxth	r3, r3
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	4619      	mov	r1, r3
 8005766:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005768:	2b00      	cmp	r3, #0
 800576a:	d15d      	bne.n	8005828 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0220 	bic.w	r2, r2, #32
 800577a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800578a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	695a      	ldr	r2, [r3, #20]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f022 0201 	bic.w	r2, r2, #1
 800579a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d135      	bne.n	800581e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	330c      	adds	r3, #12
 80057be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	e853 3f00 	ldrex	r3, [r3]
 80057c6:	613b      	str	r3, [r7, #16]
   return(result);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f023 0310 	bic.w	r3, r3, #16
 80057ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d8:	623a      	str	r2, [r7, #32]
 80057da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057dc:	69f9      	ldr	r1, [r7, #28]
 80057de:	6a3a      	ldr	r2, [r7, #32]
 80057e0:	e841 2300 	strex	r3, r2, [r1]
 80057e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1e5      	bne.n	80057b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0310 	and.w	r3, r3, #16
 80057f6:	2b10      	cmp	r3, #16
 80057f8:	d10a      	bne.n	8005810 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057fa:	2300      	movs	r3, #0
 80057fc:	60fb      	str	r3, [r7, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005814:	4619      	mov	r1, r3
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7ff fe2e 	bl	8005478 <HAL_UARTEx_RxEventCallback>
 800581c:	e002      	b.n	8005824 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7fc fb46 	bl	8001eb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005824:	2300      	movs	r3, #0
 8005826:	e002      	b.n	800582e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005828:	2300      	movs	r3, #0
 800582a:	e000      	b.n	800582e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800582c:	2302      	movs	r3, #2
  }
}
 800582e:	4618      	mov	r0, r3
 8005830:	3730      	adds	r7, #48	@ 0x30
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
	...

08005838 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	689a      	ldr	r2, [r3, #8]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	431a      	orrs	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	4313      	orrs	r3, r2
 8005866:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005872:	f023 030c 	bic.w	r3, r3, #12
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	6812      	ldr	r2, [r2, #0]
 800587a:	68b9      	ldr	r1, [r7, #8]
 800587c:	430b      	orrs	r3, r1
 800587e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	699a      	ldr	r2, [r3, #24]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	430a      	orrs	r2, r1
 8005894:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a2c      	ldr	r2, [pc, #176]	@ (800594c <UART_SetConfig+0x114>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d103      	bne.n	80058a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80058a0:	f7ff f964 	bl	8004b6c <HAL_RCC_GetPCLK2Freq>
 80058a4:	60f8      	str	r0, [r7, #12]
 80058a6:	e002      	b.n	80058ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80058a8:	f7ff f94c 	bl	8004b44 <HAL_RCC_GetPCLK1Freq>
 80058ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	4613      	mov	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	4413      	add	r3, r2
 80058b6:	009a      	lsls	r2, r3, #2
 80058b8:	441a      	add	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c4:	4a22      	ldr	r2, [pc, #136]	@ (8005950 <UART_SetConfig+0x118>)
 80058c6:	fba2 2303 	umull	r2, r3, r2, r3
 80058ca:	095b      	lsrs	r3, r3, #5
 80058cc:	0119      	lsls	r1, r3, #4
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	009a      	lsls	r2, r3, #2
 80058d8:	441a      	add	r2, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80058e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005950 <UART_SetConfig+0x118>)
 80058e6:	fba3 0302 	umull	r0, r3, r3, r2
 80058ea:	095b      	lsrs	r3, r3, #5
 80058ec:	2064      	movs	r0, #100	@ 0x64
 80058ee:	fb00 f303 	mul.w	r3, r0, r3
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	3332      	adds	r3, #50	@ 0x32
 80058f8:	4a15      	ldr	r2, [pc, #84]	@ (8005950 <UART_SetConfig+0x118>)
 80058fa:	fba2 2303 	umull	r2, r3, r2, r3
 80058fe:	095b      	lsrs	r3, r3, #5
 8005900:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005904:	4419      	add	r1, r3
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	4613      	mov	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	009a      	lsls	r2, r3, #2
 8005910:	441a      	add	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	fbb2 f2f3 	udiv	r2, r2, r3
 800591c:	4b0c      	ldr	r3, [pc, #48]	@ (8005950 <UART_SetConfig+0x118>)
 800591e:	fba3 0302 	umull	r0, r3, r3, r2
 8005922:	095b      	lsrs	r3, r3, #5
 8005924:	2064      	movs	r0, #100	@ 0x64
 8005926:	fb00 f303 	mul.w	r3, r0, r3
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	011b      	lsls	r3, r3, #4
 800592e:	3332      	adds	r3, #50	@ 0x32
 8005930:	4a07      	ldr	r2, [pc, #28]	@ (8005950 <UART_SetConfig+0x118>)
 8005932:	fba2 2303 	umull	r2, r3, r2, r3
 8005936:	095b      	lsrs	r3, r3, #5
 8005938:	f003 020f 	and.w	r2, r3, #15
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	440a      	add	r2, r1
 8005942:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005944:	bf00      	nop
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	40013800 	.word	0x40013800
 8005950:	51eb851f 	.word	0x51eb851f

08005954 <memset>:
 8005954:	4603      	mov	r3, r0
 8005956:	4402      	add	r2, r0
 8005958:	4293      	cmp	r3, r2
 800595a:	d100      	bne.n	800595e <memset+0xa>
 800595c:	4770      	bx	lr
 800595e:	f803 1b01 	strb.w	r1, [r3], #1
 8005962:	e7f9      	b.n	8005958 <memset+0x4>

08005964 <__libc_init_array>:
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	2600      	movs	r6, #0
 8005968:	4d0c      	ldr	r5, [pc, #48]	@ (800599c <__libc_init_array+0x38>)
 800596a:	4c0d      	ldr	r4, [pc, #52]	@ (80059a0 <__libc_init_array+0x3c>)
 800596c:	1b64      	subs	r4, r4, r5
 800596e:	10a4      	asrs	r4, r4, #2
 8005970:	42a6      	cmp	r6, r4
 8005972:	d109      	bne.n	8005988 <__libc_init_array+0x24>
 8005974:	f000 f81a 	bl	80059ac <_init>
 8005978:	2600      	movs	r6, #0
 800597a:	4d0a      	ldr	r5, [pc, #40]	@ (80059a4 <__libc_init_array+0x40>)
 800597c:	4c0a      	ldr	r4, [pc, #40]	@ (80059a8 <__libc_init_array+0x44>)
 800597e:	1b64      	subs	r4, r4, r5
 8005980:	10a4      	asrs	r4, r4, #2
 8005982:	42a6      	cmp	r6, r4
 8005984:	d105      	bne.n	8005992 <__libc_init_array+0x2e>
 8005986:	bd70      	pop	{r4, r5, r6, pc}
 8005988:	f855 3b04 	ldr.w	r3, [r5], #4
 800598c:	4798      	blx	r3
 800598e:	3601      	adds	r6, #1
 8005990:	e7ee      	b.n	8005970 <__libc_init_array+0xc>
 8005992:	f855 3b04 	ldr.w	r3, [r5], #4
 8005996:	4798      	blx	r3
 8005998:	3601      	adds	r6, #1
 800599a:	e7f2      	b.n	8005982 <__libc_init_array+0x1e>
 800599c:	08005a00 	.word	0x08005a00
 80059a0:	08005a00 	.word	0x08005a00
 80059a4:	08005a00 	.word	0x08005a00
 80059a8:	08005a04 	.word	0x08005a04

080059ac <_init>:
 80059ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ae:	bf00      	nop
 80059b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059b2:	bc08      	pop	{r3}
 80059b4:	469e      	mov	lr, r3
 80059b6:	4770      	bx	lr

080059b8 <_fini>:
 80059b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ba:	bf00      	nop
 80059bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059be:	bc08      	pop	{r3}
 80059c0:	469e      	mov	lr, r3
 80059c2:	4770      	bx	lr
