#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023b2ad92340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023b2ad924d0 .scope module, "fibo_tb" "fibo_tb" 3 3;
 .timescale -12 -12;
v0000023b2ae028d0_0 .var/2s "add_count", 31 0;
v0000023b2ae03f50_0 .var/2s "addi_count", 31 0;
v0000023b2ae03730_0 .var/2s "and_count", 31 0;
v0000023b2ae021f0_0 .var/2s "beq_count", 31 0;
v0000023b2ae03eb0_0 .var "clk", 0 0;
v0000023b2ae02290_0 .var/2s "current_fib_count", 31 0;
v0000023b2ae039b0_0 .var/2s "cycle_count", 31 0;
v0000023b2ae03b90_0 .net "debug_out", 63 0, L_0000023b2ad76d10;  1 drivers
v0000023b2ae03ff0_0 .var/2s "ld_count", 31 0;
v0000023b2ae02bf0_0 .var/2s "or_count", 31 0;
v0000023b2ae03cd0_0 .var/2s "prev_fib_count", 31 0;
v0000023b2ae03690_0 .var "rst", 0 0;
v0000023b2ae02970_0 .var/2s "sd_count", 31 0;
v0000023b2ae02c90_0 .var/2s "sub_count", 31 0;
v0000023b2ae03050_0 .var "test_finished", 0 0;
v0000023b2ae03550_0 .var/2s "total_instr", 31 0;
S_0000023b2ad2bbf0 .scope begin, "$unm_blk_51" "$unm_blk_51" 3 158, 3 158 0, S_0000023b2ad924d0;
 .timescale -12 -12;
v0000023b2ad70370_0 .var/i "correct_count", 31 0;
v0000023b2ad70a50 .array/i "expected_fib", 9 0, 31 0;
v0000023b2ad714f0_0 .var/i "i", 31 0;
v0000023b2ad70410_0 .var/i "mem_addr", 31 0;
v0000023b2ad70d70_0 .var/i "mem_value", 31 0;
E_0000023b2ad88c40 .event posedge, v0000023b2ad71310_0;
S_0000023b2ad2bd80 .scope module, "cpu" "single_cycle_cpu" 3 10, 4 3 0, S_0000023b2ad924d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
v0000023b2ae01900_0 .net "alu_control", 2 0, v0000023b2ad70050_0;  1 drivers
v0000023b2ae014a0_0 .net "alu_result", 63 0, v0000023b2ad71bd0_0;  1 drivers
v0000023b2ae00be0_0 .net "alu_src", 0 0, v0000023b2ad71d10_0;  1 drivers
v0000023b2ae008c0_0 .net "branch", 0 0, v0000023b2ad71590_0;  1 drivers
v0000023b2ae01b80_0 .net "clk", 0 0, v0000023b2ae03eb0_0;  1 drivers
v0000023b2ae01ae0_0 .net "debug_out", 63 0, L_0000023b2ad76d10;  alias, 1 drivers
v0000023b2ae015e0_0 .net "imm", 63 0, L_0000023b2ae5cf40;  1 drivers
v0000023b2ae00aa0_0 .net "instruction", 31 0, L_0000023b2ae02790;  1 drivers
v0000023b2ae017c0_0 .net "mem_read", 0 0, v0000023b2ad700f0_0;  1 drivers
v0000023b2ae019a0_0 .net "mem_to_reg", 0 0, v0000023b2ad71130_0;  1 drivers
v0000023b2ae01cc0_0 .net "mem_write", 0 0, v0000023b2ad70eb0_0;  1 drivers
v0000023b2ae01ea0_0 .net "pc", 63 0, v0000023b2ae01e00_0;  1 drivers
v0000023b2ae03870_0 .net "rd_addr", 4 0, L_0000023b2ae5d440;  1 drivers
v0000023b2ae02b50_0 .net "read_data_memory", 63 0, L_0000023b2ae5d3a0;  1 drivers
v0000023b2ae02ab0_0 .net "reg_write", 0 0, v0000023b2ad711d0_0;  1 drivers
v0000023b2ae02650_0 .net "rst", 0 0, v0000023b2ae03690_0;  1 drivers
v0000023b2ae02470_0 .net "write_data_memory", 63 0, L_0000023b2ad76760;  1 drivers
v0000023b2ae02150_0 .net "zero", 0 0, L_0000023b2ae5dd00;  1 drivers
L_0000023b2ae02a10 .part v0000023b2ae01e00_0, 0, 32;
L_0000023b2ae5d800 .part L_0000023b2ae02790, 0, 7;
L_0000023b2ae5d9e0 .part L_0000023b2ae02790, 12, 3;
L_0000023b2ae5c720 .part L_0000023b2ae02790, 25, 7;
L_0000023b2ae5d940 .part v0000023b2ad71bd0_0, 0, 32;
S_0000023b2ad26f30 .scope module, "cu_inst" "control_unit" 4 56, 5 2 0, S_0000023b2ad2bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v0000023b2ad70050_0 .var "alu_control", 2 0;
v0000023b2ad71d10_0 .var "alu_src", 0 0;
v0000023b2ad71590_0 .var "branch", 0 0;
v0000023b2ad71630_0 .net "funct3", 2 0, L_0000023b2ae5d9e0;  1 drivers
v0000023b2ad704b0_0 .net "funct7", 6 0, L_0000023b2ae5c720;  1 drivers
v0000023b2ad700f0_0 .var "mem_read", 0 0;
v0000023b2ad71130_0 .var "mem_to_reg", 0 0;
v0000023b2ad70eb0_0 .var "mem_write", 0 0;
v0000023b2ad70550_0 .net "opcode", 6 0, L_0000023b2ae5d800;  1 drivers
v0000023b2ad711d0_0 .var "reg_write", 0 0;
E_0000023b2ad88c00 .event anyedge, v0000023b2ad70550_0, v0000023b2ad71630_0, v0000023b2ad704b0_0;
S_0000023b2ad270c0 .scope module, "data_mem_inst" "data_mem" 4 74, 6 1 0, S_0000023b2ad2bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_0000023b2ad26de0 .param/l "mem_size" 0 6 2, +C4<00000000000000000000000100000000>;
P_0000023b2ad26e18 .param/str "rom_file" 0 6 4, "programs/fibo_data.mem";
P_0000023b2ad26e50 .param/l "rom_size" 0 6 3, +C4<00000000000000000000000000000010>;
L_0000023b2ad76290 .functor BUFZ 32, L_0000023b2ae5d940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023b2ae042c8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000023b2ad70690_0 .net/2u *"_ivl_2", 31 0, L_0000023b2ae042c8;  1 drivers
v0000023b2ad70f50_0 .net *"_ivl_4", 0 0, L_0000023b2ae5d4e0;  1 drivers
v0000023b2ad71270_0 .net *"_ivl_6", 63 0, L_0000023b2ae5c900;  1 drivers
L_0000023b2ae04310 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b2ad70730_0 .net/2u *"_ivl_8", 63 0, L_0000023b2ae04310;  1 drivers
v0000023b2ad719f0_0 .net "addr", 31 0, L_0000023b2ae5d940;  1 drivers
v0000023b2ad71310_0 .net "clk", 0 0, v0000023b2ae03eb0_0;  alias, 1 drivers
v0000023b2ad70af0_0 .var/i "i", 31 0;
v0000023b2ad707d0_0 .net "mem_addr", 31 0, L_0000023b2ad76290;  1 drivers
v0000023b2ad70870 .array "memory_array", 255 0, 63 0;
v0000023b2ad716d0_0 .net "rd_data", 63 0, L_0000023b2ae5d3a0;  alias, 1 drivers
L_0000023b2ae04358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023b2ad71450_0 .net "rd_enable", 0 0, L_0000023b2ae04358;  1 drivers
v0000023b2ad71770_0 .net "rst", 0 0, v0000023b2ae03690_0;  alias, 1 drivers
v0000023b2ad70b90_0 .net "wr_data", 63 0, L_0000023b2ad76760;  alias, 1 drivers
v0000023b2ad71810_0 .net "wr_enable", 0 0, v0000023b2ad70eb0_0;  alias, 1 drivers
L_0000023b2ae5d4e0 .cmp/gt 32, L_0000023b2ae042c8, L_0000023b2ad76290;
L_0000023b2ae5c900 .array/port v0000023b2ad70870, L_0000023b2ad76290;
L_0000023b2ae5d3a0 .functor MUXZ 64, L_0000023b2ae04310, L_0000023b2ae5c900, L_0000023b2ae5d4e0, C4<>;
S_0000023b2ad1bf20 .scope module, "dp_inst" "datapath" 4 85, 7 1 0, S_0000023b2ad2bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 64 "read_data_memory";
    .port_info 4 /INPUT 64 "imm_ext";
    .port_info 5 /INPUT 3 "alu_control";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 1 "alu_src";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 64 "alu_result";
    .port_info 10 /OUTPUT 64 "write_data_memory";
    .port_info 11 /OUTPUT 5 "rd_addr";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 64 "debug_out";
L_0000023b2ad76760 .functor BUFZ 64, L_0000023b2ae5d1c0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000023b2adad0f0_0 .net "alu_b", 63 0, L_0000023b2ae5dda0;  1 drivers
v0000023b2adad050_0 .net "alu_control", 2 0, v0000023b2ad70050_0;  alias, 1 drivers
v0000023b2adac0b0_0 .net "alu_result", 63 0, v0000023b2ad71bd0_0;  alias, 1 drivers
v0000023b2adad230_0 .net "alu_src", 0 0, v0000023b2ad71d10_0;  alias, 1 drivers
v0000023b2adac5b0_0 .net "clk", 0 0, v0000023b2ae03eb0_0;  alias, 1 drivers
v0000023b2adabe30_0 .net "debug_out", 63 0, L_0000023b2ad76d10;  alias, 1 drivers
v0000023b2adad410_0 .net "imm_ext", 63 0, L_0000023b2ae5cf40;  alias, 1 drivers
v0000023b2adac790_0 .net "instruction", 31 0, L_0000023b2ae02790;  alias, 1 drivers
v0000023b2adab570_0 .net "mem_to_reg", 0 0, v0000023b2ad71130_0;  alias, 1 drivers
v0000023b2adaba70_0 .net "rd_addr", 4 0, L_0000023b2ae5d440;  alias, 1 drivers
v0000023b2adacab0_0 .net "read_data_memory", 63 0, L_0000023b2ae5d3a0;  alias, 1 drivers
v0000023b2adab610_0 .net "reg_write", 0 0, v0000023b2ad711d0_0;  alias, 1 drivers
v0000023b2adac830_0 .net "rs1", 4 0, L_0000023b2ae5ce00;  1 drivers
v0000023b2adabed0_0 .net "rs1_data", 63 0, L_0000023b2ae5d120;  1 drivers
v0000023b2adac330_0 .net "rs2", 4 0, L_0000023b2ae5cfe0;  1 drivers
v0000023b2adabf70_0 .net "rs2_data", 63 0, L_0000023b2ae5d1c0;  1 drivers
v0000023b2adab6b0_0 .net "rst", 0 0, v0000023b2ae03690_0;  alias, 1 drivers
v0000023b2adac010_0 .net "wb_data", 63 0, L_0000023b2ae5c180;  1 drivers
v0000023b2adac150_0 .net "write_data_memory", 63 0, L_0000023b2ad76760;  alias, 1 drivers
v0000023b2adac1f0_0 .net "zero", 0 0, L_0000023b2ae5dd00;  alias, 1 drivers
L_0000023b2ae5ce00 .part L_0000023b2ae02790, 15, 5;
L_0000023b2ae5cfe0 .part L_0000023b2ae02790, 20, 5;
L_0000023b2ae5d440 .part L_0000023b2ae02790, 7, 5;
L_0000023b2ae5dda0 .functor MUXZ 64, L_0000023b2ae5d1c0, L_0000023b2ae5cf40, v0000023b2ad71d10_0, C4<>;
L_0000023b2ae5c180 .functor MUXZ 64, v0000023b2ad71bd0_0, L_0000023b2ae5d3a0, v0000023b2ad71130_0, C4<>;
S_0000023b2ad1c0b0 .scope module, "alu_inst" "alu" 7 47, 8 3 0, S_0000023b2ad1bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 64 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000023b2ae04550 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b2ad718b0_0 .net/2u *"_ivl_0", 63 0, L_0000023b2ae04550;  1 drivers
v0000023b2ad71a90_0 .net "a", 63 0, L_0000023b2ae5d120;  alias, 1 drivers
v0000023b2ad71950_0 .net "alu_control", 2 0, v0000023b2ad70050_0;  alias, 1 drivers
v0000023b2ad71b30_0 .net "b", 63 0, L_0000023b2ae5dda0;  alias, 1 drivers
v0000023b2ad71bd0_0 .var "result", 63 0;
v0000023b2ad702d0_0 .net "zero", 0 0, L_0000023b2ae5dd00;  alias, 1 drivers
E_0000023b2ad88f80 .event anyedge, v0000023b2ad70050_0, v0000023b2ad71a90_0, v0000023b2ad71b30_0;
L_0000023b2ae5dd00 .cmp/eq 64, v0000023b2ad71bd0_0, L_0000023b2ae04550;
S_0000023b2ad17290 .scope module, "rf" "reg_file" 7 30, 9 1 0, S_0000023b2ad1bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
v0000023b2adabcf0_31 .array/port v0000023b2adabcf0, 31;
L_0000023b2ad76d10 .functor BUFZ 64, v0000023b2adabcf0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000023b2ae043a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023b2ad642f0_0 .net/2u *"_ivl_0", 4 0, L_0000023b2ae043a0;  1 drivers
L_0000023b2ae04430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b2adac6f0_0 .net *"_ivl_11", 1 0, L_0000023b2ae04430;  1 drivers
L_0000023b2ae04478 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023b2adac510_0 .net/2u *"_ivl_14", 4 0, L_0000023b2ae04478;  1 drivers
v0000023b2adad2d0_0 .net *"_ivl_16", 0 0, L_0000023b2ae5d620;  1 drivers
L_0000023b2ae044c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b2adab890_0 .net/2u *"_ivl_18", 63 0, L_0000023b2ae044c0;  1 drivers
v0000023b2adac650_0 .net *"_ivl_2", 0 0, L_0000023b2ae5d080;  1 drivers
v0000023b2adabb10_0 .net *"_ivl_20", 63 0, L_0000023b2ae5c9a0;  1 drivers
v0000023b2adacbf0_0 .net *"_ivl_22", 6 0, L_0000023b2ae5c360;  1 drivers
L_0000023b2ae04508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b2adab750_0 .net *"_ivl_25", 1 0, L_0000023b2ae04508;  1 drivers
L_0000023b2ae043e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b2adad370_0 .net/2u *"_ivl_4", 63 0, L_0000023b2ae043e8;  1 drivers
v0000023b2adacf10_0 .net *"_ivl_6", 63 0, L_0000023b2ae5da80;  1 drivers
v0000023b2adad190_0 .net *"_ivl_8", 6 0, L_0000023b2ae5c540;  1 drivers
v0000023b2adacc90_0 .net "clk", 0 0, v0000023b2ae03eb0_0;  alias, 1 drivers
v0000023b2adacd30_0 .net "debug_output", 63 0, L_0000023b2ad76d10;  alias, 1 drivers
v0000023b2adacdd0_0 .var/i "i", 31 0;
v0000023b2adabbb0_0 .net "rd_addr1", 4 0, L_0000023b2ae5ce00;  alias, 1 drivers
v0000023b2adabd90_0 .net "rd_addr2", 4 0, L_0000023b2ae5cfe0;  alias, 1 drivers
v0000023b2adace70_0 .net "rd_data1", 63 0, L_0000023b2ae5d120;  alias, 1 drivers
v0000023b2adabc50_0 .net "rd_data2", 63 0, L_0000023b2ae5d1c0;  alias, 1 drivers
v0000023b2adabcf0 .array "registers", 31 0, 63 0;
v0000023b2adab930_0 .net "rst", 0 0, v0000023b2ae03690_0;  alias, 1 drivers
v0000023b2adab7f0_0 .net "wr_addr", 4 0, L_0000023b2ae5d440;  alias, 1 drivers
v0000023b2adacfb0_0 .net "wr_data", 63 0, L_0000023b2ae5c180;  alias, 1 drivers
v0000023b2adab9d0_0 .net "wr_enable", 0 0, v0000023b2ad711d0_0;  alias, 1 drivers
L_0000023b2ae5d080 .cmp/eq 5, L_0000023b2ae5ce00, L_0000023b2ae043a0;
L_0000023b2ae5da80 .array/port v0000023b2adabcf0, L_0000023b2ae5c540;
L_0000023b2ae5c540 .concat [ 5 2 0 0], L_0000023b2ae5ce00, L_0000023b2ae04430;
L_0000023b2ae5d120 .functor MUXZ 64, L_0000023b2ae5da80, L_0000023b2ae043e8, L_0000023b2ae5d080, C4<>;
L_0000023b2ae5d620 .cmp/eq 5, L_0000023b2ae5cfe0, L_0000023b2ae04478;
L_0000023b2ae5c9a0 .array/port v0000023b2adabcf0, L_0000023b2ae5c360;
L_0000023b2ae5c360 .concat [ 5 2 0 0], L_0000023b2ae5cfe0, L_0000023b2ae04508;
L_0000023b2ae5d1c0 .functor MUXZ 64, L_0000023b2ae5c9a0, L_0000023b2ae044c0, L_0000023b2ae5d620, C4<>;
S_0000023b2ad17420 .scope module, "instr_mem_inst" "instr_mem" 4 44, 10 1 0, S_0000023b2ad2bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0000023b2ad57870 .param/str "mem_file" 0 10 3, "programs/fibo_comp.mem";
P_0000023b2ad578a8 .param/l "mem_size" 0 10 2, +C4<00000000000000000000000000010001>;
v0000023b2adac290_0 .net *"_ivl_1", 29 0, L_0000023b2ae026f0;  1 drivers
v0000023b2adac3d0_0 .net *"_ivl_10", 31 0, L_0000023b2ae03e10;  1 drivers
L_0000023b2ae041a8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000023b2adac470_0 .net/2u *"_ivl_12", 31 0, L_0000023b2ae041a8;  1 drivers
L_0000023b2ae04118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b2adac8d0_0 .net *"_ivl_5", 1 0, L_0000023b2ae04118;  1 drivers
L_0000023b2ae04160 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0000023b2adac970_0 .net/2u *"_ivl_6", 31 0, L_0000023b2ae04160;  1 drivers
v0000023b2adaca10_0 .net *"_ivl_8", 0 0, L_0000023b2ae03230;  1 drivers
v0000023b2adacb50_0 .net "address", 31 0, L_0000023b2ae02a10;  1 drivers
v0000023b2ae00140_0 .var/i "i", 31 0;
v0000023b2ae01540_0 .net "instruction", 31 0, L_0000023b2ae02790;  alias, 1 drivers
v0000023b2ae00460 .array "memory_array", 16 0, 31 0;
v0000023b2ae01680_0 .net "word_addr", 31 0, L_0000023b2ae03d70;  1 drivers
L_0000023b2ae026f0 .part L_0000023b2ae02a10, 2, 30;
L_0000023b2ae03d70 .concat [ 30 2 0 0], L_0000023b2ae026f0, L_0000023b2ae04118;
L_0000023b2ae03230 .cmp/gt 32, L_0000023b2ae04160, L_0000023b2ae03d70;
L_0000023b2ae03e10 .array/port v0000023b2ae00460, L_0000023b2ae03d70;
L_0000023b2ae02790 .functor MUXZ 32, L_0000023b2ae041a8, L_0000023b2ae03e10, L_0000023b2ae03230, C4<>;
S_0000023b2ad11b60 .scope module, "pc_inst" "pc_logic" 4 31, 11 1 0, S_0000023b2ad2bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "imm";
    .port_info 5 /OUTPUT 64 "pc";
L_0000023b2ad76140 .functor AND 1, v0000023b2ad71590_0, L_0000023b2ae5dd00, C4<1>, C4<1>;
v0000023b2ae01c20_0 .net "branch", 0 0, v0000023b2ad71590_0;  alias, 1 drivers
v0000023b2ae01f40_0 .net "clk", 0 0, v0000023b2ae03eb0_0;  alias, 1 drivers
v0000023b2ae001e0_0 .net "imm", 63 0, L_0000023b2ae5cf40;  alias, 1 drivers
v0000023b2ae01e00_0 .var "pc", 63 0;
v0000023b2ae01d60_0 .var "pc_next", 63 0;
v0000023b2ae00d20_0 .net "rst", 0 0, v0000023b2ae03690_0;  alias, 1 drivers
v0000023b2ae01400_0 .net "take_branch", 0 0, L_0000023b2ad76140;  1 drivers
v0000023b2ae00280_0 .net "zero", 0 0, L_0000023b2ae5dd00;  alias, 1 drivers
E_0000023b2ad88500 .event posedge, v0000023b2ad71770_0, v0000023b2ad71310_0;
E_0000023b2ad88900 .event anyedge, v0000023b2ae01400_0, v0000023b2ae01e00_0, v0000023b2adad410_0;
S_0000023b2ad11cf0 .scope module, "sign_ext_inst" "sign_extend" 4 50, 12 3 0, S_0000023b2ad2bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v0000023b2ae00dc0_0 .net *"_ivl_1", 0 0, L_0000023b2ae02330;  1 drivers
v0000023b2ae00f00_0 .net *"_ivl_10", 51 0, L_0000023b2ae023d0;  1 drivers
v0000023b2ae00780_0 .net *"_ivl_13", 6 0, L_0000023b2ae025b0;  1 drivers
v0000023b2ae00e60_0 .net *"_ivl_15", 4 0, L_0000023b2ae02830;  1 drivers
v0000023b2ae00fa0_0 .net *"_ivl_19", 0 0, L_0000023b2ae02fb0;  1 drivers
v0000023b2ae01a40_0 .net *"_ivl_2", 51 0, L_0000023b2ae03910;  1 drivers
v0000023b2ae00500_0 .net *"_ivl_20", 50 0, L_0000023b2ae02e70;  1 drivers
v0000023b2ae00960_0 .net *"_ivl_23", 0 0, L_0000023b2ae03c30;  1 drivers
v0000023b2ae005a0_0 .net *"_ivl_25", 0 0, L_0000023b2ae030f0;  1 drivers
v0000023b2ae01040_0 .net *"_ivl_27", 5 0, L_0000023b2ae03190;  1 drivers
v0000023b2ae00b40_0 .net *"_ivl_29", 3 0, L_0000023b2ae03370;  1 drivers
L_0000023b2ae041f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023b2ae00c80_0 .net/2u *"_ivl_30", 0 0, L_0000023b2ae041f0;  1 drivers
v0000023b2ae00a00_0 .net *"_ivl_35", 6 0, L_0000023b2ae034b0;  1 drivers
L_0000023b2ae04238 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023b2ae00640_0 .net/2u *"_ivl_36", 6 0, L_0000023b2ae04238;  1 drivers
v0000023b2ae006e0_0 .net *"_ivl_38", 0 0, L_0000023b2ae03a50;  1 drivers
v0000023b2ae00320_0 .net *"_ivl_41", 6 0, L_0000023b2ae03af0;  1 drivers
L_0000023b2ae04280 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023b2ae010e0_0 .net/2u *"_ivl_42", 6 0, L_0000023b2ae04280;  1 drivers
v0000023b2ae01180_0 .net *"_ivl_44", 0 0, L_0000023b2ae5d6c0;  1 drivers
v0000023b2ae01fe0_0 .net *"_ivl_46", 63 0, L_0000023b2ae5d300;  1 drivers
v0000023b2ae012c0_0 .net *"_ivl_5", 11 0, L_0000023b2ae02f10;  1 drivers
v0000023b2ae01360_0 .net *"_ivl_9", 0 0, L_0000023b2ae02d30;  1 drivers
v0000023b2ae01220_0 .net "imm_b", 63 0, L_0000023b2ae03410;  1 drivers
v0000023b2ae01860_0 .net "imm_i", 63 0, L_0000023b2ae035f0;  1 drivers
v0000023b2ae00820_0 .net "imm_out", 63 0, L_0000023b2ae5cf40;  alias, 1 drivers
v0000023b2ae01720_0 .net "imm_s", 63 0, L_0000023b2ae02dd0;  1 drivers
v0000023b2ae003c0_0 .net "instr", 31 0, L_0000023b2ae02790;  alias, 1 drivers
L_0000023b2ae02330 .part L_0000023b2ae02790, 31, 1;
LS_0000023b2ae03910_0_0 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_4 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_8 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_12 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_16 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_20 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_24 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_28 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_32 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_36 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_40 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_44 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_0_48 .concat [ 1 1 1 1], L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330, L_0000023b2ae02330;
LS_0000023b2ae03910_1_0 .concat [ 4 4 4 4], LS_0000023b2ae03910_0_0, LS_0000023b2ae03910_0_4, LS_0000023b2ae03910_0_8, LS_0000023b2ae03910_0_12;
LS_0000023b2ae03910_1_4 .concat [ 4 4 4 4], LS_0000023b2ae03910_0_16, LS_0000023b2ae03910_0_20, LS_0000023b2ae03910_0_24, LS_0000023b2ae03910_0_28;
LS_0000023b2ae03910_1_8 .concat [ 4 4 4 4], LS_0000023b2ae03910_0_32, LS_0000023b2ae03910_0_36, LS_0000023b2ae03910_0_40, LS_0000023b2ae03910_0_44;
LS_0000023b2ae03910_1_12 .concat [ 4 0 0 0], LS_0000023b2ae03910_0_48;
L_0000023b2ae03910 .concat [ 16 16 16 4], LS_0000023b2ae03910_1_0, LS_0000023b2ae03910_1_4, LS_0000023b2ae03910_1_8, LS_0000023b2ae03910_1_12;
L_0000023b2ae02f10 .part L_0000023b2ae02790, 20, 12;
L_0000023b2ae035f0 .concat [ 12 52 0 0], L_0000023b2ae02f10, L_0000023b2ae03910;
L_0000023b2ae02d30 .part L_0000023b2ae02790, 31, 1;
LS_0000023b2ae023d0_0_0 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_4 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_8 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_12 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_16 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_20 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_24 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_28 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_32 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_36 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_40 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_44 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_0_48 .concat [ 1 1 1 1], L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30, L_0000023b2ae02d30;
LS_0000023b2ae023d0_1_0 .concat [ 4 4 4 4], LS_0000023b2ae023d0_0_0, LS_0000023b2ae023d0_0_4, LS_0000023b2ae023d0_0_8, LS_0000023b2ae023d0_0_12;
LS_0000023b2ae023d0_1_4 .concat [ 4 4 4 4], LS_0000023b2ae023d0_0_16, LS_0000023b2ae023d0_0_20, LS_0000023b2ae023d0_0_24, LS_0000023b2ae023d0_0_28;
LS_0000023b2ae023d0_1_8 .concat [ 4 4 4 4], LS_0000023b2ae023d0_0_32, LS_0000023b2ae023d0_0_36, LS_0000023b2ae023d0_0_40, LS_0000023b2ae023d0_0_44;
LS_0000023b2ae023d0_1_12 .concat [ 4 0 0 0], LS_0000023b2ae023d0_0_48;
L_0000023b2ae023d0 .concat [ 16 16 16 4], LS_0000023b2ae023d0_1_0, LS_0000023b2ae023d0_1_4, LS_0000023b2ae023d0_1_8, LS_0000023b2ae023d0_1_12;
L_0000023b2ae025b0 .part L_0000023b2ae02790, 25, 7;
L_0000023b2ae02830 .part L_0000023b2ae02790, 7, 5;
L_0000023b2ae02dd0 .concat [ 5 7 52 0], L_0000023b2ae02830, L_0000023b2ae025b0, L_0000023b2ae023d0;
L_0000023b2ae02fb0 .part L_0000023b2ae02790, 31, 1;
LS_0000023b2ae02e70_0_0 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_4 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_8 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_12 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_16 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_20 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_24 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_28 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_32 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_36 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_40 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_44 .concat [ 1 1 1 1], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_0_48 .concat [ 1 1 1 0], L_0000023b2ae02fb0, L_0000023b2ae02fb0, L_0000023b2ae02fb0;
LS_0000023b2ae02e70_1_0 .concat [ 4 4 4 4], LS_0000023b2ae02e70_0_0, LS_0000023b2ae02e70_0_4, LS_0000023b2ae02e70_0_8, LS_0000023b2ae02e70_0_12;
LS_0000023b2ae02e70_1_4 .concat [ 4 4 4 4], LS_0000023b2ae02e70_0_16, LS_0000023b2ae02e70_0_20, LS_0000023b2ae02e70_0_24, LS_0000023b2ae02e70_0_28;
LS_0000023b2ae02e70_1_8 .concat [ 4 4 4 4], LS_0000023b2ae02e70_0_32, LS_0000023b2ae02e70_0_36, LS_0000023b2ae02e70_0_40, LS_0000023b2ae02e70_0_44;
LS_0000023b2ae02e70_1_12 .concat [ 3 0 0 0], LS_0000023b2ae02e70_0_48;
L_0000023b2ae02e70 .concat [ 16 16 16 3], LS_0000023b2ae02e70_1_0, LS_0000023b2ae02e70_1_4, LS_0000023b2ae02e70_1_8, LS_0000023b2ae02e70_1_12;
L_0000023b2ae03c30 .part L_0000023b2ae02790, 31, 1;
L_0000023b2ae030f0 .part L_0000023b2ae02790, 7, 1;
L_0000023b2ae03190 .part L_0000023b2ae02790, 25, 6;
L_0000023b2ae03370 .part L_0000023b2ae02790, 8, 4;
LS_0000023b2ae03410_0_0 .concat [ 1 4 6 1], L_0000023b2ae041f0, L_0000023b2ae03370, L_0000023b2ae03190, L_0000023b2ae030f0;
LS_0000023b2ae03410_0_4 .concat [ 1 51 0 0], L_0000023b2ae03c30, L_0000023b2ae02e70;
L_0000023b2ae03410 .concat [ 12 52 0 0], LS_0000023b2ae03410_0_0, LS_0000023b2ae03410_0_4;
L_0000023b2ae034b0 .part L_0000023b2ae02790, 0, 7;
L_0000023b2ae03a50 .cmp/eq 7, L_0000023b2ae034b0, L_0000023b2ae04238;
L_0000023b2ae03af0 .part L_0000023b2ae02790, 0, 7;
L_0000023b2ae5d6c0 .cmp/eq 7, L_0000023b2ae03af0, L_0000023b2ae04280;
L_0000023b2ae5d300 .functor MUXZ 64, L_0000023b2ae035f0, L_0000023b2ae03410, L_0000023b2ae5d6c0, C4<>;
L_0000023b2ae5cf40 .functor MUXZ 64, L_0000023b2ae5d300, L_0000023b2ae02dd0, L_0000023b2ae03a50, C4<>;
S_0000023b2ad33170 .scope function.str, "format_signed" "format_signed" 3 40, 3 40 0, S_0000023b2ad924d0;
 .timescale -12 -12;
; Variable format_signed is string return value of scope S_0000023b2ad33170
v0000023b2ae032d0_0 .var "value", 63 0;
TD_fibo_tb.format_signed ;
    %load/vec4 v0000023b2ae032d0_0;
    %parti/s 1, 63, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000023b2ae032d0_0;
    %inv;
    %addi 1, 0, 64;
    %vpi_func/s 3 43 "$sformatf", "-%0d", S<0,vec4,u64> {1 0 0};
    %ret/str 0; Assign to format_signed
    %disable/flow S_0000023b2ad33170;
    %jmp T_0.1;
T_0.0 ;
    %vpi_func/s 3 45 "$sformatf", "%0d", v0000023b2ae032d0_0 {0 0 0};
    %ret/str 0; Assign to format_signed
    %disable/flow S_0000023b2ad33170;
T_0.1 ;
    %end;
    .scope S_0000023b2ad11b60;
T_1 ;
Ewait_0 .event/or E_0000023b2ad88900, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000023b2ae01400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023b2ae01e00_0;
    %load/vec4 v0000023b2ae001e0_0;
    %add;
    %store/vec4 v0000023b2ae01d60_0, 0, 64;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023b2ae01e00_0;
    %addi 4, 0, 64;
    %store/vec4 v0000023b2ae01d60_0, 0, 64;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023b2ad11b60;
T_2 ;
    %wait E_0000023b2ad88500;
    %load/vec4 v0000023b2ae00d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023b2ae01e00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023b2ae01d60_0;
    %assign/vec4 v0000023b2ae01e00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023b2ad17420;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae00140_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000023b2ae00140_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000023b2ae00140_0;
    %store/vec4a v0000023b2ae00460, 4, 0;
    %load/vec4 v0000023b2ae00140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ae00140_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 10 21 "$display", "Loading instruction memory from %s", P_0000023b2ad57870 {0 0 0};
    %vpi_call/w 10 22 "$readmemh", P_0000023b2ad57870, v0000023b2ae00460 {0 0 0};
    %vpi_call/w 10 25 "$display", "Loaded instructions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae00140_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000023b2ae00140_0;
    %cmpi/s 17, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.4, 5;
    %load/vec4 v0000023b2ae00140_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %ix/getv/s 4, v0000023b2ae00140_0;
    %load/vec4a v0000023b2ae00460, 4;
    %cmpi/ne 19, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %vpi_call/w 10 28 "$display", "  [%0d]: 0x%h", v0000023b2ae00140_0, &A<v0000023b2ae00460, v0000023b2ae00140_0 > {0 0 0};
T_3.5 ;
    %load/vec4 v0000023b2ae00140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ae00140_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .thread T_3;
    .scope S_0000023b2ad26f30;
T_4 ;
Ewait_1 .event/or E_0000023b2ad88c00, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad711d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad700f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad70eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71590_0, 0, 1;
    %load/vec4 v0000023b2ad70550_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0000023b2ad70550_0;
    %cmpi/ne 127, 127, 7;
    %jmp/0xz  T_4.7, 6;
    %vpi_call/w 5 93 "$display", "Warning: Unknown opcode: 0x%h", v0000023b2ad70550_0 {0 0 0};
T_4.7 ;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad711d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad700f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad70eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad71130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad71d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71590_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad711d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad700f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad70eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad71d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71590_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad711d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad700f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad70eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad71d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71590_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000023b2ad71630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0000023b2ad704b0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
T_4.15 ;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad711d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad700f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad70eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71590_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023b2ad70050_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad711d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad700f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad70eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ad71d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ad71590_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023b2ad270c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ad70af0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023b2ad70af0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000023b2ad70af0_0;
    %store/vec4a v0000023b2ad70870, 4, 0;
    %load/vec4 v0000023b2ad70af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ad70af0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 6 30 "$display", "Loading data memory from %s", P_0000023b2ad26e18 {0 0 0};
    %vpi_call/w 6 31 "$readmemh", P_0000023b2ad26e18, v0000023b2ad70870, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 6 34 "$display", "Loaded data memory:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ad70af0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000023b2ad70af0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.3, 5;
    %vpi_call/w 6 36 "$display", "  [%0d]: 0x%h (%0d)", v0000023b2ad70af0_0, &A<v0000023b2ad70870, v0000023b2ad70af0_0 >, &A<v0000023b2ad70870, v0000023b2ad70af0_0 > {0 0 0};
    %load/vec4 v0000023b2ad70af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ad70af0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .thread T_5;
    .scope S_0000023b2ad270c0;
T_6 ;
    %wait E_0000023b2ad88c40;
    %load/vec4 v0000023b2ad71810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000023b2ad707d0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000023b2ad707d0_0;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.3, 5;
    %load/vec4 v0000023b2ad70b90_0;
    %ix/getv 3, v0000023b2ad707d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b2ad70870, 0, 4;
    %jmp T_6.4;
T_6.3 ;
    %vpi_call/w 6 47 "$display", "WARNING: Attempted write to ROM region at address %0d", v0000023b2ad707d0_0 {0 0 0};
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023b2ad17290;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2adacdd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000023b2adacdd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000023b2adacdd0_0;
    %store/vec4a v0000023b2adabcf0, 4, 0;
    %load/vec4 v0000023b2adacdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2adacdd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000023b2ad17290;
T_8 ;
    %wait E_0000023b2ad88c40;
    %load/vec4 v0000023b2adab930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2adacdd0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0000023b2adacdd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000023b2adacdd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b2adabcf0, 0, 4;
    %load/vec4 v0000023b2adacdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2adacdd0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023b2adab9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0000023b2adab7f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000023b2adacfb0_0;
    %load/vec4 v0000023b2adab7f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b2adabcf0, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023b2ad1c0b0;
T_9 ;
Ewait_2 .event/or E_0000023b2ad88f80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000023b2ad71950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0000023b2ad71a90_0;
    %load/vec4 v0000023b2ad71b30_0;
    %add;
    %store/vec4 v0000023b2ad71bd0_0, 0, 64;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000023b2ad71a90_0;
    %load/vec4 v0000023b2ad71b30_0;
    %add;
    %store/vec4 v0000023b2ad71bd0_0, 0, 64;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000023b2ad71a90_0;
    %load/vec4 v0000023b2ad71b30_0;
    %sub;
    %store/vec4 v0000023b2ad71bd0_0, 0, 64;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000023b2ad71a90_0;
    %load/vec4 v0000023b2ad71b30_0;
    %and;
    %store/vec4 v0000023b2ad71bd0_0, 0, 64;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000023b2ad71a90_0;
    %load/vec4 v0000023b2ad71b30_0;
    %or;
    %store/vec4 v0000023b2ad71bd0_0, 0, 64;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023b2ad924d0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae03ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae02970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae028d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae02c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae03730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae02bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae021f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae03f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae03550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae039b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ae03050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae03cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae02290_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0000023b2ad924d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ae03eb0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023b2ae03eb0_0;
    %inv;
    %store/vec4 v0000023b2ae03eb0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000023b2ad924d0;
T_12 ;
    %wait E_0000023b2ad88c40;
    %load/vec4 v0000023b2ae03690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0000023b2ae03050_0;
    %nor/r;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae039b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae039b0_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b2adabcf0, 4;
    %cast2;
    %pad/u 32;
    %store/vec4 v0000023b2ae02290_0, 0, 32;
    %load/vec4 v0000023b2ae00aa0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %vpi_call/w 3 133 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: UNKNOWN", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %jmp T_12.9;
T_12.3 ;
    %vpi_call/w 3 60 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: LD", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %load/vec4 v0000023b2ae015e0_0;
    %parti/s 12, 0, 2;
    %vpi_call/w 3 62 "$display", "  LD x%0d, %0d(x%0d) | x%0d=%0d -> x%0d", &PV<v0000023b2ae00aa0_0, 7, 5>, S<0,vec4,s12>, &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 15, 5>, v0000023b2adabed0_0, &PV<v0000023b2ae00aa0_0, 7, 5> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae03ff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae03ff0_0, 0, 32;
    %jmp T_12.9;
T_12.4 ;
    %vpi_call/w 3 68 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: SD", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %load/vec4 v0000023b2ae015e0_0;
    %parti/s 12, 0, 2;
    %vpi_call/w 3 70 "$display", "  SD x%0d, %0d(x%0d) | Store x%0d=%0d to addr=%0d", &PV<v0000023b2ae00aa0_0, 20, 5>, S<0,vec4,s12>, &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 20, 5>, v0000023b2adabf70_0, v0000023b2ae014a0_0 {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae02970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae02970_0, 0, 32;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0000023b2ae00aa0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000023b2ae00aa0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %vpi_call/w 3 110 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: R-TYPE", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %jmp T_12.15;
T_12.10 ;
    %vpi_call/w 3 78 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: ADD", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "  ADD x%0d, x%0d, x%0d | %0d + %0d = %0d", &PV<v0000023b2ae00aa0_0, 7, 5>, &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 20, 5>, v0000023b2adabed0_0, v0000023b2adabf70_0, v0000023b2ae014a0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae028d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae028d0_0, 0, 32;
    %jmp T_12.15;
T_12.11 ;
    %vpi_call/w 3 86 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: SUB", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %load/vec4 v0000023b2ae014a0_0;
    %store/vec4 v0000023b2ae032d0_0, 0, 64;
    %callf/str TD_fibo_tb.format_signed, S_0000023b2ad33170;
    %vpi_call/w 3 88 "$display", "  SUB x%0d, x%0d, x%0d | %0d - %0d = %s", &PV<v0000023b2ae00aa0_0, 7, 5>, &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 20, 5>, v0000023b2adabed0_0, v0000023b2adabf70_0, S<0,str> {0 0 1};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae02c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae02c90_0, 0, 32;
    %jmp T_12.15;
T_12.12 ;
    %vpi_call/w 3 94 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: AND", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %vpi_call/w 3 96 "$display", "  AND x%0d, x%0d, x%0d | %0d & %0d = %0d", &PV<v0000023b2ae00aa0_0, 7, 5>, &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 20, 5>, v0000023b2adabed0_0, v0000023b2adabf70_0, v0000023b2ae014a0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae03730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae03730_0, 0, 32;
    %jmp T_12.15;
T_12.13 ;
    %vpi_call/w 3 102 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: OR", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %vpi_call/w 3 104 "$display", "  OR x%0d, x%0d, x%0d | %0d | %0d = %0d", &PV<v0000023b2ae00aa0_0, 7, 5>, &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 20, 5>, v0000023b2adabed0_0, v0000023b2adabf70_0, v0000023b2ae014a0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae02bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae02bf0_0, 0, 32;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %jmp T_12.9;
T_12.6 ;
    %vpi_call/w 3 116 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: BEQ", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %load/vec4 v0000023b2ae015e0_0;
    %load/vec4 v0000023b2adabed0_0;
    %store/vec4 v0000023b2ae032d0_0, 0, 64;
    %callf/str TD_fibo_tb.format_signed, S_0000023b2ad33170;
    %load/vec4 v0000023b2ae02150_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 1497715488, 0, 32; draw_string_vec4
    %pushi/vec4 677540449, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852008489, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20047, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %vpi_call/w 3 118 "$display", "  BEQ x%0d, x%0d, %0d | Compare %s == %0d? %s", &PV<v0000023b2ae00aa0_0, 15, 5>, &PV<v0000023b2ae00aa0_0, 20, 5>, S<1,vec4,s64>, S<0,str>, v0000023b2adabf70_0, S<0,vec4,u96> {2 0 1};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae021f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae021f0_0, 0, 32;
    %jmp T_12.9;
T_12.7 ;
    %vpi_call/w 3 125 "$display", "CYCLE %0d | PC: 0x%016h | Instr: 0x%08h | Type: ADDI", v0000023b2ae039b0_0, v0000023b2ae01ea0_0, v0000023b2ae00aa0_0 {0 0 0};
    %load/vec4 v0000023b2ae015e0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0000023b2ae015e0_0;
    %parti/s 12, 0, 2;
    %vpi_call/w 3 127 "$display", "  ADDI x%0d, x%0d, %0d | %0d + %0d = %0d", &PV<v0000023b2ae00aa0_0, 7, 5>, &PV<v0000023b2ae00aa0_0, 15, 5>, S<1,vec4,s12>, v0000023b2adabed0_0, S<0,vec4,s12>, v0000023b2ae014a0_0 {2 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae03f50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae03f50_0, 0, 32;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 139 "$display", "  Registers: x1=%0d x2=%0d x3=%0d x5=%0d x31=%0d", &A<v0000023b2adabcf0, 1>, &A<v0000023b2adabcf0, 2>, &A<v0000023b2adabcf0, 3>, &A<v0000023b2adabcf0, 5>, &A<v0000023b2adabcf0, 31> {0 0 0};
    %vpi_call/w 3 143 "$display", "\000" {0 0 0};
    %load/vec4 v0000023b2ae03cd0_0;
    %load/vec4 v0000023b2ae02290_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_12.20, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0000023b2ae02290_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %vpi_call/w 3 147 "$display", "--- After %0d cycles: computed %0d fib numbers ---", v0000023b2ae039b0_0, v0000023b2ae02290_0 {0 0 0};
    %vpi_call/w 3 149 "$display", "\000" {0 0 0};
    %load/vec4 v0000023b2ae02290_0;
    %store/vec4 v0000023b2ae03cd0_0, 0, 32;
T_12.18 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023b2ae03550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023b2ae03550_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023b2ad924d0;
T_13 ;
    %fork t_1, S_0000023b2ad2bbf0;
    %jmp t_0;
    .scope S_0000023b2ad2bbf0;
t_1 ;
    %vpi_call/w 3 166 "$dumpfile", "fibo_comp.vcd" {0 0 0};
    %vpi_call/w 3 167 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023b2ad924d0 {0 0 0};
    %vpi_call/w 3 169 "$display", "=== RISC-V Fibonacci Comprehensive Test ===" {0 0 0};
    %vpi_call/w 3 170 "$display", "Testing ALL instructions with Fibonacci sequence calculation" {0 0 0};
    %vpi_call/w 3 171 "$display", "=========================================================" {0 0 0};
    %vpi_call/w 3 172 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ae03690_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023b2ad88c40;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2ae03690_0, 0, 1;
    %vpi_call/w 3 179 "$display", "Reset released, starting Fibonacci calculation..." {0 0 0};
    %vpi_call/w 3 180 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ae03cd0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023b2ad88c40;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2ae03050_0, 0, 1;
    %vpi_call/w 3 194 "$display", "=== FINAL RESULTS ===" {0 0 0};
    %vpi_call/w 3 195 "$display", "Debug output (Register 31): %0d", v0000023b2ae03b90_0 {0 0 0};
    %vpi_call/w 3 196 "$display", "Register 1 (Fib n-1): %0d", &A<v0000023b2adabcf0, 1> {0 0 0};
    %vpi_call/w 3 197 "$display", "Register 2 (Fib n):   %0d", &A<v0000023b2adabcf0, 2> {0 0 0};
    %vpi_call/w 3 198 "$display", "Register 3 (Fib n+1): %0d", &A<v0000023b2adabcf0, 3> {0 0 0};
    %vpi_call/w 3 199 "$display", "Register 5 (index):   %0d", &A<v0000023b2adabcf0, 5> {0 0 0};
    %vpi_call/w 3 202 "$display", "\000" {0 0 0};
    %vpi_call/w 3 203 "$display", "=== INSTRUCTION COVERAGE ===" {0 0 0};
    %vpi_call/w 3 204 "$display", "Total instructions: %0d", v0000023b2ae03550_0 {0 0 0};
    %vpi_call/w 3 205 "$display", " LD:   %0d", v0000023b2ae03ff0_0 {0 0 0};
    %vpi_call/w 3 206 "$display", " SD:   %0d", v0000023b2ae02970_0 {0 0 0};
    %vpi_call/w 3 207 "$display", " ADD:  %0d", v0000023b2ae028d0_0 {0 0 0};
    %vpi_call/w 3 208 "$display", " SUB:  %0d", v0000023b2ae02c90_0 {0 0 0};
    %vpi_call/w 3 209 "$display", " AND:  %0d", v0000023b2ae03730_0 {0 0 0};
    %vpi_call/w 3 210 "$display", " OR:   %0d", v0000023b2ae02bf0_0 {0 0 0};
    %vpi_call/w 3 211 "$display", " BEQ:  %0d", v0000023b2ae021f0_0 {0 0 0};
    %vpi_call/w 3 212 "$display", " ADDI: %0d", v0000023b2ae03f50_0 {0 0 0};
    %load/vec4 v0000023b2ae03ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_13.12, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae02970_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_13.11, 14;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae028d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_13.10, 13;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae02c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_13.9, 12;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae03730_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.8, 11;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae02bf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae021f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023b2ae03f50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call/w 3 216 "$display", "\000" {0 0 0};
    %vpi_call/w 3 217 "$display", "SUCCESS: All instruction types executed!" {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 219 "$display", "\000" {0 0 0};
    %vpi_call/w 3 220 "$display", "FAILURE: Not all instruction types executed!" {0 0 0};
T_13.5 ;
    %vpi_call/w 3 224 "$display", "\000" {0 0 0};
    %vpi_call/w 3 225 "$display", "=== FIBONACCI SEQUENCE IN MEMORY ===" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b2ad70a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b2ad70370_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023b2ad714f0_0, 0, 32;
T_13.13 ;
    %load/vec4 v0000023b2ad714f0_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_13.14, 5;
    %load/vec4 v0000023b2ad714f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ad70410_0, 0, 32;
    %ix/getv/s 4, v0000023b2ad70410_0;
    %load/vec4a v0000023b2ad70870, 4;
    %pad/u 32;
    %store/vec4 v0000023b2ad70d70_0, 0, 32;
    %load/vec4 v0000023b2ad70d70_0;
    %ix/getv/s 4, v0000023b2ad714f0_0;
    %load/vec4a v0000023b2ad70a50, 4;
    %cmp/e;
    %jmp/0xz  T_13.15, 4;
    %vpi_call/w 3 244 "$display", " Fib(%0d) = %0d [CORRECT]", v0000023b2ad714f0_0, v0000023b2ad70d70_0 {0 0 0};
    %load/vec4 v0000023b2ad70370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ad70370_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %vpi_call/w 3 247 "$display", " Fib(%0d) = %0d [ERROR - expected %0d]", v0000023b2ad714f0_0, v0000023b2ad70d70_0, &A<v0000023b2ad70a50, v0000023b2ad714f0_0 > {0 0 0};
T_13.16 ;
    %load/vec4 v0000023b2ad714f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b2ad714f0_0, 0, 32;
    %jmp T_13.13;
T_13.14 ;
    %vpi_call/w 3 251 "$display", "\000" {0 0 0};
    %load/vec4 v0000023b2ad70370_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %vpi_call/w 3 253 "$display", "Verification: %0d/9 correct values", v0000023b2ad70370_0 {0 0 0};
    %vpi_call/w 3 254 "$display", "SUCCESS: Fibonacci calculation is CORRECT!" {0 0 0};
    %jmp T_13.18;
T_13.17 ;
    %vpi_call/w 3 256 "$display", "Verification: %0d/9 correct values", v0000023b2ad70370_0 {0 0 0};
    %vpi_call/w 3 257 "$display", "FAILURE: Fibonacci calculation has errors" {0 0 0};
T_13.18 ;
    %vpi_call/w 3 260 "$finish" {0 0 0};
    %end;
    .scope S_0000023b2ad924d0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "testbench/fibo_tb.sv";
    "src/single_cycle_cpu.sv";
    "src/control_unit.sv";
    "src/data_mem.sv";
    "src/data_path.sv";
    "src/alu.sv";
    "src/reg_file.sv";
    "src/instr_mem.sv";
    "src/pc_logic.sv";
    "src/sign_extend.sv";
