# This makefile uses variables and functions to simplify the building process

# Variable for compiler
CC = gcc

# Flags for compiler
CFLAGS = -g -Wall

# Specify source files
SRCS = main.c helper.c

# Specify object files
OBJS = $(SRCS:.c=.o)

# Specify executable name
MAIN = my_program

# Default target
all: $(MAIN)

# Create executable
$(MAIN): $(OBJS)
	$(CC) $(CFLAGS) -o $(MAIN) $(OBJS)

# Compile source files into object files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Clean up object files and executable
clean:
	$(RM) *.o $(MAIN)