// Seed: 1687395760
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input wire id_16,
    input supply1 id_17,
    input wire id_18,
    output uwire id_19
    , id_24,
    input uwire id_20,
    input tri id_21,
    input tri id_22
);
  wire id_25;
  assign id_19 = 1;
  assign id_3  = 1;
  module_0 modCall_1 ();
  assign id_12 = id_5;
  tri0 id_26 = 1;
  final
  `define pp_27 0
endmodule
