<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4096" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4096{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4096{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4096{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4096{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t5_4096{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_4096{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t7_4096{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t8_4096{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_4096{left:69px;bottom:945px;letter-spacing:0.16px;}
#ta_4096{left:150px;bottom:945px;letter-spacing:0.2px;}
#tb_4096{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_4096{left:69px;bottom:903px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_4096{left:69px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4096{left:69px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_4096{left:69px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_4096{left:69px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#th_4096{left:69px;bottom:811px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#ti_4096{left:69px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tj_4096{left:69px;bottom:770px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tk_4096{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_4096{left:69px;bottom:727px;}
#tm_4096{left:95px;bottom:730px;letter-spacing:-0.2px;}
#tn_4096{left:160px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_4096{left:95px;bottom:713px;letter-spacing:-0.13px;}
#tp_4096{left:95px;bottom:689px;}
#tq_4096{left:121px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_4096{left:121px;bottom:662px;}
#ts_4096{left:147px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_4096{left:146px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tu_4096{left:146px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_4096{left:121px;bottom:604px;}
#tw_4096{left:147px;bottom:606px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#tx_4096{left:146px;bottom:590px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ty_4096{left:146px;bottom:573px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tz_4096{left:146px;bottom:556px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t10_4096{left:95px;bottom:532px;}
#t11_4096{left:121px;bottom:532px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t12_4096{left:121px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_4096{left:121px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_4096{left:121px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t15_4096{left:69px;bottom:455px;}
#t16_4096{left:95px;bottom:458px;letter-spacing:-0.21px;}
#t17_4096{left:164px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_4096{left:95px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_4096{left:95px;bottom:419px;letter-spacing:-0.14px;word-spacing:0.84px;}
#t1a_4096{left:95px;bottom:402px;letter-spacing:-0.15px;word-spacing:3.91px;}
#t1b_4096{left:95px;bottom:385px;letter-spacing:-0.15px;word-spacing:0.4px;}
#t1c_4096{left:95px;bottom:368px;letter-spacing:-0.14px;word-spacing:0.19px;}
#t1d_4096{left:95px;bottom:351px;letter-spacing:-0.16px;}
#t1e_4096{left:95px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1f_4096{left:95px;bottom:312px;letter-spacing:-0.18px;word-spacing:0.01px;}
#t1g_4096{left:95px;bottom:287px;}
#t1h_4096{left:121px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_4096{left:95px;bottom:263px;}
#t1j_4096{left:121px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_4096{left:95px;bottom:238px;}
#t1l_4096{left:121px;bottom:238px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t1m_4096{left:95px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.07px;}
#t1n_4096{left:95px;bottom:199px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t1o_4096{left:95px;bottom:174px;}
#t1p_4096{left:121px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1q_4096{left:95px;bottom:150px;}
#t1r_4096{left:121px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_4096{left:95px;bottom:125px;}
#t1t_4096{left:121px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_4096{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4096{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4096{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4096{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4096{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4096{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4096{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4096" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4096Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4096" style="-webkit-user-select: none;"><object width="935" height="1210" data="4096/4096.svg" type="image/svg+xml" id="pdf4096" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4096" class="t s1_4096">30-14 </span><span id="t2_4096" class="t s1_4096">Vol. 3C </span>
<span id="t3_4096" class="t s2_4096">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4096" class="t s3_4096">The priority of an APIC-access VM exit caused by physical access is not defined relative to other events that the </span>
<span id="t5_4096" class="t s3_4096">access may cause. </span>
<span id="t6_4096" class="t s3_4096">It is recommended that software not set the APIC-access address to any of the addresses used by physical memory </span>
<span id="t7_4096" class="t s3_4096">accesses (identified above). For example, it should not set the APIC-access address to the physical address of any </span>
<span id="t8_4096" class="t s3_4096">of the active paging structures if the “enable EPT” VM-execution control is 0. </span>
<span id="t9_4096" class="t s4_4096">30.5 </span><span id="ta_4096" class="t s4_4096">VIRTUALIZING MSR-BASED APIC ACCESSES </span>
<span id="tb_4096" class="t s3_4096">When the local APIC is in x2APIC mode, software accesses the local APIC’s control registers using the MSR inter- </span>
<span id="tc_4096" class="t s3_4096">face. Specifically, software uses the RDMSR and WRMSR instructions, setting ECX (identifying the MSR being </span>
<span id="td_4096" class="t s3_4096">accessed) to values in the range 800H–8FFH (see Section 11.12, “Extended XAPIC (x2APIC)”). This section </span>
<span id="te_4096" class="t s3_4096">describes how these accesses can be virtualized. </span>
<span id="tf_4096" class="t s3_4096">A virtual-machine monitor can virtualize these MSR-based APIC accesses by configuring the MSR bitmaps (see </span>
<span id="tg_4096" class="t s3_4096">Section 25.6.9) to ensure that the accesses cause VM exits (see Section 26.1.3). Alternatively, there are methods </span>
<span id="th_4096" class="t s3_4096">for virtualizing some MSR-based APIC accesses without VM exits. </span>
<span id="ti_4096" class="t s3_4096">Normally, an execution of RDMSR or WRMSR that does not fault or cause a VM exit accesses the MSR indicated in </span>
<span id="tj_4096" class="t s3_4096">ECX. However, such an execution treats some values of ECX in the range 800H–8FFH specially if the “virtualize </span>
<span id="tk_4096" class="t s3_4096">x2APIC mode” VM-execution control is 1. The following items provide details: </span>
<span id="tl_4096" class="t s5_4096">• </span><span id="tm_4096" class="t s6_4096">RDMSR. </span><span id="tn_4096" class="t s3_4096">The instruction’s behavior depends on the setting of the “APIC-register virtualization” VM-execution </span>
<span id="to_4096" class="t s3_4096">control. </span>
<span id="tp_4096" class="t s3_4096">— </span><span id="tq_4096" class="t s3_4096">If the “APIC-register virtualization” VM-execution control is 0, behavior depends upon the value of ECX. </span>
<span id="tr_4096" class="t s7_4096">• </span><span id="ts_4096" class="t s3_4096">If ECX contains 808H (indicating the TPR MSR), the instruction reads the 8 bytes from offset 080H on </span>
<span id="tt_4096" class="t s3_4096">the virtual-APIC page (VTPR and the 4 bytes above it) into EDX:EAX. This occurs even if the local APIC </span>
<span id="tu_4096" class="t s3_4096">is not in x2APIC mode (no general-protection fault occurs because the local APIC is not x2APIC mode). </span>
<span id="tv_4096" class="t s7_4096">• </span><span id="tw_4096" class="t s3_4096">If ECX contains any other value in the range 800H–8FFH, the instruction operates normally. If the local </span>
<span id="tx_4096" class="t s3_4096">APIC is in x2APIC mode and ECX indicates a readable APIC register, EDX and EAX are loaded with the </span>
<span id="ty_4096" class="t s3_4096">value of that register. If the local APIC is not in x2APIC mode or ECX does not indicate a readable APIC </span>
<span id="tz_4096" class="t s3_4096">register, a general-protection fault occurs. </span>
<span id="t10_4096" class="t s3_4096">— </span><span id="t11_4096" class="t s3_4096">If “APIC-register virtualization” is 1 and ECX contains a value in the range 800H–8FFH, the instruction reads </span>
<span id="t12_4096" class="t s3_4096">the 8 bytes from offset X on the virtual-APIC page into EDX:EAX, where X = (ECX &amp; FFH) « 4. This occurs </span>
<span id="t13_4096" class="t s3_4096">even if the local APIC is not in x2APIC mode (no general-protection fault occurs because the local APIC is </span>
<span id="t14_4096" class="t s3_4096">not in x2APIC mode). </span>
<span id="t15_4096" class="t s5_4096">• </span><span id="t16_4096" class="t s6_4096">WRMSR. </span><span id="t17_4096" class="t s3_4096">The instruction’s behavior depends on the value of ECX and the setting of the “virtual-interrupt </span>
<span id="t18_4096" class="t s3_4096">delivery” and “IPI virtualization” VM-execution controls. </span>
<span id="t19_4096" class="t s3_4096">Special processing applies in the following cases: (1) ECX contains 808H (indicating the TPR MSR); (2) ECX </span>
<span id="t1a_4096" class="t s3_4096">contains 80BH (indicating the EOI MSR) and the “virtual-interrupt delivery” VM-execution control is 1; </span>
<span id="t1b_4096" class="t s3_4096">(3) ECX contains 83FH (indicating the self-IPI MSR) and the “virtual-interrupt delivery” VM-execution control </span>
<span id="t1c_4096" class="t s3_4096">is 1; and (4) ECX contains 830H (indicating the ICR MSR) and the “IPI virtualization” VM-execution control is </span>
<span id="t1d_4096" class="t s3_4096">1. </span>
<span id="t1e_4096" class="t s3_4096">If special processing applies, no general-protection exception is produced due to the fact that the local APIC is </span>
<span id="t1f_4096" class="t s3_4096">in xAPIC mode. However, WRMSR does perform the normal reserved-bit checking: </span>
<span id="t1g_4096" class="t s3_4096">— </span><span id="t1h_4096" class="t s3_4096">If ECX contains 808H or 83FH, a general-protection fault occurs if either EDX or EAX[31:8] is non-zero. </span>
<span id="t1i_4096" class="t s3_4096">— </span><span id="t1j_4096" class="t s3_4096">If ECX contains 80BH, a general-protection fault occurs if either EDX or EAX is non-zero. </span>
<span id="t1k_4096" class="t s3_4096">— </span><span id="t1l_4096" class="t s3_4096">If ECX contains 830H, a general-protection fault occurs if any of bits 31:20, 17:16, or 13 of EAX is non-zero. </span>
<span id="t1m_4096" class="t s3_4096">If there is no fault, WRMSR stores EDX:EAX at offset X on the virtual-APIC page, where X = (ECX &amp; FFH) « 4. </span>
<span id="t1n_4096" class="t s3_4096">Following this, the processor performs an operation depending on the value of ECX: </span>
<span id="t1o_4096" class="t s3_4096">— </span><span id="t1p_4096" class="t s3_4096">If ECX contains 808H, the processor performs TPR virtualization (see Section 30.1.2). </span>
<span id="t1q_4096" class="t s3_4096">— </span><span id="t1r_4096" class="t s3_4096">If ECX contains 80BH, the processor performs EOI virtualization (see Section 30.1.4). </span>
<span id="t1s_4096" class="t s3_4096">— </span><span id="t1t_4096" class="t s3_4096">If ECX contains 83FH, the processor then checks the value of EAX[7:4] and proceeds as follows: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
