

================================================================
== Vivado HLS Report for 'copy_output'
================================================================
* Date:           Mon Dec 11 23:06:08 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%score_int_0_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %score_int_0_V_read)" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 11 'read' 'score_int_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln885 = icmp eq i12 %score_int_0_V_read_1, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 12 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %score_int_0_V_read_1, i32 11)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%sub_ln889 = sub i12 0, %score_int_0_V_read_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 14 'sub' 'sub_ln889' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%select_ln888 = select i1 %tmp, i12 %sub_ln889, i12 %score_int_0_V_read_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 15 'select' 'select_ln888' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i12 @llvm.part.select.i12(i12 %select_ln888, i32 11, i32 0) nounwind" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s_13 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 -1, i12 %p_Result_s)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 17 'bitconcatenate' 'p_Result_s_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_s_13, i1 true) nounwind" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 18 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 19 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.55>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 12, %l" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 20 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i12" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 21 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln894 = add nsw i32 -53, %sub_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 22 'add' 'add_ln894' <Predicate = (!icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894, i32 1, i32 31)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_2, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 24 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 25 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 2, %trunc_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 26 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i12" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 27 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i12 -1, %zext_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 28 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%and_ln897_1 = and i12 %select_ln888, %lshr_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 29 'and' 'and_ln897_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i12 %and_ln897_1, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 30 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln897 = and i1 %icmp_ln897, %icmp_ln897_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 31 'and' 'and_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894, i32 31)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 32 'bitselect' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_3, true" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 33 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln899 = add i12 -53, %trunc_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 34 'add' 'add_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i12(i12 %select_ln888, i12 %add_ln899)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 35 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_3, %xor_ln899" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 36 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %and_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 37 'or' 'or_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln885)> <Delay = 0.97>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %add_ln894, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 39 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln907 = zext i12 %select_ln888 to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 40 'zext' 'zext_ln907' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908 = zext i12 %select_ln888 to i32" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 41 'zext' 'zext_ln908' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 42 'add' 'add_ln908' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%lshr_ln908 = lshr i32 %zext_ln908, %add_ln908" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 43 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_2 = zext i32 %lshr_ln908 to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 44 'zext' 'zext_ln908_2' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 45 'sub' 'sub_ln908' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 46 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%shl_ln908 = shl i64 %zext_ln907, %zext_ln908_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 47 'shl' 'shl_ln908' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%select_ln908 = select i1 %icmp_ln908, i64 %zext_ln908_2, i64 %shl_ln908" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 48 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 49 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911 = add i64 %select_ln908, %zext_ln911" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 50 'add' 'add_ln911' <Predicate = (!icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911, i32 1, i32 63)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911, i32 54)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 52 'bitselect' 'tmp_4' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%score_out_offset_rea = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %score_out_offset)" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 53 'read' 'score_out_offset_rea' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i29 %score_out_offset_rea to i64" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 54 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%score_out_addr = getelementptr double* %score_out, i64 %zext_ln19" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 55 'getelementptr' 'score_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %lshr_ln to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 56 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_4, i11 1023, i11 1022" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 57 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 4, %trunc_ln893" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 58 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %select_ln915, %sub_ln915" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 59 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp, i11 %add_ln915)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 61 'partset' 'p_Result_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_1 to double" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 62 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.48ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 63 'select' 'select_ln885' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (8.75ns)   --->   "%score_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.doubleP(double* %score_out_addr, i32 1)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 64 'writereq' 'score_out_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 65 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.doubleP(double* %score_out_addr, double %select_ln885, i8 -1)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 65 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 66 [5/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 66 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 67 [4/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 67 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 68 [3/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 68 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 69 [2/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 69 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %score_out, [6 x i8]* @p_str9296, i32 0, i32 0, [1 x i8]* @p_str9195, i32 0, i32 2, [5 x i8]* @p_str9397, [6 x i8]* @p_str9498, [1 x i8]* @p_str9195, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 71 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [../my-conifer-prj/firmware/my_prj.cpp:23]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.64ns
The critical path consists of the following:
	wire read on port 'score_int_0_V_read' (../my-conifer-prj/firmware/my_prj.cpp:19) [5]  (0 ns)
	'sub' operation ('sub_ln889', ../my-conifer-prj/firmware/my_prj.cpp:21) [11]  (1.55 ns)
	'select' operation ('select_ln888', ../my-conifer-prj/firmware/my_prj.cpp:21) [12]  (0.697 ns)
	'cttz' operation ('l', ../my-conifer-prj/firmware/my_prj.cpp:21) [15]  (3.4 ns)

 <State 2>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln894', ../my-conifer-prj/firmware/my_prj.cpp:21) [16]  (2.55 ns)
	'add' operation ('add_ln894', ../my-conifer-prj/firmware/my_prj.cpp:21) [18]  (2.55 ns)
	'icmp' operation ('icmp_ln897', ../my-conifer-prj/firmware/my_prj.cpp:21) [20]  (2.47 ns)
	'and' operation ('and_ln897', ../my-conifer-prj/firmware/my_prj.cpp:21) [27]  (0 ns)
	'or' operation ('or_ln899', ../my-conifer-prj/firmware/my_prj.cpp:21) [33]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln908', ../my-conifer-prj/firmware/my_prj.cpp:21) [38]  (2.55 ns)
	'lshr' operation ('lshr_ln908', ../my-conifer-prj/firmware/my_prj.cpp:21) [39]  (0 ns)
	'select' operation ('select_ln908', ../my-conifer-prj/firmware/my_prj.cpp:21) [44]  (0 ns)
	'add' operation ('add_ln911', ../my-conifer-prj/firmware/my_prj.cpp:21) [46]  (4.42 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	wire read on port 'score_out_offset' (../my-conifer-prj/firmware/my_prj.cpp:19) [4]  (0 ns)
	'getelementptr' operation ('score_out_addr', ../my-conifer-prj/firmware/my_prj.cpp:19) [7]  (0 ns)
	bus request on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [58]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus write on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [59]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [60]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [60]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [60]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [60]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'score_out' (../my-conifer-prj/firmware/my_prj.cpp:21) [60]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
