# Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)
autoidx 4855
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD 25
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:563.27-563.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:564.28-564.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:565.11-565.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:567.27-567.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:570.30-570.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:568.27-568.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:569.11-569.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:572.27-572.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:573.28-573.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:574.11-574.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:560.11-560.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:561.11-561.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:576.27-576.33"
  wire width 11 input 13 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:579.30-579.34"
  wire width 2 input 16 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:577.27-577.33"
  wire width 18 input 14 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:578.11-578.15"
  wire input 15 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CFG_ENABLE_F 2
  parameter \CFG_ENABLE_H 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:137.27-137.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:138.28-138.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:139.11-139.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:141.27-141.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:144.30-144.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:142.27-142.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:143.11-143.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:146.27-146.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:147.28-147.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:148.11-148.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:132.11-132.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:133.11-133.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:134.11-134.15"
  wire input 13 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:135.11-135.15"
  wire input 14 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:150.27-150.33"
  wire width 11 input 15 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:153.30-153.34"
  wire width 2 input 18 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:151.27-151.33"
  wire width 18 input 16 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:152.11-152.15"
  wire input 17 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:155.27-155.33"
  wire width 11 input 19 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:156.28-156.34"
  wire width 18 output 20 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:157.11-157.15"
  wire input 21 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:159.27-159.33"
  wire width 11 input 22 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:162.30-162.34"
  wire width 2 input 25 \F1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:160.27-160.33"
  wire width 18 input 23 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:161.11-161.15"
  wire input 24 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:164.27-164.33"
  wire width 11 input 26 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:165.28-165.34"
  wire width 18 output 27 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:166.11-166.15"
  wire input 28 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:168.27-168.33"
  wire width 11 input 29 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:171.30-171.34"
  wire width 2 input 32 \H1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:169.27-169.33"
  wire width 18 input 30 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:170.11-170.15"
  wire input 31 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.15-306.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:305.15-305.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.16-307.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:320.15-320.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.20-325.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.15-321.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.15-346.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:341.15-341.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.22-344.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.15-340.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.16-347.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10"
module \I_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.15-360.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.15-380.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:383.15-383.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:384.16-384.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.15-378.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:386.16-386.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.16-388.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:387.16-387.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:381.15-381.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.15-390.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.15-389.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:385.28-385.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:481.1-486.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.15-482.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:483.15-483.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.16-484.17"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-439.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:435.15-435.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.15-436.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.16-437.17"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:403.15-403.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.15-404.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.16-406.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.15-405.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:419.15-419.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.15-420.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.16-422.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.15-421.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:449.1-455.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.15-450.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:451.15-451.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.16-453.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.15-452.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:465.1-471.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.15-466.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:467.15-467.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.16-469.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.15-468.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-502.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:499.15-499.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:500.16-500.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-518.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:515.21-515.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:516.16-516.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.1-534.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.21-531.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:532.16-532.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:544.1-550.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:547.21-547.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:548.16-548.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:560.1-566.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.21-563.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:564.16-564.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:576.1-582.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:579.21-579.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.16-580.17"
  wire output 2 \Y
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:592.1-618.10"
module \MIPI_RX
  parameter \WIDTH 4
  parameter \EN_IDLY "FALSE"
  parameter \DELAY 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:607.15-607.26"
  wire input 10 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:601.15-601.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:609.15-609.22"
  wire input 12 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610.15-610.25"
  wire input 13 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.15-608.23"
  wire input 11 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.22-611.35"
  wire width 6 output 14 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:604.15-604.20"
  wire input 7 \HS_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:613.16-613.28"
  wire output 16 \HS_RXD_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.28-612.38"
  wire width 4 output 15 \HS_RX_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605.15-605.20"
  wire input 8 \LP_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:616.16-616.24"
  wire output 19 \LP_RX_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:615.16-615.24"
  wire output 18 \LP_RX_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:599.15-599.23"
  wire input 3 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:597.15-597.18"
  wire input 1 \RST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.15-598.21"
  wire input 2 \RX_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.15-603.20"
  wire input 6 \RX_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.15-602.20"
  wire input 5 \RX_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:614.16-614.21"
  wire output 17 \RX_OE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.15-606.25"
  wire input 9 \RX_TERM_EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:628.1-655.10"
module \MIPI_TX
  parameter \WIDTH 4
  parameter \EN_ODLY "FALSE"
  parameter \LANE_MODE "Master"
  parameter \DELAY 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.15-652.35"
  wire input 18 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:653.16-653.37"
  wire output 19 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.15-638.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:647.15-647.22"
  wire input 13 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.15-648.25"
  wire input 14 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:646.15-646.23"
  wire input 12 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:641.15-641.20"
  wire input 7 \HS_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:640.15-640.27"
  wire input 6 \HS_TXD_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.27-639.37"
  wire width 4 input 5 \HS_TX_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:644.15-644.20"
  wire input 10 \LP_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.15-636.23"
  wire input 3 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.15-634.18"
  wire input 1 \RST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.15-635.21"
  wire input 2 \RX_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:651.16-651.21"
  wire output 17 \TX_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:650.16-650.21"
  wire output 16 \TX_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:643.15-643.23"
  wire input 9 \TX_LP_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.15-642.23"
  wire input 8 \TX_LP_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:645.15-645.24"
  wire input 11 \TX_ODT_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:649.16-649.21"
  wire output 15 \TX_OE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.1-741.10"
module \O_BUF
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.15-737.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.16-739.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.1-720.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.15-715.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.16-718.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.15-716.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.1-699.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.15-692.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.16-697.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:695.16-695.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:693.15-693.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.1-677.10"
module \O_BUF_DS
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:671.15-671.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:675.16-675.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:673.16-673.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.1-759.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.15-756.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.21-752.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.15-754.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.14-757.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.15-753.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.1-781.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.15-778.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.15-774.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.15-775.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.15-773.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.22-776.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:772.15-772.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.16-779.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.1-795.10"
module \O_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.15-792.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.16-793.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.1-841.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:836.15-836.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:837.16-837.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.15-832.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.27-828.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.25"
  wire input 3 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:833.15-833.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:834.16-834.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:839.15-839.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.15-838.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:835.16-835.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.1-814.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.14-810.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.15-811.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:851.1-869.10"
module \PLL
  parameter \DEV_FAMILY "VIRGO"
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_MULT_FRAC 0
  parameter \PLL_POST_DIV 17
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.16-862.23"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.16-863.28"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.16-864.28"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:865.16-865.28"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:866.16-866.24"
  wire output 7 \FAST_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:867.16-867.20"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.15-859.21"
  wire input 1 \PLL_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.1-893.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.22-881.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:882.21-882.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.15-891.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:883.21-883.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:888.23-888.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:889.16-889.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.15-880.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:890.16-890.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:884.21-884.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:885.21-885.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:886.22-886.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:887.15-887.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:903.1-920.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:905.23-905.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:906.22-906.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:918.15-918.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:907.16-907.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.22-909.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910.22-910.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.15-908.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:904.16-904.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.15-911.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:912.16-912.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:913.22-913.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:914.22-914.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.22-915.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.23-916.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.16-917.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.1-969.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.22-931.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.21-932.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.21-933.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.16-967.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.21-935.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.15-936.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.21-937.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.16-938.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.15-940.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.22-941.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.21-942.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.21-943.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.21-944.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.21-945.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:946.15-946.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.21-947.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:948.16-948.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:949.21-949.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:950.15-950.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:951.22-951.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:952.15-952.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.22-953.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.16-954.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.23-955.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.22-956.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.16-957.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.15-958.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.22-959.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.16-960.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.22-961.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:962.15-962.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:963.16-963.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:964.21-964.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.1-1018.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015.15-1015.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.22-980.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.21-982.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.16-1016.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.21-983.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.21-984.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:985.15-985.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:986.21-986.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:987.16-987.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:988.21-988.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:989.15-989.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.22-990.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:991.21-991.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:992.21-992.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.21-993.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.21-994.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:995.15-995.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:996.21-996.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:997.16-997.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:998.21-998.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.15-999.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1000.22-1000.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1001.15-1001.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1002.22-1002.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.16-1003.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.23-1004.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.22-1005.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.16-1006.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.15-1007.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1008.22-1008.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1009.16-1009.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1010.22-1010.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1011.15-1011.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.16-1012.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1013.21-1013.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1014.15-1014.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1028.1-1034.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.22-1030.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.15-1031.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1029.21-1029.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.15-1032.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.15-1047.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.15-1048.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.23-1046.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.22-1045.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.1-1068.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1066.15-1066.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.15-1061.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.14-1062.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.15-1063.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.14-1064.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1065.14-1065.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.1-1086.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1084.14-1084.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1082.20-1082.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1083.14-1083.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1151.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.22-1120.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.22-1140.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.22-1121.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1141.22-1141.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1118.21-1118.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1138.21-1138.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.21-1119.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1139.21-1139.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.15-1115.21"
  wire input 5 \CLK_A1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1135.15-1135.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.15-1117.21"
  wire input 6 \CLK_B1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1137.15-1137.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1126.21-1126.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1146.21-1146.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.21-1128.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1148.21-1148.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.15-1112.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.15-1132.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.15-1113.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.15-1133.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.20-1127.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1147.20-1147.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.20-1129.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1149.20-1149.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.22-1122.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.22-1142.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.22-1124.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1144.22-1144.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1110.15-1110.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.15-1130.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.15-1111.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.15-1131.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.21-1123.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1143.21-1143.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.21-1125.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1145.21-1145.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.1-1190.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.22-1179.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1180.22-1180.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1177.21-1177.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1178.21-1178.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1174.15-1174.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1176.15-1176.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1185.21-1185.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1187.21-1187.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1171.15-1171.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1172.15-1172.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1186.20-1186.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1188.20-1188.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.22-1181.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1183.22-1183.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.15-1169.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.15-1170.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1182.21-1182.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1184.21-1184.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:998.27-998.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:995.11-995.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:993.11-993.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:999.28-999.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1000.11-1000.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:996.11-996.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1002.27-1002.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:994.11-994.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1003.27-1003.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1004.30-1004.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \dynports 1
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:1.1-87.10"
module \primitive_example_design_7
  parameter \DEPTH 10
  parameter \WIDTH 32
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$3526$auto_3115.co
  wire $abc$3571$auto_3156
  wire $abc$3609$li0_li0
  wire $abc$3609$li1_li1
  wire $abc$3609$li2_li2
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_3115.C[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_3115.C[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_3115.C[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_3115.C[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_3115.C[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_3115.C[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_3115.C[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto_3115.C[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto_3115.C[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto_3115.C[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 19 $auto_3115.C[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_3115.C[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 20 $auto_3115.C[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 21 $auto_3115.C[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 22 $auto_3115.C[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 23 $auto_3115.C[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 24 $auto_3115.C[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 25 $auto_3115.C[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 26 $auto_3115.C[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 27 $auto_3115.C[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 28 $auto_3115.C[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 29 $auto_3115.C[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_3115.C[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 30 $auto_3115.C[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_3115.C[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_3115.C[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_3115.C[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_3115.C[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_3115.C[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_3115.C[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_3115.C[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_3115.S[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_3115.S[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_3115.S[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_3115.S[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_3115.S[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_3115.S[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 15 $auto_3115.S[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 16 $auto_3115.S[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 17 $auto_3115.S[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 18 $auto_3115.S[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 19 $auto_3115.S[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_3115.S[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 20 $auto_3115.S[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 21 $auto_3115.S[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 22 $auto_3115.S[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 23 $auto_3115.S[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 24 $auto_3115.S[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 25 $auto_3115.S[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 26 $auto_3115.S[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 27 $auto_3115.S[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 28 $auto_3115.S[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 29 $auto_3115.S[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_3115.S[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_3115.S[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_3115.S[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_3115.S[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_3115.S[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_3115.S[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_3115.S[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_3115.S[9]
  wire $clk_buf_$ibuf_clk
  wire $delete_wire$4815
  wire $delete_wire$4816
  wire $delete_wire$4817
  wire $delete_wire$4818
  wire $delete_wire$4819
  wire $delete_wire$4820
  wire $delete_wire$4821
  wire $delete_wire$4822
  wire $delete_wire$4823
  wire $delete_wire$4824
  wire $delete_wire$4825
  wire $delete_wire$4826
  wire $delete_wire$4827
  wire $delete_wire$4828
  wire $delete_wire$4829
  wire $delete_wire$4830
  wire $delete_wire$4831
  wire $delete_wire$4832
  wire $delete_wire$4833
  wire $delete_wire$4834
  wire $delete_wire$4835
  wire $delete_wire$4836
  wire $delete_wire$4837
  wire $delete_wire$4838
  wire $delete_wire$4839
  wire $delete_wire$4840
  wire $delete_wire$4841
  wire $delete_wire$4842
  wire $delete_wire$4843
  wire $delete_wire$4844
  wire $delete_wire$4845
  wire $delete_wire$4846
  wire $delete_wire$4847
  wire $delete_wire$4848
  wire $delete_wire$4849
  wire $delete_wire$4850
  wire $delete_wire$4851
  wire $delete_wire$4852
  wire $delete_wire$4853
  wire $delete_wire$4854
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95"
  wire $f2g_in_en_$ibuf_ibuf10_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105"
  wire $f2g_in_en_$ibuf_ibuf11_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115"
  wire $f2g_in_en_$ibuf_ibuf12_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125"
  wire $f2g_in_en_$ibuf_ibuf13_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135"
  wire $f2g_in_en_$ibuf_ibuf14_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22"
  wire $f2g_in_en_$ibuf_ibuf2_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31"
  wire $f2g_in_en_$ibuf_ibuf3_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40"
  wire $f2g_in_en_$ibuf_ibuf4_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49"
  wire $f2g_in_en_$ibuf_ibuf5_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58"
  wire $f2g_in_en_$ibuf_ibuf6_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67"
  wire $f2g_in_en_$ibuf_ibuf7_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76"
  wire $f2g_in_en_$ibuf_ibuf8_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85"
  wire $f2g_in_en_$ibuf_ibuf9_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire $f2g_tx_out_$obuf_data_out[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 10 $f2g_tx_out_$obuf_data_out[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 11 $f2g_tx_out_$obuf_data_out[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 12 $f2g_tx_out_$obuf_data_out[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 13 $f2g_tx_out_$obuf_data_out[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 14 $f2g_tx_out_$obuf_data_out[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 15 $f2g_tx_out_$obuf_data_out[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 16 $f2g_tx_out_$obuf_data_out[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 17 $f2g_tx_out_$obuf_data_out[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 18 $f2g_tx_out_$obuf_data_out[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 19 $f2g_tx_out_$obuf_data_out[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 1 $f2g_tx_out_$obuf_data_out[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 20 $f2g_tx_out_$obuf_data_out[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 21 $f2g_tx_out_$obuf_data_out[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 22 $f2g_tx_out_$obuf_data_out[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 23 $f2g_tx_out_$obuf_data_out[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 24 $f2g_tx_out_$obuf_data_out[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 25 $f2g_tx_out_$obuf_data_out[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 26 $f2g_tx_out_$obuf_data_out[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 27 $f2g_tx_out_$obuf_data_out[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 28 $f2g_tx_out_$obuf_data_out[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 29 $f2g_tx_out_$obuf_data_out[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 2 $f2g_tx_out_$obuf_data_out[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 30 $f2g_tx_out_$obuf_data_out[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 31 $f2g_tx_out_$obuf_data_out[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 3 $f2g_tx_out_$obuf_data_out[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 4 $f2g_tx_out_$obuf_data_out[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 5 $f2g_tx_out_$obuf_data_out[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 6 $f2g_tx_out_$obuf_data_out[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 7 $f2g_tx_out_$obuf_data_out[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 8 $f2g_tx_out_$obuf_data_out[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 9 $f2g_tx_out_$obuf_data_out[9]
  attribute \hdlname "register_inst2 q"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25"
  wire $f2g_tx_out_register_inst2.q
  attribute \hdlname "register_inst3 q"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25"
  wire $f2g_tx_out_register_inst3.q
  wire $fclk_buf_$abc$3571$auto_3156
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire $ibuf_a[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 10 $ibuf_a[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 11 $ibuf_a[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 12 $ibuf_a[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 13 $ibuf_a[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 14 $ibuf_a[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 15 $ibuf_a[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 16 $ibuf_a[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 17 $ibuf_a[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 18 $ibuf_a[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 19 $ibuf_a[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 1 $ibuf_a[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 20 $ibuf_a[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 21 $ibuf_a[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 22 $ibuf_a[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 23 $ibuf_a[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 24 $ibuf_a[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 25 $ibuf_a[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 26 $ibuf_a[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 27 $ibuf_a[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 28 $ibuf_a[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 29 $ibuf_a[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 2 $ibuf_a[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 30 $ibuf_a[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 31 $ibuf_a[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 3 $ibuf_a[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 4 $ibuf_a[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 5 $ibuf_a[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 6 $ibuf_a[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 7 $ibuf_a[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 8 $ibuf_a[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire offset 9 $ibuf_a[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire $ibuf_addr[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 1 $ibuf_addr[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 2 $ibuf_addr[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 3 $ibuf_addr[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 4 $ibuf_addr[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 5 $ibuf_addr[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 6 $ibuf_addr[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 7 $ibuf_addr[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 8 $ibuf_addr[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire offset 9 $ibuf_addr[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire $ibuf_b[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 10 $ibuf_b[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 11 $ibuf_b[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 12 $ibuf_b[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 13 $ibuf_b[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 14 $ibuf_b[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 15 $ibuf_b[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 16 $ibuf_b[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 17 $ibuf_b[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 18 $ibuf_b[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 19 $ibuf_b[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 1 $ibuf_b[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 20 $ibuf_b[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 21 $ibuf_b[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 22 $ibuf_b[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 23 $ibuf_b[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 24 $ibuf_b[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 25 $ibuf_b[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 26 $ibuf_b[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 27 $ibuf_b[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 28 $ibuf_b[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 29 $ibuf_b[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 2 $ibuf_b[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 30 $ibuf_b[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 31 $ibuf_b[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 3 $ibuf_b[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 4 $ibuf_b[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 5 $ibuf_b[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 6 $ibuf_b[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 7 $ibuf_b[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 8 $ibuf_b[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire offset 9 $ibuf_b[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40"
  attribute \unused_bits "0"
  wire $ibuf_clear
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire $ibuf_haddr[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 10 $ibuf_haddr[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 11 $ibuf_haddr[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 12 $ibuf_haddr[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 13 $ibuf_haddr[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 14 $ibuf_haddr[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 15 $ibuf_haddr[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 16 $ibuf_haddr[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 17 $ibuf_haddr[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 18 $ibuf_haddr[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 19 $ibuf_haddr[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 1 $ibuf_haddr[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 20 $ibuf_haddr[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 21 $ibuf_haddr[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 22 $ibuf_haddr[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 23 $ibuf_haddr[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 24 $ibuf_haddr[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 25 $ibuf_haddr[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 26 $ibuf_haddr[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 27 $ibuf_haddr[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 28 $ibuf_haddr[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 29 $ibuf_haddr[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 2 $ibuf_haddr[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 30 $ibuf_haddr[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 31 $ibuf_haddr[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 3 $ibuf_haddr[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 4 $ibuf_haddr[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 5 $ibuf_haddr[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 6 $ibuf_haddr[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 7 $ibuf_haddr[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 8 $ibuf_haddr[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire offset 9 $ibuf_haddr[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13"
  wire $ibuf_hw
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95"
  wire $ibuf_ibuf10_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105"
  wire $ibuf_ibuf11_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115"
  wire $ibuf_ibuf12_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125"
  wire $ibuf_ibuf13_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135"
  wire $ibuf_ibuf14_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22"
  wire $ibuf_ibuf2_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31"
  wire $ibuf_ibuf3_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40"
  wire $ibuf_ibuf4_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49"
  wire $ibuf_ibuf5_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58"
  wire $ibuf_ibuf6_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67"
  wire $ibuf_ibuf7_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76"
  wire $ibuf_ibuf8_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85"
  wire $ibuf_ibuf9_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33"
  wire $ibuf_read_write
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21"
  wire $ibuf_reset
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire $obuf_data_out[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 10 $obuf_data_out[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 11 $obuf_data_out[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 12 $obuf_data_out[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 13 $obuf_data_out[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 14 $obuf_data_out[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 15 $obuf_data_out[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 16 $obuf_data_out[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 17 $obuf_data_out[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 18 $obuf_data_out[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 19 $obuf_data_out[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 1 $obuf_data_out[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 20 $obuf_data_out[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 21 $obuf_data_out[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 22 $obuf_data_out[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 23 $obuf_data_out[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 24 $obuf_data_out[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 25 $obuf_data_out[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 26 $obuf_data_out[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 27 $obuf_data_out[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 28 $obuf_data_out[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 29 $obuf_data_out[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 2 $obuf_data_out[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 30 $obuf_data_out[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 31 $obuf_data_out[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 3 $obuf_data_out[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 4 $obuf_data_out[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 5 $obuf_data_out[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 6 $obuf_data_out[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 7 $obuf_data_out[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 8 $obuf_data_out[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire offset 9 $obuf_data_out[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24"
  wire width 32 input 14 \a
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27"
  wire width 10 input 10 \addr
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26"
  wire width 32 input 15 \b
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:6.17-6.22"
  wire width 3 input 2 \burst
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36"
  wire \burst_ibuf[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36"
  wire offset 1 \burst_ibuf[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36"
  wire offset 2 \burst_ibuf[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire \c[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 10 \c[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 11 \c[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 12 \c[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 13 \c[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 14 \c[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 15 \c[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 16 \c[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 17 \c[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 18 \c[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 19 \c[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 1 \c[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 20 \c[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 21 \c[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 22 \c[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 23 \c[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 24 \c[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 25 \c[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 26 \c[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 27 \c[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 28 \c[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 29 \c[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 2 \c[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 30 \c[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 31 \c[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 3 \c[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 4 \c[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 5 \c[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 6 \c[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 7 \c[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 8 \c[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23"
  wire offset 9 \c[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40"
  wire input 9 \clear
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.11-11.14"
  wire input 6 \clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36"
  wire width 32 output 11 \data_out
  wire \emu_init_new_data_3153[0]
  wire offset 10 \emu_init_new_data_3153[10]
  wire offset 11 \emu_init_new_data_3153[11]
  wire offset 12 \emu_init_new_data_3153[12]
  wire offset 13 \emu_init_new_data_3153[13]
  wire offset 14 \emu_init_new_data_3153[14]
  wire offset 15 \emu_init_new_data_3153[15]
  wire offset 16 \emu_init_new_data_3153[16]
  wire offset 17 \emu_init_new_data_3153[17]
  wire offset 18 \emu_init_new_data_3153[18]
  wire offset 19 \emu_init_new_data_3153[19]
  wire offset 1 \emu_init_new_data_3153[1]
  wire offset 20 \emu_init_new_data_3153[20]
  wire offset 21 \emu_init_new_data_3153[21]
  wire offset 22 \emu_init_new_data_3153[22]
  wire offset 23 \emu_init_new_data_3153[23]
  wire offset 24 \emu_init_new_data_3153[24]
  wire offset 25 \emu_init_new_data_3153[25]
  wire offset 26 \emu_init_new_data_3153[26]
  wire offset 27 \emu_init_new_data_3153[27]
  wire offset 28 \emu_init_new_data_3153[28]
  wire offset 29 \emu_init_new_data_3153[29]
  wire offset 2 \emu_init_new_data_3153[2]
  wire offset 30 \emu_init_new_data_3153[30]
  wire offset 31 \emu_init_new_data_3153[31]
  wire offset 3 \emu_init_new_data_3153[3]
  wire offset 4 \emu_init_new_data_3153[4]
  wire offset 5 \emu_init_new_data_3153[5]
  wire offset 6 \emu_init_new_data_3153[6]
  wire offset 7 \emu_init_new_data_3153[7]
  wire offset 8 \emu_init_new_data_3153[8]
  wire offset 9 \emu_init_new_data_3153[9]
  attribute \init 1'0
  attribute \keep 1
  wire \emu_init_sel_3151
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23"
  wire width 32 input 1 \haddr
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17"
  wire output 12 \hresp
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13"
  wire input 16 \hw
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95"
  wire input 25 \ibuf10_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105"
  wire input 26 \ibuf11_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115"
  wire input 27 \ibuf12_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125"
  wire input 28 \ibuf13_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135"
  wire input 29 \ibuf14_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22"
  wire input 17 \ibuf2_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31"
  wire input 18 \ibuf3_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40"
  wire input 19 \ibuf4_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49"
  wire input 20 \ibuf5_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58"
  wire input 21 \ibuf6_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67"
  wire input 22 \ibuf7_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76"
  wire input 23 \ibuf8_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85"
  wire input 24 \ibuf9_en
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:7.17-7.21"
  wire width 4 input 3 \prot
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25"
  wire \prot_ibuf[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25"
  wire offset 1 \prot_ibuf[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25"
  wire offset 2 \prot_ibuf[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25"
  wire offset 3 \prot_ibuf[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire \ram_data_in[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 10 \ram_data_in[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 11 \ram_data_in[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 12 \ram_data_in[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 13 \ram_data_in[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 14 \ram_data_in[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 15 \ram_data_in[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 16 \ram_data_in[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 17 \ram_data_in[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 18 \ram_data_in[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 19 \ram_data_in[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 1 \ram_data_in[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 20 \ram_data_in[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 21 \ram_data_in[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 22 \ram_data_in[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 23 \ram_data_in[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 24 \ram_data_in[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 25 \ram_data_in[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 26 \ram_data_in[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 27 \ram_data_in[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 28 \ram_data_in[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 29 \ram_data_in[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 2 \ram_data_in[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 30 \ram_data_in[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 31 \ram_data_in[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 3 \ram_data_in[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 4 \ram_data_in[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 5 \ram_data_in[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 6 \ram_data_in[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 7 \ram_data_in[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 8 \ram_data_in[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32"
  wire offset 9 \ram_data_in[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33"
  wire input 8 \read_write
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:15.12-15.17"
  wire output 13 \ready
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:21.10-21.17"
  wire \ready_o
  attribute \hdlname "register_inst1 clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:90.11-90.14"
  wire \register_inst1.clk
  attribute \hdlname "register_inst1 q"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25"
  wire \register_inst1.q
  attribute \hdlname "register_inst2 q"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25"
  wire \register_inst2.q
  attribute \hdlname "register_inst3 q"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25"
  wire \register_inst3.q
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21"
  wire input 7 \reset
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:8.17-8.21"
  wire width 3 input 4 \size
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25"
  wire \size_ibuf[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25"
  wire offset 1 \size_ibuf[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25"
  wire offset 2 \size_ibuf[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:9.17-9.22"
  wire width 3 input 5 \trans
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47"
  wire \trans_ibuf[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47"
  wire offset 1 \trans_ibuf[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47"
  wire offset 2 \trans_ibuf[2]
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$3609$auto_3610
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$3609$li0_li0
    connect \E 1'1
    connect \Q \register_inst1.q
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$3609$auto_3611
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$3609$li1_li1
    connect \E 1'1
    connect \Q \register_inst2.q
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$3609$auto_3612
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$3609$li2_li2
    connect \E 1'1
    connect \Q \register_inst3.q
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71"
  cell \DFFNRE $abc$3656$auto_3657
    connect \C $clk_buf_$ibuf_clk
    connect \D 1'1
    connect \E 1'1
    connect \Q \emu_init_sel_3151
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4523
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[31] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4524
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[30] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4525
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[29] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4526
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[28] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4527
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[27] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4528
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[26] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4529
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[25] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4530
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[24] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4531
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[23] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4532
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[22] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4533
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[21] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4534
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[20] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4535
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[19] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4536
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[18] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4537
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[17] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4538
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[16] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4539
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[15] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4540
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[14] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4541
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[13] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4542
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[12] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4543
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[11] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4544
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[10] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4545
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[9] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4546
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[8] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4547
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[7] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4548
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[6] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4549
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[5] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4550
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[4] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4551
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[3] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4552
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[2] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4553
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[1] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4554
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_3153[0] \emu_init_sel_3151 }
    connect \Y $obuf_data_out[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4555
    parameter \INIT_VALUE 4'0100
    connect \A { \ready_o $ibuf_reset }
    connect \Y $abc$3609$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4556
    parameter \INIT_VALUE 4'0100
    connect \A { \hresp $ibuf_reset }
    connect \Y $abc$3609$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4557
    parameter \INIT_VALUE 4'0100
    connect \A { $ibuf_hw $ibuf_reset }
    connect \Y $abc$3609$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4558
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[29] $ibuf_a[29] }
    connect \Y $auto_3115.S[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4559
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[28] $ibuf_a[28] }
    connect \Y $auto_3115.S[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4560
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[27] $ibuf_a[27] }
    connect \Y $auto_3115.S[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4561
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[26] $ibuf_a[26] }
    connect \Y $auto_3115.S[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4562
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[25] $ibuf_a[25] }
    connect \Y $auto_3115.S[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4563
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[24] $ibuf_a[24] }
    connect \Y $auto_3115.S[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4564
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[23] $ibuf_a[23] }
    connect \Y $auto_3115.S[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4565
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[22] $ibuf_a[22] }
    connect \Y $auto_3115.S[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4566
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[21] $ibuf_a[21] }
    connect \Y $auto_3115.S[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4567
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[20] $ibuf_a[20] }
    connect \Y $auto_3115.S[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4568
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[19] $ibuf_a[19] }
    connect \Y $auto_3115.S[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4569
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[18] $ibuf_a[18] }
    connect \Y $auto_3115.S[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4570
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[17] $ibuf_a[17] }
    connect \Y $auto_3115.S[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4571
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[16] $ibuf_a[16] }
    connect \Y $auto_3115.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4572
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[15] $ibuf_a[15] }
    connect \Y $auto_3115.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4573
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[14] $ibuf_a[14] }
    connect \Y $auto_3115.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4574
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[13] $ibuf_a[13] }
    connect \Y $auto_3115.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4575
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[12] $ibuf_a[12] }
    connect \Y $auto_3115.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4576
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[11] $ibuf_a[11] }
    connect \Y $auto_3115.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4577
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[10] $ibuf_a[10] }
    connect \Y $auto_3115.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4578
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[9] $ibuf_a[9] }
    connect \Y $auto_3115.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4579
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[8] $ibuf_a[8] }
    connect \Y $auto_3115.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4580
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[7] $ibuf_a[7] }
    connect \Y $auto_3115.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4581
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[6] $ibuf_a[6] }
    connect \Y $auto_3115.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4582
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[5] $ibuf_a[5] }
    connect \Y $auto_3115.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4583
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[4] $ibuf_a[4] }
    connect \Y $auto_3115.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4584
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[3] $ibuf_a[3] }
    connect \Y $auto_3115.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4585
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[2] $ibuf_a[2] }
    connect \Y $auto_3115.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4586
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[1] $ibuf_a[1] }
    connect \Y $auto_3115.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$4522$auto_4587
    parameter \INIT_VALUE 4'0110
    connect \A { $ibuf_b[0] $ibuf_a[0] }
    connect \Y $auto_3115.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$4522$auto_4588
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$3526$auto_3115.co $ibuf_b[30] $ibuf_a[30] }
    connect \Y \c[30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$4522$auto_4589
    parameter \INIT_VALUE 32'11101000000101110001011111101000
    connect \A { $ibuf_b[31] $ibuf_a[31] $abc$3526$auto_3115.co $ibuf_b[30] $ibuf_a[30] }
    connect \Y \c[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$4522$auto_4590
    parameter \INIT_VALUE 2'01
    connect \A \register_inst1.clk
    connect \Y $abc$3571$auto_3156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_3115.final_adder
    connect \CIN $auto_3115.C[30]
    connect \G 1'0
    connect \O $abc$3526$auto_3115.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_3115.C[0]
    connect \COUT $auto_3115.C[1]
    connect \G $ibuf_a[0]
    connect \O \c[0]
    connect \P $auto_3115.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_3115.C[10]
    connect \COUT $auto_3115.C[11]
    connect \G $ibuf_a[10]
    connect \O \c[10]
    connect \P $auto_3115.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_3115.C[11]
    connect \COUT $auto_3115.C[12]
    connect \G $ibuf_a[11]
    connect \O \c[11]
    connect \P $auto_3115.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_3115.C[12]
    connect \COUT $auto_3115.C[13]
    connect \G $ibuf_a[12]
    connect \O \c[12]
    connect \P $auto_3115.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_3115.C[13]
    connect \COUT $auto_3115.C[14]
    connect \G $ibuf_a[13]
    connect \O \c[13]
    connect \P $auto_3115.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_3115.C[14]
    connect \COUT $auto_3115.C[15]
    connect \G $ibuf_a[14]
    connect \O \c[14]
    connect \P $auto_3115.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto_3115.C[15]
    connect \COUT $auto_3115.C[16]
    connect \G $ibuf_a[15]
    connect \O \c[15]
    connect \P $auto_3115.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto_3115.C[16]
    connect \COUT $auto_3115.C[17]
    connect \G $ibuf_a[16]
    connect \O \c[16]
    connect \P $auto_3115.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto_3115.C[17]
    connect \COUT $auto_3115.C[18]
    connect \G $ibuf_a[17]
    connect \O \c[17]
    connect \P $auto_3115.S[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto_3115.C[18]
    connect \COUT $auto_3115.C[19]
    connect \G $ibuf_a[18]
    connect \O \c[18]
    connect \P $auto_3115.S[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto_3115.C[19]
    connect \COUT $auto_3115.C[20]
    connect \G $ibuf_a[19]
    connect \O \c[19]
    connect \P $auto_3115.S[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_3115.C[1]
    connect \COUT $auto_3115.C[2]
    connect \G $ibuf_a[1]
    connect \O \c[1]
    connect \P $auto_3115.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto_3115.C[20]
    connect \COUT $auto_3115.C[21]
    connect \G $ibuf_a[20]
    connect \O \c[20]
    connect \P $auto_3115.S[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto_3115.C[21]
    connect \COUT $auto_3115.C[22]
    connect \G $ibuf_a[21]
    connect \O \c[21]
    connect \P $auto_3115.S[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto_3115.C[22]
    connect \COUT $auto_3115.C[23]
    connect \G $ibuf_a[22]
    connect \O \c[22]
    connect \P $auto_3115.S[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto_3115.C[23]
    connect \COUT $auto_3115.C[24]
    connect \G $ibuf_a[23]
    connect \O \c[23]
    connect \P $auto_3115.S[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[24].genblk1.my_adder
    connect \CIN $auto_3115.C[24]
    connect \COUT $auto_3115.C[25]
    connect \G $ibuf_a[24]
    connect \O \c[24]
    connect \P $auto_3115.S[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[25].genblk1.my_adder
    connect \CIN $auto_3115.C[25]
    connect \COUT $auto_3115.C[26]
    connect \G $ibuf_a[25]
    connect \O \c[25]
    connect \P $auto_3115.S[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[26].genblk1.my_adder
    connect \CIN $auto_3115.C[26]
    connect \COUT $auto_3115.C[27]
    connect \G $ibuf_a[26]
    connect \O \c[26]
    connect \P $auto_3115.S[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[27].genblk1.my_adder
    connect \CIN $auto_3115.C[27]
    connect \COUT $auto_3115.C[28]
    connect \G $ibuf_a[27]
    connect \O \c[27]
    connect \P $auto_3115.S[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[28].genblk1.my_adder
    connect \CIN $auto_3115.C[28]
    connect \COUT $auto_3115.C[29]
    connect \G $ibuf_a[28]
    connect \O \c[28]
    connect \P $auto_3115.S[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[29].genblk1.my_adder
    connect \CIN $auto_3115.C[29]
    connect \COUT $auto_3115.C[30]
    connect \G $ibuf_a[29]
    connect \O \c[29]
    connect \P $auto_3115.S[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_3115.C[2]
    connect \COUT $auto_3115.C[3]
    connect \G $ibuf_a[2]
    connect \O \c[2]
    connect \P $auto_3115.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_3115.C[3]
    connect \COUT $auto_3115.C[4]
    connect \G $ibuf_a[3]
    connect \O \c[3]
    connect \P $auto_3115.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_3115.C[4]
    connect \COUT $auto_3115.C[5]
    connect \G $ibuf_a[4]
    connect \O \c[4]
    connect \P $auto_3115.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_3115.C[5]
    connect \COUT $auto_3115.C[6]
    connect \G $ibuf_a[5]
    connect \O \c[5]
    connect \P $auto_3115.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_3115.C[6]
    connect \COUT $auto_3115.C[7]
    connect \G $ibuf_a[6]
    connect \O \c[6]
    connect \P $auto_3115.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_3115.C[7]
    connect \COUT $auto_3115.C[8]
    connect \G $ibuf_a[7]
    connect \O \c[7]
    connect \P $auto_3115.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_3115.C[8]
    connect \COUT $auto_3115.C[9]
    connect \G $ibuf_a[8]
    connect \O \c[8]
    connect \P $auto_3115.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_3115.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_3115.C[9]
    connect \COUT $auto_3115.C[10]
    connect \G $ibuf_a[9]
    connect \O \c[9]
    connect \P $auto_3115.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_3115.intermediate_adder
    connect \COUT $auto_3115.C[0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \keep 1
  cell \FCLK_BUF $clkbuf$primitive_example_design_7.$abc$3571$auto_3156
    connect \I $abc$3571$auto_3156
    connect \O $fclk_buf_$abc$3571$auto_3156
  end
  attribute \keep 1
  cell \CLK_BUF $clkbuf$primitive_example_design_7.$ibuf_clk
    connect \I \register_inst1.clk
    connect \O $clk_buf_$ibuf_clk
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf10_en_1
    connect \I $ibuf_ibuf10_en
    connect \O $f2g_in_en_$ibuf_ibuf10_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf11_en_1
    connect \I $ibuf_ibuf11_en
    connect \O $f2g_in_en_$ibuf_ibuf11_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf12_en_1
    connect \I $ibuf_ibuf12_en
    connect \O $f2g_in_en_$ibuf_ibuf12_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf13_en_1
    connect \I $ibuf_ibuf13_en
    connect \O $f2g_in_en_$ibuf_ibuf13_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf14_en_1
    connect \I $ibuf_ibuf14_en
    connect \O $f2g_in_en_$ibuf_ibuf14_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf2_en_1
    connect \I $ibuf_ibuf2_en
    connect \O $f2g_in_en_$ibuf_ibuf2_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf3_en_1
    connect \I $ibuf_ibuf3_en
    connect \O $f2g_in_en_$ibuf_ibuf3_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf4_en_1
    connect \I $ibuf_ibuf4_en
    connect \O $f2g_in_en_$ibuf_ibuf4_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf5_en_1
    connect \I $ibuf_ibuf5_en
    connect \O $f2g_in_en_$ibuf_ibuf5_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf6_en_1
    connect \I $ibuf_ibuf6_en
    connect \O $f2g_in_en_$ibuf_ibuf6_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf7_en_1
    connect \I $ibuf_ibuf7_en
    connect \O $f2g_in_en_$ibuf_ibuf7_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf8_en_1
    connect \I $ibuf_ibuf8_en
    connect \O $f2g_in_en_$ibuf_ibuf8_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_in_en_$ibuf_ibuf9_en_1
    connect \I $ibuf_ibuf9_en
    connect \O $f2g_in_en_$ibuf_ibuf9_en
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[0]_1
    connect \I $obuf_data_out[0]
    connect \O $f2g_tx_out_$obuf_data_out[0]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[10]_1
    connect \I $obuf_data_out[10]
    connect \O $f2g_tx_out_$obuf_data_out[10]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[11]_1
    connect \I $obuf_data_out[11]
    connect \O $f2g_tx_out_$obuf_data_out[11]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[12]_1
    connect \I $obuf_data_out[12]
    connect \O $f2g_tx_out_$obuf_data_out[12]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[13]_1
    connect \I $obuf_data_out[13]
    connect \O $f2g_tx_out_$obuf_data_out[13]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[14]_1
    connect \I $obuf_data_out[14]
    connect \O $f2g_tx_out_$obuf_data_out[14]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[15]_1
    connect \I $obuf_data_out[15]
    connect \O $f2g_tx_out_$obuf_data_out[15]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[16]_1
    connect \I $obuf_data_out[16]
    connect \O $f2g_tx_out_$obuf_data_out[16]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[17]_1
    connect \I $obuf_data_out[17]
    connect \O $f2g_tx_out_$obuf_data_out[17]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[18]_1
    connect \I $obuf_data_out[18]
    connect \O $f2g_tx_out_$obuf_data_out[18]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[19]_1
    connect \I $obuf_data_out[19]
    connect \O $f2g_tx_out_$obuf_data_out[19]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[1]_1
    connect \I $obuf_data_out[1]
    connect \O $f2g_tx_out_$obuf_data_out[1]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[20]_1
    connect \I $obuf_data_out[20]
    connect \O $f2g_tx_out_$obuf_data_out[20]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[21]_1
    connect \I $obuf_data_out[21]
    connect \O $f2g_tx_out_$obuf_data_out[21]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[22]_1
    connect \I $obuf_data_out[22]
    connect \O $f2g_tx_out_$obuf_data_out[22]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[23]_1
    connect \I $obuf_data_out[23]
    connect \O $f2g_tx_out_$obuf_data_out[23]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[24]_1
    connect \I $obuf_data_out[24]
    connect \O $f2g_tx_out_$obuf_data_out[24]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[25]_1
    connect \I $obuf_data_out[25]
    connect \O $f2g_tx_out_$obuf_data_out[25]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[26]_1
    connect \I $obuf_data_out[26]
    connect \O $f2g_tx_out_$obuf_data_out[26]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[27]_1
    connect \I $obuf_data_out[27]
    connect \O $f2g_tx_out_$obuf_data_out[27]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[28]_1
    connect \I $obuf_data_out[28]
    connect \O $f2g_tx_out_$obuf_data_out[28]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[29]_1
    connect \I $obuf_data_out[29]
    connect \O $f2g_tx_out_$obuf_data_out[29]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[2]_1
    connect \I $obuf_data_out[2]
    connect \O $f2g_tx_out_$obuf_data_out[2]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[30]_1
    connect \I $obuf_data_out[30]
    connect \O $f2g_tx_out_$obuf_data_out[30]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[31]_1
    connect \I $obuf_data_out[31]
    connect \O $f2g_tx_out_$obuf_data_out[31]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[3]_1
    connect \I $obuf_data_out[3]
    connect \O $f2g_tx_out_$obuf_data_out[3]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[4]_1
    connect \I $obuf_data_out[4]
    connect \O $f2g_tx_out_$obuf_data_out[4]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[5]_1
    connect \I $obuf_data_out[5]
    connect \O $f2g_tx_out_$obuf_data_out[5]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[6]_1
    connect \I $obuf_data_out[6]
    connect \O $f2g_tx_out_$obuf_data_out[6]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[7]_1
    connect \I $obuf_data_out[7]
    connect \O $f2g_tx_out_$obuf_data_out[7]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[8]_1
    connect \I $obuf_data_out[8]
    connect \O $f2g_tx_out_$obuf_data_out[8]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_data_out[9]_1
    connect \I $obuf_data_out[9]
    connect \O $f2g_tx_out_$obuf_data_out[9]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_register_inst2.q_1
    connect \I \register_inst2.q
    connect \O $f2g_tx_out_register_inst2.q
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_register_inst3.q_1
    connect \I \register_inst3.q
    connect \O $f2g_tx_out_register_inst3.q
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [0]
    connect \O $ibuf_a[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [1]
    connect \O $ibuf_a[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [10]
    connect \O $ibuf_a[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [11]
    connect \O $ibuf_a[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [12]
    connect \O $ibuf_a[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [13]
    connect \O $ibuf_a[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [14]
    connect \O $ibuf_a[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [15]
    connect \O $ibuf_a[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [16]
    connect \O $ibuf_a[16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [17]
    connect \O $ibuf_a[17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [18]
    connect \O $ibuf_a[18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [19]
    connect \O $ibuf_a[19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [2]
    connect \O $ibuf_a[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [20]
    connect \O $ibuf_a[20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [21]
    connect \O $ibuf_a[21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [22]
    connect \O $ibuf_a[22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [23]
    connect \O $ibuf_a[23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [24]
    connect \O $ibuf_a[24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [25]
    connect \O $ibuf_a[25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [26]
    connect \O $ibuf_a[26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [27]
    connect \O $ibuf_a[27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [28]
    connect \O $ibuf_a[28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [29]
    connect \O $ibuf_a[29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [3]
    connect \O $ibuf_a[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [30]
    connect \O $ibuf_a[30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [31]
    connect \O $ibuf_a[31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [4]
    connect \O $ibuf_a[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [5]
    connect \O $ibuf_a[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [6]
    connect \O $ibuf_a[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [7]
    connect \O $ibuf_a[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [8]
    connect \O $ibuf_a[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_a_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [9]
    connect \O $ibuf_a[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [0]
    connect \O $ibuf_addr[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [1]
    connect \O $ibuf_addr[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [2]
    connect \O $ibuf_addr[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [3]
    connect \O $ibuf_addr[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [4]
    connect \O $ibuf_addr[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [5]
    connect \O $ibuf_addr[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [6]
    connect \O $ibuf_addr[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [7]
    connect \O $ibuf_addr[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [8]
    connect \O $ibuf_addr[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_addr_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \addr [9]
    connect \O $ibuf_addr[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [0]
    connect \O $ibuf_b[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [1]
    connect \O $ibuf_b[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [10]
    connect \O $ibuf_b[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [11]
    connect \O $ibuf_b[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [12]
    connect \O $ibuf_b[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [13]
    connect \O $ibuf_b[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [14]
    connect \O $ibuf_b[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [15]
    connect \O $ibuf_b[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [16]
    connect \O $ibuf_b[16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [17]
    connect \O $ibuf_b[17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [18]
    connect \O $ibuf_b[18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [19]
    connect \O $ibuf_b[19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [2]
    connect \O $ibuf_b[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [20]
    connect \O $ibuf_b[20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [21]
    connect \O $ibuf_b[21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [22]
    connect \O $ibuf_b[22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [23]
    connect \O $ibuf_b[23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [24]
    connect \O $ibuf_b[24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [25]
    connect \O $ibuf_b[25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [26]
    connect \O $ibuf_b[26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [27]
    connect \O $ibuf_b[27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [28]
    connect \O $ibuf_b[28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [29]
    connect \O $ibuf_b[29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [3]
    connect \O $ibuf_b[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [30]
    connect \O $ibuf_b[30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [31]
    connect \O $ibuf_b[31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [4]
    connect \O $ibuf_b[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [5]
    connect \O $ibuf_b[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [6]
    connect \O $ibuf_b[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [7]
    connect \O $ibuf_b[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [8]
    connect \O $ibuf_b[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_b_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \b [9]
    connect \O $ibuf_b[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_clear
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clear
    connect \O $ibuf_clear
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O \register_inst1.clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [0]
    connect \O $ibuf_haddr[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [1]
    connect \O $ibuf_haddr[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [10]
    connect \O $ibuf_haddr[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [11]
    connect \O $ibuf_haddr[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [12]
    connect \O $ibuf_haddr[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [13]
    connect \O $ibuf_haddr[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [14]
    connect \O $ibuf_haddr[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [15]
    connect \O $ibuf_haddr[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [16]
    connect \O $ibuf_haddr[16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [17]
    connect \O $ibuf_haddr[17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [18]
    connect \O $ibuf_haddr[18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [19]
    connect \O $ibuf_haddr[19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [2]
    connect \O $ibuf_haddr[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [20]
    connect \O $ibuf_haddr[20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [21]
    connect \O $ibuf_haddr[21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [22]
    connect \O $ibuf_haddr[22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [23]
    connect \O $ibuf_haddr[23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [24]
    connect \O $ibuf_haddr[24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [25]
    connect \O $ibuf_haddr[25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [26]
    connect \O $ibuf_haddr[26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [27]
    connect \O $ibuf_haddr[27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [28]
    connect \O $ibuf_haddr[28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [29]
    connect \O $ibuf_haddr[29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [3]
    connect \O $ibuf_haddr[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [30]
    connect \O $ibuf_haddr[30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [31]
    connect \O $ibuf_haddr[31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [4]
    connect \O $ibuf_haddr[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [5]
    connect \O $ibuf_haddr[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [6]
    connect \O $ibuf_haddr[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [7]
    connect \O $ibuf_haddr[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [8]
    connect \O $ibuf_haddr[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_haddr_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \haddr [9]
    connect \O $ibuf_haddr[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_hw
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \hw
    connect \O $ibuf_hw
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf10_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf10_en
    connect \O $ibuf_ibuf10_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf11_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf11_en
    connect \O $ibuf_ibuf11_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf12_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf12_en
    connect \O $ibuf_ibuf12_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf13_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf13_en
    connect \O $ibuf_ibuf13_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf14_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf14_en
    connect \O $ibuf_ibuf14_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf2_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf2_en
    connect \O $ibuf_ibuf2_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf3_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf3_en
    connect \O $ibuf_ibuf3_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf4_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf4_en
    connect \O $ibuf_ibuf4_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf5_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf5_en
    connect \O $ibuf_ibuf5_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf6_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf6_en
    connect \O $ibuf_ibuf6_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf7_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf7_en
    connect \O $ibuf_ibuf7_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf8_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf8_en
    connect \O $ibuf_ibuf8_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_ibuf9_en
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ibuf9_en
    connect \O $ibuf_ibuf9_en
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_read_write
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \read_write
    connect \O $ibuf_read_write
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$primitive_example_design_7.$ibuf_reset
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \reset
    connect \O $ibuf_reset
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out
    connect \I $f2g_tx_out_$obuf_data_out[0]
    connect \O \data_out [0]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_1
    connect \I $f2g_tx_out_$obuf_data_out[1]
    connect \O \data_out [1]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_10
    connect \I $f2g_tx_out_$obuf_data_out[10]
    connect \O \data_out [10]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_11
    connect \I $f2g_tx_out_$obuf_data_out[11]
    connect \O \data_out [11]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_12
    connect \I $f2g_tx_out_$obuf_data_out[12]
    connect \O \data_out [12]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_13
    connect \I $f2g_tx_out_$obuf_data_out[13]
    connect \O \data_out [13]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_14
    connect \I $f2g_tx_out_$obuf_data_out[14]
    connect \O \data_out [14]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_15
    connect \I $f2g_tx_out_$obuf_data_out[15]
    connect \O \data_out [15]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_16
    connect \I $f2g_tx_out_$obuf_data_out[16]
    connect \O \data_out [16]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_17
    connect \I $f2g_tx_out_$obuf_data_out[17]
    connect \O \data_out [17]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_18
    connect \I $f2g_tx_out_$obuf_data_out[18]
    connect \O \data_out [18]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_19
    connect \I $f2g_tx_out_$obuf_data_out[19]
    connect \O \data_out [19]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_2
    connect \I $f2g_tx_out_$obuf_data_out[2]
    connect \O \data_out [2]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_20
    connect \I $f2g_tx_out_$obuf_data_out[20]
    connect \O \data_out [20]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_21
    connect \I $f2g_tx_out_$obuf_data_out[21]
    connect \O \data_out [21]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_22
    connect \I $f2g_tx_out_$obuf_data_out[22]
    connect \O \data_out [22]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_23
    connect \I $f2g_tx_out_$obuf_data_out[23]
    connect \O \data_out [23]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_24
    connect \I $f2g_tx_out_$obuf_data_out[24]
    connect \O \data_out [24]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_25
    connect \I $f2g_tx_out_$obuf_data_out[25]
    connect \O \data_out [25]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_26
    connect \I $f2g_tx_out_$obuf_data_out[26]
    connect \O \data_out [26]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_27
    connect \I $f2g_tx_out_$obuf_data_out[27]
    connect \O \data_out [27]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_28
    connect \I $f2g_tx_out_$obuf_data_out[28]
    connect \O \data_out [28]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_29
    connect \I $f2g_tx_out_$obuf_data_out[29]
    connect \O \data_out [29]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_3
    connect \I $f2g_tx_out_$obuf_data_out[3]
    connect \O \data_out [3]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_30
    connect \I $f2g_tx_out_$obuf_data_out[30]
    connect \O \data_out [30]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_31
    connect \I $f2g_tx_out_$obuf_data_out[31]
    connect \O \data_out [31]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_4
    connect \I $f2g_tx_out_$obuf_data_out[4]
    connect \O \data_out [4]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_5
    connect \I $f2g_tx_out_$obuf_data_out[5]
    connect \O \data_out [5]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_6
    connect \I $f2g_tx_out_$obuf_data_out[6]
    connect \O \data_out [6]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_7
    connect \I $f2g_tx_out_$obuf_data_out[7]
    connect \O \data_out [7]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_8
    connect \I $f2g_tx_out_$obuf_data_out[8]
    connect \O \data_out [8]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$primitive_example_design_7.$obuf_data_out_9
    connect \I $f2g_tx_out_$obuf_data_out[9]
    connect \O \data_out [9]
    connect \T 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:50.11-50.66"
  cell \I_BUF \ibuf_inst1
    connect \EN $f2g_in_en_$ibuf_ibuf2_en
    connect \I \size [0]
    connect \O \size_ibuf[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:59.11-59.68"
  cell \I_BUF \ibuf_inst10
    connect \EN $f2g_in_en_$ibuf_ibuf11_en
    connect \I \prot [3]
    connect \O \prot_ibuf[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:60.11-60.70"
  cell \I_BUF \ibuf_inst11
    connect \EN $f2g_in_en_$ibuf_ibuf12_en
    connect \I \trans [0]
    connect \O \trans_ibuf[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:61.11-61.70"
  cell \I_BUF \ibuf_inst12
    connect \EN $f2g_in_en_$ibuf_ibuf13_en
    connect \I \trans [1]
    connect \O \trans_ibuf[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:62.11-62.70"
  cell \I_BUF \ibuf_inst13
    connect \EN $f2g_in_en_$ibuf_ibuf14_en
    connect \I \trans [2]
    connect \O \trans_ibuf[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:51.11-51.66"
  cell \I_BUF \ibuf_inst2
    connect \EN $f2g_in_en_$ibuf_ibuf3_en
    connect \I \size [1]
    connect \O \size_ibuf[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:52.11-52.66"
  cell \I_BUF \ibuf_inst3
    connect \EN $f2g_in_en_$ibuf_ibuf4_en
    connect \I \size [2]
    connect \O \size_ibuf[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:53.11-53.68"
  cell \I_BUF \ibuf_inst4
    connect \EN $f2g_in_en_$ibuf_ibuf5_en
    connect \I \burst [0]
    connect \O \burst_ibuf[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:54.11-54.68"
  cell \I_BUF \ibuf_inst5
    connect \EN $f2g_in_en_$ibuf_ibuf6_en
    connect \I \burst [1]
    connect \O \burst_ibuf[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:55.11-55.68"
  cell \I_BUF \ibuf_inst6
    connect \EN $f2g_in_en_$ibuf_ibuf7_en
    connect \I \burst [2]
    connect \O \burst_ibuf[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:56.11-56.66"
  cell \I_BUF \ibuf_inst7
    connect \EN $f2g_in_en_$ibuf_ibuf8_en
    connect \I \prot [0]
    connect \O \prot_ibuf[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:57.11-57.66"
  cell \I_BUF \ibuf_inst8
    connect \EN $f2g_in_en_$ibuf_ibuf9_en
    connect \I \prot [1]
    connect \O \prot_ibuf[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:58.11-58.67"
  cell \I_BUF \ibuf_inst9
    connect \EN $f2g_in_en_$ibuf_ibuf10_en
    connect \I \prot [2]
    connect \O \prot_ibuf[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:31.25-44.6"
  cell \SOC_FPGA_INTF_AHB_M \inst
    connect \HADDR { $ibuf_haddr[31] $ibuf_haddr[30] $ibuf_haddr[29] $ibuf_haddr[28] $ibuf_haddr[27] $ibuf_haddr[26] $ibuf_haddr[25] $ibuf_haddr[24] $ibuf_haddr[23] $ibuf_haddr[22] $ibuf_haddr[21] $ibuf_haddr[20] $ibuf_haddr[19] $ibuf_haddr[18] $ibuf_haddr[17] $ibuf_haddr[16] $ibuf_haddr[15] $ibuf_haddr[14] $ibuf_haddr[13] $ibuf_haddr[12] $ibuf_haddr[11] $ibuf_haddr[10] $ibuf_haddr[9] $ibuf_haddr[8] $ibuf_haddr[7] $ibuf_haddr[6] $ibuf_haddr[5] $ibuf_haddr[4] $ibuf_haddr[3] $ibuf_haddr[2] $ibuf_haddr[1] $ibuf_haddr[0] }
    connect \HBURST { \burst_ibuf[2] \burst_ibuf[1] \burst_ibuf[0] }
    connect \HCLK \register_inst1.clk
    connect \HPROT { \prot_ibuf[3] \prot_ibuf[2] \prot_ibuf[1] \prot_ibuf[0] }
    connect \HRDATA { \ram_data_in[31] \ram_data_in[30] \ram_data_in[29] \ram_data_in[28] \ram_data_in[27] \ram_data_in[26] \ram_data_in[25] \ram_data_in[24] \ram_data_in[23] \ram_data_in[22] \ram_data_in[21] \ram_data_in[20] \ram_data_in[19] \ram_data_in[18] \ram_data_in[17] \ram_data_in[16] \ram_data_in[15] \ram_data_in[14] \ram_data_in[13] \ram_data_in[12] \ram_data_in[11] \ram_data_in[10] \ram_data_in[9] \ram_data_in[8] \ram_data_in[7] \ram_data_in[6] \ram_data_in[5] \ram_data_in[4] \ram_data_in[3] \ram_data_in[2] \ram_data_in[1] \ram_data_in[0] }
    connect \HREADY \ready_o
    connect \HRESETN_I $ibuf_reset
    connect \HRESP \hresp
    connect \HSIZE { \size_ibuf[2] \size_ibuf[1] \size_ibuf[0] }
    connect \HTRANS { \trans_ibuf[2] \trans_ibuf[1] \trans_ibuf[0] }
    connect \HWDATA { \c[31] \c[30] \c[29] \c[28] \c[27] \c[26] \c[25] \c[24] \c[23] \c[22] \c[21] \c[20] \c[19] \c[18] \c[17] \c[16] \c[15] \c[14] \c[13] \c[12] \c[11] \c[10] \c[9] \c[8] \c[7] \c[6] \c[5] \c[4] \c[3] \c[2] \c[1] \c[0] }
    connect \HWWRITE \register_inst1.q
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:67.11-67.46"
  cell \O_BUFT \o_buf_inst1
    connect \I $f2g_tx_out_register_inst2.q
    connect \O \hresp
    connect \T 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:68.11-68.46"
  cell \O_BUFT \o_buf_inst2
    connect \I $f2g_tx_out_register_inst3.q
    connect \O \ready
    connect \T 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \reg_array.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { $ibuf_addr[9] $ibuf_addr[8] $ibuf_addr[7] $ibuf_addr[6] $ibuf_addr[5] $ibuf_addr[4] $ibuf_addr[3] $ibuf_addr[2] $ibuf_addr[1] $ibuf_addr[0] 5'00000 }
    connect \ADDR_B { $ibuf_addr[9] $ibuf_addr[8] $ibuf_addr[7] $ibuf_addr[6] $ibuf_addr[5] $ibuf_addr[4] $ibuf_addr[3] $ibuf_addr[2] $ibuf_addr[1] $ibuf_addr[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { $ibuf_read_write $ibuf_read_write $ibuf_read_write $ibuf_read_write }
    connect \CLK_A $fclk_buf_$abc$3571$auto_3156
    connect \CLK_B $fclk_buf_$abc$3571$auto_3156
    connect \RDATA_A { \emu_init_new_data_3153[31] \emu_init_new_data_3153[30] \emu_init_new_data_3153[29] \emu_init_new_data_3153[28] \emu_init_new_data_3153[27] \emu_init_new_data_3153[26] \emu_init_new_data_3153[25] \emu_init_new_data_3153[24] \emu_init_new_data_3153[23] \emu_init_new_data_3153[22] \emu_init_new_data_3153[21] \emu_init_new_data_3153[20] \emu_init_new_data_3153[19] \emu_init_new_data_3153[18] \emu_init_new_data_3153[17] \emu_init_new_data_3153[16] \emu_init_new_data_3153[15] \emu_init_new_data_3153[14] \emu_init_new_data_3153[13] \emu_init_new_data_3153[12] \emu_init_new_data_3153[11] \emu_init_new_data_3153[10] \emu_init_new_data_3153[9] \emu_init_new_data_3153[8] \emu_init_new_data_3153[7] \emu_init_new_data_3153[6] \emu_init_new_data_3153[5] \emu_init_new_data_3153[4] \emu_init_new_data_3153[3] \emu_init_new_data_3153[2] \emu_init_new_data_3153[1] \emu_init_new_data_3153[0] }
    connect \RDATA_B { $delete_wire$4846 $delete_wire$4845 $delete_wire$4844 $delete_wire$4843 $delete_wire$4842 $delete_wire$4841 $delete_wire$4840 $delete_wire$4839 $delete_wire$4838 $delete_wire$4837 $delete_wire$4836 $delete_wire$4835 $delete_wire$4834 $delete_wire$4833 $delete_wire$4832 $delete_wire$4831 $delete_wire$4830 $delete_wire$4829 $delete_wire$4828 $delete_wire$4827 $delete_wire$4826 $delete_wire$4825 $delete_wire$4824 $delete_wire$4823 $delete_wire$4822 $delete_wire$4821 $delete_wire$4820 $delete_wire$4819 $delete_wire$4818 $delete_wire$4817 $delete_wire$4816 $delete_wire$4815 }
    connect \REN_A 1'1
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$4850 $delete_wire$4849 $delete_wire$4848 $delete_wire$4847 }
    connect \RPARITY_B { $delete_wire$4854 $delete_wire$4853 $delete_wire$4852 $delete_wire$4851 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \ram_data_in[31] \ram_data_in[30] \ram_data_in[29] \ram_data_in[28] \ram_data_in[27] \ram_data_in[26] \ram_data_in[25] \ram_data_in[24] \ram_data_in[23] \ram_data_in[22] \ram_data_in[21] \ram_data_in[20] \ram_data_in[19] \ram_data_in[18] \ram_data_in[17] \ram_data_in[16] \ram_data_in[15] \ram_data_in[14] \ram_data_in[13] \ram_data_in[12] \ram_data_in[11] \ram_data_in[10] \ram_data_in[9] \ram_data_in[8] \ram_data_in[7] \ram_data_in[6] \ram_data_in[5] \ram_data_in[4] \ram_data_in[3] \ram_data_in[2] \ram_data_in[1] \ram_data_in[0] }
    connect \WEN_A 1'0
    connect \WEN_B $ibuf_read_write
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
