// Seed: 2978564403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_1.id_7 = 0;
  output wire id_4;
  output wire id_3;
  inout supply1 id_2;
  inout tri id_1;
  assign id_2.id_1 = id_1 < 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_3 = 32'd17
) (
    input supply1 _id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wor _id_3
);
  parameter id_5[1  -  id_3 : id_0] = 1;
  logic id_6;
  bit id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always_ff begin : LABEL_0
    id_6 <= -1;
  end
  always if (-1 == -1 + |1) id_7 <= id_8;
endmodule
