

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  Sobel
* Solution: solution1
* Date:     Thu Apr 14 13:47:12 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           Sobel_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.91
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    79931
    * Average-case latency: 79931
    * Worst-case latency:   79931
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           79928
        * Iteration latency: 79928
        + Loop 1.1: 
            * Trip count: 2500
            * Latency:    5000
        + L1: 
            * Trip count: 98
            * Latency:    67424
            + L2: 
                * Trip count: 98
                * Latency:    686
        + Loop 1.3: 
            * Trip count: 2500
            * Latency:    7500


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       0|    426|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|       16|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|    157|      -|
|  5|         Register|        -|      -|     309|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|       16|      0|     309|    583|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        5|      0|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-------------------------------+----+----+---+---+----+
    | ID|                           Name|  P0|  P1| P2| FF| LUT|
    +---+-------------------------------+----+----+---+---+----+
    |  0|             Sob_d0 ( Select ) |   1|   8|  8|  0|   8|
    |  1|   abs9_i_fu_807_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  2|    abs_i_fu_796_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  3|         ap_sig_bdd_46 ( and ) |   1|   1|  -|  0|   2|
    |  4|    edge_val_fu_831_p2 ( xor ) |   8|   2|  -|  0|   8|
    |  5|  exitcond4_fu_918_p2 ( icmp ) |  12|  12|  -|  0|  14|
    |  6|  exitcond5_fu_479_p2 ( icmp ) |   7|   6|  -|  0|   7|
    |  7|  exitcond6_fu_427_p2 ( icmp ) |  12|  12|  -|  0|  14|
    |  8|   exitcond_fu_522_p2 ( icmp ) |   7|   6|  -|  0|   7|
    |  9|           i_1_fu_433_p2 ( + ) |  12|   1|  -|  0|  12|
    | 10|           i_3_fu_924_p2 ( + ) |  12|   1|  -|  0|  12|
    | 11|         index_fu_513_p2 ( + ) |  14|  14|  -|  0|  14|
    | 12|  indvar_next1_fu_485_p2 ( + ) |   7|   1|  -|  0|   7|
    | 13|   indvar_next_fu_528_p2 ( + ) |   7|   1|  -|  0|   7|
    | 14|   neg7_i_cast_fu_802_p2 ( - ) |   1|   8|  -|  0|   8|
    | 15|    neg_i_cast_fu_791_p2 ( - ) |   1|   8|  -|  0|   8|
    | 16|      next_mul_fu_491_p2 ( + ) |  14|   7|  -|  0|  14|
    | 17|          tmp1_fu_507_p2 ( + ) |  14|   7|  -|  0|  14|
    | 18|          tmp2_fu_750_p2 ( + ) |  11|  11|  -|  0|  11|
    | 19|      tmp3_0_1_fu_534_p2 ( + ) |  14|   7|  -|  0|  14|
    | 20|      tmp3_0_2_fu_545_p2 ( + ) |  14|   8|  -|  0|  14|
    | 21|      tmp3_1_2_fu_565_p2 ( + ) |  14|   8|  -|  0|  14|
    | 22|        tmp3_1_fu_555_p2 ( + ) |  14|   1|  -|  0|  14|
    | 23|      tmp3_2_1_fu_666_p2 ( + ) |  14|   7|  -|  0|  14|
    | 24|      tmp3_2_2_fu_676_p2 ( + ) |  14|   8|  -|  0|  14|
    | 25|        tmp3_2_fu_575_p2 ( + ) |  14|   2|  -|  0|  14|
    | 26|          tmp3_fu_755_p2 ( + ) |   9|   9|  -|  0|   9|
    | 27|          tmp8_fu_497_p2 ( + ) |  14|  14|  -|  0|  14|
    | 28|    tmp_12_0_1_fu_606_p2 ( - ) |   1|  10|  -|  0|  10|
    | 29|      tmp_5_fu_819_p2 ( icmp ) |   8|   6|  -|  0|   8|
    | 30|      tmp_6_fu_825_p2 ( icmp ) |   8|   8|  -|  0|   8|
    | 31|        tmp_9_fu_839_p2 ( or ) |   1|   1|  -|  0|   2|
    | 32|         tmp_s_fu_813_p2 ( + ) |   8|   8|  -|  0|   8|
    | 33|    x_weight_1_fu_660_p2 ( - ) |  11|  11|  -|  0|  11|
    | 34|    x_weight_2_fu_700_p2 ( + ) |  11|  11|  -|  0|  11|
    | 35|    x_weight_3_fu_713_p2 ( - ) |  11|  11|  -|  0|  11|
    | 36|    x_weight_4_fu_740_p2 ( + ) |  11|  11|  -|  0|  11|
    | 37|      x_weight_fu_630_p2 ( - ) |   9|   9|  -|  0|   9|
    | 38|    y_weight_1_fu_640_p2 ( - ) |  11|  11|  -|  0|  11|
    | 39|    y_weight_2_fu_765_p2 ( + ) |  11|  11|  -|  0|  11|
    | 40|      y_weight_fu_616_p2 ( - ) |  11|  11|  -|  0|  11|
    +---+-------------------------------+----+----+---+---+----+
    |  -|                          Total| 376| 305| 24|  0| 426|
    +---+-------------------------------+----+----+---+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+-------+-------+-----+------+-------------+---------+---+----+
    | ID|   Name|  Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+-------+-------+-----+------+-------------+---------+---+----+
    |  0|  Sob_U|  10000|    8|     1|        80000|        8|  0|   0|
    |  1|    Y_U|  10000|    8|     1|        80000|        8|  0|   0|
    +---+-------+-------+-----+------+-------------+---------+---+----+
    |  -|  Total|  20000|   16|     2|       160000|       16|  0|   0|
    +---+-------+-------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+-----------------+-----+-----+------+----+
    | ID|             Name| Size| Bits| Count| LUT|
    +---+-----------------+-----+-----+------+----+
    |  0|     Sob_address0|    3|   14|    42|  14|
    |  1|     Sob_address1|    2|   14|    28|  14|
    |  2|       Y_address0|    6|   14|    84|  14|
    |  3|       Y_address1|    6|   14|    84|  14|
    |  4|             Y_d0|    2|    8|    16|   8|
    |  5|             Y_d1|    2|    8|    16|   8|
    |  6|        ap_NS_fsm|   17|    5|    85|  25|
    |  7|      i_2_reg_344|    2|   12|    24|  12|
    |  8|        i_reg_300|    2|   12|    24|  12|
    |  9|  indvar1_reg_311|    2|    7|    14|   7|
    | 10|   indvar_reg_322|    2|    7|    14|   7|
    | 11|  phi_mul_reg_333|    2|   14|    28|  14|
    | 12|          reg_356|    2|    8|    16|   8|
    +---+-----------------+-----+-----+------+----+
    |  -|            Total|   50|  137|   475| 157|
    +---+-----------------+-----+-----+------+----+

    * Register: 
    +---+----------------------------+-----+-------+----+
    | ID|                        Name| Bits| Consts|  FF|
    +---+----------------------------+-----+-------+----+
    |  0|         Sob_addr_1_reg_1123|   14|      0|  14|
    |  1|         Sob_addr_2_reg_1128|   14|      0|  14|
    |  2|         Sob_load_1_reg_1156|    8|      0|   8|
    |  3|           Sob_load_reg_1151|    8|      0|   8|
    |  4|            Y_addr_8_reg_955|   14|      0|  14|
    |  5|            Y_addr_9_reg_960|   14|      0|  14|
    |  6|                   ap_CS_fsm|    5|      0|   5|
    |  7|                 i_1_reg_968|   12|      0|  12|
    |  8|                 i_2_reg_344|   12|      0|  12|
    |  9|                i_3_reg_1146|   12|      0|  12|
    | 10|                   i_reg_300|   12|      0|  12|
    | 11|  index_assign_cast_reg_1012|   32|     18|  14|
    | 12|        indvar1_cast_reg_983|   14|      7|   7|
    | 13|             indvar1_reg_311|    7|      0|   7|
    | 14|        indvar_next1_reg_992|    7|      0|   7|
    | 15|        indvar_next_reg_1020|    7|      0|   7|
    | 16|              indvar_reg_322|    7|      0|   7|
    | 17|            next_mul_reg_997|   14|      0|  14|
    | 18|          p_Result_2_reg_973|    8|      0|   8|
    | 19|          p_Result_3_reg_978|    8|      0|   8|
    | 20|             phi_mul_reg_333|   14|      0|  14|
    | 21|                     reg_356|    8|      0|   8|
    | 22|               tmp8_reg_1002|   14|      0|  14|
    | 23|            tmp_0_1_reg_1035|    8|      0|   8|
    | 24|              tmp_4_reg_1097|    1|      0|   1|
    | 25|              tmp_5_reg_1112|    1|      0|   1|
    | 26|              tmp_6_reg_1118|    1|      0|   1|
    | 27|              tmp_8_reg_1102|    1|      0|   1|
    | 28|              tmp_s_reg_1107|    8|      0|   8|
    | 29|         x_weight_1_reg_1065|   11|      0|  11|
    | 30|         x_weight_2_reg_1080|   11|      0|  11|
    | 31|    x_weight_4_cast_reg_1085|    8|      0|   8|
    | 32|         y_weight_1_reg_1060|   11|      0|  11|
    | 33|    y_weight_4_cast_reg_1091|    8|      0|   8|
    +---+----------------------------+-----+-------+----+
    |  -|                       Total|  334|     25| 309|
    +---+----------------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|   50|  137|   475|
+---+--------------+-----+-----+------+
|  -|         Total|   50|  137|   475|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|    42|
|  2|         FIFO|     -|
|  3|       Memory|     1|
|  4|  Multiplexer|    15|
|  5|     Register|    30|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|    88|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   309|
+---+--------------+------+
|  -|         Total|   309|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|         Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+
|  0|             ap_clk|  Sobel::thread|  return value|     -|           -|         -|   in|    1|
|  1|             ap_rst|              -|             -|     -|           -|         -|   in|    1|
|  2|     fifo_in_0_dout|      fifo_in_0|       pointer|     -|     ap_fifo|         -|   in|   32|
|  3|  fifo_in_0_empty_n|              -|             -|     -|           -|         -|   in|    1|
|  4|     fifo_in_0_read|              -|             -|     -|           -|         -|  out|    1|
|  5|     fifo_out_0_din|     fifo_out_0|       pointer|     -|     ap_fifo|         -|  out|   32|
|  6|  fifo_out_0_full_n|              -|             -|     -|           -|         -|   in|    1|
|  7|   fifo_out_0_write|              -|             -|     -|           -|         -|  out|    1|
+---+-------------------+---------------+--------------+------+------------+----------+-----+-----+

