{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632344100187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632344100187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 03:55:00 2021 " "Processing started: Thu Sep 23 03:55:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632344100187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632344100187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632344100187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632344100642 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testVGA.v(66) " "Verilog HDL Module Instantiation warning at testVGA.v(66): ignored dangling comma in List of Port Connections" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1632344100693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testvga.v 1 1 " "Found 1 design units, including 1 entities, in source file testvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testVGA " "Found entity 1: testVGA" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632344100695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632344100695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632344100698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632344100698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/altera/13.0sp1/testVGA/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632344100701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632344100701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lookup_Alphabet.v(21) " "Verilog HDL information at Lookup_Alphabet.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1632344100704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet " "Found entity 1: Lookup_Alphabet" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632344100705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632344100705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "output_files/memory.v" "" { Text "C:/altera/13.0sp1/testVGA/output_files/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632344100707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632344100707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testVGA " "Elaborating entity \"testVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632344100749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red testVGA.v(29) " "Verilog HDL or VHDL warning at testVGA.v(29): object \"red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100751 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green testVGA.v(30) " "Verilog HDL or VHDL warning at testVGA.v(30): object \"green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100751 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue testVGA.v(31) " "Verilog HDL or VHDL warning at testVGA.v(31): object \"blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100751 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countPosition testVGA.v(33) " "Verilog HDL or VHDL warning at testVGA.v(33): object \"countPosition\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100751 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_red testVGA.v(43) " "Verilog HDL or VHDL warning at testVGA.v(43): object \"c_red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100751 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_blue testVGA.v(44) " "Verilog HDL or VHDL warning at testVGA.v(44): object \"c_blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100751 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_green testVGA.v(45) " "Verilog HDL or VHDL warning at testVGA.v(45): object \"c_green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632344100752 "|testVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "testVGA.v" "hvsync" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632344100754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(38) " "Verilog HDL assignment warning at hvsync_generator.v(38): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101043 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(47) " "Verilog HDL assignment warning at hvsync_generator.v(47): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101043 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(130) " "Verilog HDL assignment warning at hvsync_generator.v(130): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101044 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(139) " "Verilog HDL assignment warning at hvsync_generator.v(139): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101044 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 hvsync_generator.v(156) " "Verilog HDL assignment warning at hvsync_generator.v(156): truncated value with size 32 to match size of target (7)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101045 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 hvsync_generator.v(157) " "Verilog HDL assignment warning at hvsync_generator.v(157): truncated value with size 32 to match size of target (7)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101045 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hvsync_generator.v(164) " "Verilog HDL assignment warning at hvsync_generator.v(164): truncated value with size 32 to match size of target (1)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344101045 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[15\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[15\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109561 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[479..16\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[479..16\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[14\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[14\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[13\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[13\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[12\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[12\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[11\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[11\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[10\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[10\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[9\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[9\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[8\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[8\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[7\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[7\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109562 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[6\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[6\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[5\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[5\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[4\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[4\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[3\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[3\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[2\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[2\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[1\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[1\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "framebuffer\[0\]\[639..2\] 0 hvsync_generator.v(147) " "Net \"framebuffer\[0\]\[639..2\]\" at hvsync_generator.v(147) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[79\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[79\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[78\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[78\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[77\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[77\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[76\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[76\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109563 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[75\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[75\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[74\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[74\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[73\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[73\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[72\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[72\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[71\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[71\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[70\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[70\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[69\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[69\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[68\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[68\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[67\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[67\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[66\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[66\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[65\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[65\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[64\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[64\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[63\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[63\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[62\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[62\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[61\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[61\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109564 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[60\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[60\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[59\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[59\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[58\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[58\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[57\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[57\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[56\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[56\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[55\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[55\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[54\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[54\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[53\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[53\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[52\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[52\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[51\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[51\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[50\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[50\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[49\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[49\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[48\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[48\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109565 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[47\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[47\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[46\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[46\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[45\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[45\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[44\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[44\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[43\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[43\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[42\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[42\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[41\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[41\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[40\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[40\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[39\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[39\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[38\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[38\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[37\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[37\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[36\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[36\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[35\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[35\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109566 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[34\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[34\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[33\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[33\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[32\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[32\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[31\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[31\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[30\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[30\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[29\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[29\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[28\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[28\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[27\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[27\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[26\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[26\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[25\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[25\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[24\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[24\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[23\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[23\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[22\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[22\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[21\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[21\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[20\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[20\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109567 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[19\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[19\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[18\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[18\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[17\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[17\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[16\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[16\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[15\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[15\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[14\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[14\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[13\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[13\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[12\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[12\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[11\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[11\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[10\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[10\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[9\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[9\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[8\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[8\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[7\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[7\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[6\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[6\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109568 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[5\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[5\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[4\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[4\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[3\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[3\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "redbuffer\[2\]\[0\] 0 hvsync_generator.v(150) " "Net \"redbuffer\[2\]\[0\]\" at hvsync_generator.v(150) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[79\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[79\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[78\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[78\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[77\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[77\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[76\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[76\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[75\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[75\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[74\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[74\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[73\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[73\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[72\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[72\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[71\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[71\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109569 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[70\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[70\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[69\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[69\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[68\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[68\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[67\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[67\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[66\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[66\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[65\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[65\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[64\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[64\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[63\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[63\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[62\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[62\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[61\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[61\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[60\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[60\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[59\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[59\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[58\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[58\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[57\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[57\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[56\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[56\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109570 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[55\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[55\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[54\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[54\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[53\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[53\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[52\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[52\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[51\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[51\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[50\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[50\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[49\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[49\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[48\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[48\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[47\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[47\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[46\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[46\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[45\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[45\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[44\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[44\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[43\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[43\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[42\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[42\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109571 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[41\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[41\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[40\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[40\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[39\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[39\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[38\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[38\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[37\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[37\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[36\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[36\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[35\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[35\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[34\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[34\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[33\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[33\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[32\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[32\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[31\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[31\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[30\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[30\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[29\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[29\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[28\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[28\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109572 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[27\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[27\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[26\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[26\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[25\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[25\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[24\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[24\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[23\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[23\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[22\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[22\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[21\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[21\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[20\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[20\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[19\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[19\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[18\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[18\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[17\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[17\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[16\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[16\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109573 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[15\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[15\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[14\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[14\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[13\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[13\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[12\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[12\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[11\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[11\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[10\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[10\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[9\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[9\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[8\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[8\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[7\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[7\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[6\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[6\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[5\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[5\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[4\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[4\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[3\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[3\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "greenbuffer\[2\]\[0\] 0 hvsync_generator.v(151) " "Net \"greenbuffer\[2\]\[0\]\" at hvsync_generator.v(151) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109574 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[79\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[79\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[78\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[78\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[77\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[77\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[76\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[76\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[75\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[75\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[74\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[74\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[73\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[73\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[72\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[72\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[71\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[71\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[70\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[70\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[69\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[69\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[68\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[68\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[67\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[67\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[66\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[66\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[65\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[65\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109575 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[64\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[64\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[63\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[63\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[62\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[62\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[61\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[61\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[60\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[60\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[59\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[59\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[58\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[58\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[57\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[57\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[56\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[56\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[55\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[55\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[54\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[54\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[53\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[53\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[52\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[52\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[51\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[51\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[50\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[50\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109576 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[49\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[49\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[48\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[48\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[47\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[47\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[46\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[46\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[45\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[45\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[44\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[44\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[43\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[43\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[42\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[42\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[41\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[41\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[40\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[40\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[39\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[39\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[38\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[38\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[37\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[37\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[36\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[36\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109577 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[35\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[35\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[34\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[34\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[33\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[33\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[32\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[32\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[31\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[31\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[30\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[30\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[29\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[29\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[28\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[28\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[27\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[27\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[26\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[26\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[25\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[25\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[24\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[24\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[23\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[23\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[22\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[22\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[21\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[21\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109578 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[20\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[20\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[19\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[19\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[18\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[18\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[17\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[17\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[16\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[16\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[15\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[15\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[14\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[14\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[13\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[13\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[12\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[12\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[11\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[11\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[10\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[10\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109579 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[9\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[9\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[8\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[8\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[7\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[7\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[6\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[6\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[5\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[5\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[4\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[4\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[3\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[3\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bluebuffer\[2\]\[0\] 0 hvsync_generator.v(152) " "Net \"bluebuffer\[2\]\[0\]\" at hvsync_generator.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1632344109580 "|testVGA|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer hvsync_generator:hvsync\|Debouncer:Deboun " "Elaborating entity \"Debouncer\" for hierarchy \"hvsync_generator:hvsync\|Debouncer:Deboun\"" {  } { { "hvsync_generator.v" "Deboun" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632344110022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Alphabet hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A " "Elaborating entity \"Lookup_Alphabet\" for hierarchy \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\"" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632344110027 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(40) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(40): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110030 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(40) " "Verilog HDL assignment warning at Lookup_Alphabet.v(40): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110030 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(63) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(63): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(63) " "Verilog HDL assignment warning at Lookup_Alphabet.v(63): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(85) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(85): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(85) " "Verilog HDL assignment warning at Lookup_Alphabet.v(85): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(107) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(107): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(107) " "Verilog HDL assignment warning at Lookup_Alphabet.v(107): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(129) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(129): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(129) " "Verilog HDL assignment warning at Lookup_Alphabet.v(129): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(151) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(151): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(151) " "Verilog HDL assignment warning at Lookup_Alphabet.v(151): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(173) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(173): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110031 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(173) " "Verilog HDL assignment warning at Lookup_Alphabet.v(173): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(195) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(195): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(195) " "Verilog HDL assignment warning at Lookup_Alphabet.v(195): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(217) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(217): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(217) " "Verilog HDL assignment warning at Lookup_Alphabet.v(217): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(239) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(239): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(239) " "Verilog HDL assignment warning at Lookup_Alphabet.v(239): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(260) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(260): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(260) " "Verilog HDL assignment warning at Lookup_Alphabet.v(260): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(281) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(281): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(281) " "Verilog HDL assignment warning at Lookup_Alphabet.v(281): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(302) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(302): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(302) " "Verilog HDL assignment warning at Lookup_Alphabet.v(302): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(323) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(323): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110032 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(323) " "Verilog HDL assignment warning at Lookup_Alphabet.v(323): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(344) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(344): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(344) " "Verilog HDL assignment warning at Lookup_Alphabet.v(344): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(365) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(365): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(365) " "Verilog HDL assignment warning at Lookup_Alphabet.v(365): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(386) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(386): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(386) " "Verilog HDL assignment warning at Lookup_Alphabet.v(386): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(407) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(407): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(407) " "Verilog HDL assignment warning at Lookup_Alphabet.v(407): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(428) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(428): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 428 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(428) " "Verilog HDL assignment warning at Lookup_Alphabet.v(428): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(449) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(449): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 449 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(449) " "Verilog HDL assignment warning at Lookup_Alphabet.v(449): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(470) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(470): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(470) " "Verilog HDL assignment warning at Lookup_Alphabet.v(470): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110033 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(491) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(491): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(491) " "Verilog HDL assignment warning at Lookup_Alphabet.v(491): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(512) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(512): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(512) " "Verilog HDL assignment warning at Lookup_Alphabet.v(512): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(533) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(533): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 533 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(533) " "Verilog HDL assignment warning at Lookup_Alphabet.v(533): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(554) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(554): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(554) " "Verilog HDL assignment warning at Lookup_Alphabet.v(554): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(575) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(575): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 575 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(575) " "Verilog HDL assignment warning at Lookup_Alphabet.v(575): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(597) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(597): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 597 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(597) " "Verilog HDL assignment warning at Lookup_Alphabet.v(597): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(618) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(618): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 618 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(618) " "Verilog HDL assignment warning at Lookup_Alphabet.v(618): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(639) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(639): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 639 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(639) " "Verilog HDL assignment warning at Lookup_Alphabet.v(639): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(660) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(660): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 660 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(660) " "Verilog HDL assignment warning at Lookup_Alphabet.v(660): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110034 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(681) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(681): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 681 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(681) " "Verilog HDL assignment warning at Lookup_Alphabet.v(681): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(702) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(702): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 702 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(702) " "Verilog HDL assignment warning at Lookup_Alphabet.v(702): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(723) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(723): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 723 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(723) " "Verilog HDL assignment warning at Lookup_Alphabet.v(723): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(744) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(744): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 744 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(744) " "Verilog HDL assignment warning at Lookup_Alphabet.v(744): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(765) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(765): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 765 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(765) " "Verilog HDL assignment warning at Lookup_Alphabet.v(765): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(786) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(786): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 786 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(786) " "Verilog HDL assignment warning at Lookup_Alphabet.v(786): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110035 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"check\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"check\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110036 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r15\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r14\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110037 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r13\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r12\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r11\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110038 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r10\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r9\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110039 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r8\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r7\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r6\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110040 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r5\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r4\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r3\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110041 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r2\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r1\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[0\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[1\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[2\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[3\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110042 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[4\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110043 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[5\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110043 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[6\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110043 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] Lookup_Alphabet.v(44) " "Inferred latch for \"r0\[7\]\" at Lookup_Alphabet.v(44)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1632344110043 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r12\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r12\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r12\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r12\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r11\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r11\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r10\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r10\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r10\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r10\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r9\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r9\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r8\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r8\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r8\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r8\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[3\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[3\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r6\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r6\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r6\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r6\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r5\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r5\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r5\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r5\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r4\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r4\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r3\[2\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r3\[2\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r3\[4\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r3\[4\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r2\[3\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r2\[3\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r11\[5\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r11\[5\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r9\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r9\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[2\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[2\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[4\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r7\[4\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r4\[1\] " "LATCH primitive \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|r4\[1\]\" is permanently disabled" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 44 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1632344110157 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1632344110562 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[0\] GND " "Pin \"pixel\[0\]\" is stuck at GND" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632344110591 "|testVGA|pixel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[1\] GND " "Pin \"pixel\[1\]\" is stuck at GND" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632344110591 "|testVGA|pixel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel\[2\] GND " "Pin \"pixel\[2\]\" is stuck at GND" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632344110591 "|testVGA|pixel[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632344110591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1632344110709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632344110805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_r " "No output dependent on input pin \"sw_r\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_g " "No output dependent on input pin \"sw_g\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_g"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_b " "No output dependent on input pin \"sw_b\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p1 " "No output dependent on input pin \"sw_p1\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_p1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p2 " "No output dependent on input pin \"sw_p2\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_p2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p3 " "No output dependent on input pin \"sw_p3\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_p3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cc " "No output dependent on input pin \"sw_cc\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cp " "No output dependent on input pin \"sw_cp\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632344110842 "|testVGA|sw_cp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1632344110842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632344110843 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632344110843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632344110843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632344110843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 394 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 394 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632344110882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 03:55:10 2021 " "Processing ended: Thu Sep 23 03:55:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632344110882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632344110882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632344110882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632344110882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632344112083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632344112085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 03:55:11 2021 " "Processing started: Thu Sep 23 03:55:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632344112085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632344112085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632344112085 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632344112179 ""}
{ "Info" "0" "" "Project  = testVGA" {  } {  } 0 0 "Project  = testVGA" 0 0 "Fitter" 0 0 1632344112180 ""}
{ "Info" "0" "" "Revision = testVGA" {  } {  } 0 0 "Revision = testVGA" 0 0 "Fitter" 0 0 1632344112180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1632344112235 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testVGA EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"testVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632344112243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632344112270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632344112270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632344112317 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632344112328 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632344112568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632344112568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1632344112568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632344112568 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632344112570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632344112570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1632344112570 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632344112570 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "No exact pin location assignment(s) for 1 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1632344112596 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1632344112596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testVGA.sdc " "Synopsys Design Constraints File file not found: 'testVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632344112689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632344112689 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632344112691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~reg0  " "Automatically promoted node clk~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1632344112697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632344112697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk " "Destination node clk" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1632344112697 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1632344112697 ""}  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632344112697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632344112739 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632344112739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632344112740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632344112740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632344112741 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632344112741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632344112741 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632344112741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632344112749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1632344112750 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632344112750 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1632344112752 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1632344112752 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1632344112752 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632344112753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632344112753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632344112753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 11 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1632344112753 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1632344112753 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1632344112753 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632344112758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632344113185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632344113225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632344113231 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632344113411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632344113411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632344113456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1632344113750 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632344113750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632344113810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1632344113812 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632344113812 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1632344113816 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632344113818 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632344113820 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixel\[0\] 0 " "Pin \"pixel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632344113820 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixel\[1\] 0 " "Pin \"pixel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632344113820 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixel\[2\] 0 " "Pin \"pixel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632344113820 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync_out 0 " "Pin \"hsync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632344113820 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync_out 0 " "Pin \"vsync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1632344113820 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1632344113820 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632344113875 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632344113883 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632344113927 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632344114026 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1632344114052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632344114110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632344114205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 03:55:14 2021 " "Processing ended: Thu Sep 23 03:55:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632344114205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632344114205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632344114205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632344114205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632344115172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632344115173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 03:55:14 2021 " "Processing started: Thu Sep 23 03:55:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632344115173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632344115173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632344115173 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632344115624 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632344115637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632344115931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 03:55:15 2021 " "Processing ended: Thu Sep 23 03:55:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632344115931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632344115931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632344115931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632344115931 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632344116532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632344117065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 03:55:16 2021 " "Processing started: Thu Sep 23 03:55:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632344117065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632344117065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testVGA -c testVGA " "Command: quartus_sta testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632344117066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1632344117173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632344117341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1632344117370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1632344117370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testVGA.sdc " "Synopsys Design Constraints File file not found: 'testVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1632344117432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1632344117433 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk~reg0 clk~reg0 " "create_clock -period 1.000 -name clk~reg0 clk~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117434 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117434 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117434 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1632344117435 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1632344117443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1632344117448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.717 " "Worst-case setup slack is -2.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717       -46.476 clk~reg0  " "   -2.717       -46.476 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.327         0.000 clk_50  " "    2.327         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632344117451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.093 " "Worst-case hold slack is -2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093        -2.093 clk_50  " "   -2.093        -2.093 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172         0.000 clk~reg0  " "    1.172         0.000 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632344117454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632344117462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632344117464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -3.425 clk_50  " "   -1.941        -3.425 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -32.648 clk~reg0  " "   -0.742       -32.648 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632344117466 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1632344117499 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1632344117500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1632344117509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.324 " "Worst-case setup slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324        -3.527 clk~reg0  " "   -0.324        -3.527 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.343         0.000 clk_50  " "    1.343         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632344117512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.963 " "Worst-case hold slack is -0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963        -0.963 clk_50  " "   -0.963        -0.963 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 clk~reg0  " "    0.361         0.000 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632344117519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632344117522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1632344117527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 clk_50  " "   -1.380        -2.380 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 clk~reg0  " "   -0.500       -22.000 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1632344117530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1632344117530 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1632344117570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1632344117680 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1632344117680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632344117740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 03:55:17 2021 " "Processing ended: Thu Sep 23 03:55:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632344117740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632344117740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632344117740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632344117740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632344118646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632344118646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 03:55:18 2021 " "Processing started: Thu Sep 23 03:55:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632344118646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632344118646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632344118647 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "testVGA.vo\", \"testVGA_fast.vo testVGA_v.sdo testVGA_v_fast.sdo C:/altera/13.0sp1/testVGA/simulation/modelsim/ simulation " "Generated files \"testVGA.vo\", \"testVGA_fast.vo\", \"testVGA_v.sdo\" and \"testVGA_v_fast.sdo\" in directory \"C:/altera/13.0sp1/testVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1632344119006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632344119038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 03:55:19 2021 " "Processing ended: Thu Sep 23 03:55:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632344119038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632344119038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632344119038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632344119038 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 404 s " "Quartus II Full Compilation was successful. 0 errors, 404 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632344119619 ""}
