{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 16:51:41 2010 " "Info: Processing started: Mon Jul 19 16:51:41 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off quzhi -c quzhi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off quzhi -c quzhi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -80 120 288 -64 "PClk" "" } { 152 32 104 168 "PClk" "" } { -88 288 344 -72 "PClk" "" } { 192 584 656 208 "PClk" "" } } } } { "e:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk register PC:inst10\|PC_out\[3\] register PC:inst10\|PC_out\[31\] 130.16 MHz 7.683 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 130.16 MHz between source register \"PC:inst10\|PC_out\[3\]\" and destination register \"PC:inst10\|PC_out\[31\]\" (period= 7.683 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.446 ns + Longest register register " "Info: + Longest register to register delay is 7.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst10\|PC_out\[3\] 1 REG LC_X28_Y20_N0 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y20_N0; Fanout = 15; REG Node = 'PC:inst10\|PC_out\[3\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst10|PC_out[3] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.423 ns) 2.057 ns ALU:inst\|Add0~2571 2 COMB LC_X27_Y17_N8 2 " "Info: 2: + IC(1.634 ns) + CELL(0.423 ns) = 2.057 ns; Loc. = LC_X27_Y17_N8; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2571'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { PC:inst10|PC_out[3] ALU:inst|Add0~2571 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 2.328 ns ALU:inst\|Add0~2569 3 COMB LC_X27_Y17_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.271 ns) = 2.328 ns; Loc. = LC_X27_Y17_N9; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2569'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ALU:inst|Add0~2571 ALU:inst|Add0~2569 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.464 ns ALU:inst\|Add0~2559 4 COMB LC_X27_Y16_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.136 ns) = 2.464 ns; Loc. = LC_X27_Y16_N4; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2559'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst|Add0~2569 ALU:inst|Add0~2559 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 2.672 ns ALU:inst\|Add0~2549 5 COMB LC_X27_Y16_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 2.672 ns; Loc. = LC_X27_Y16_N9; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2549'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|Add0~2559 ALU:inst|Add0~2549 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.808 ns ALU:inst\|Add0~2539 6 COMB LC_X27_Y15_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 2.808 ns; Loc. = LC_X27_Y15_N4; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2539'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst|Add0~2549 ALU:inst|Add0~2539 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 3.016 ns ALU:inst\|Add0~2529 7 COMB LC_X27_Y15_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 3.016 ns; Loc. = LC_X27_Y15_N9; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2529'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|Add0~2539 ALU:inst|Add0~2529 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 3.152 ns ALU:inst\|Add0~2519 8 COMB LC_X27_Y14_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 3.152 ns; Loc. = LC_X27_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2519'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst|Add0~2529 ALU:inst|Add0~2519 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.773 ns ALU:inst\|Add0~2514 9 COMB LC_X27_Y14_N6 3 " "Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 3.773 ns; Loc. = LC_X27_Y14_N6; Fanout = 3; COMB Node = 'ALU:inst\|Add0~2514'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { ALU:inst|Add0~2519 ALU:inst|Add0~2514 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.114 ns) 4.713 ns PC:inst10\|PC_out\[0\]~4164 10 COMB LC_X28_Y14_N7 1 " "Info: 10: + IC(0.826 ns) + CELL(0.114 ns) = 4.713 ns; Loc. = LC_X28_Y14_N7; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4164'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { ALU:inst|Add0~2514 PC:inst10|PC_out[0]~4164 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.009 ns PC:inst10\|PC_out\[0\]~4147 11 COMB LC_X28_Y14_N8 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 5.009 ns; Loc. = LC_X28_Y14_N8; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4147'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { PC:inst10|PC_out[0]~4164 PC:inst10|PC_out[0]~4147 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.114 ns) 5.808 ns PC:inst10\|PC_out\[0\]~4148 12 COMB LC_X27_Y14_N9 1 " "Info: 12: + IC(0.685 ns) + CELL(0.114 ns) = 5.808 ns; Loc. = LC_X27_Y14_N9; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4148'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { PC:inst10|PC_out[0]~4147 PC:inst10|PC_out[0]~4148 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.114 ns) 6.659 ns PC:inst10\|PC_out\[0\]~4149 13 COMB LC_X26_Y14_N1 1 " "Info: 13: + IC(0.737 ns) + CELL(0.114 ns) = 6.659 ns; Loc. = LC_X26_Y14_N1; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4149'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { PC:inst10|PC_out[0]~4148 PC:inst10|PC_out[0]~4149 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 6.955 ns PC:inst10\|PC_out\[0\]~4150 14 COMB LC_X26_Y14_N2 1 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 6.955 ns; Loc. = LC_X26_Y14_N2; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4150'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { PC:inst10|PC_out[0]~4149 PC:inst10|PC_out[0]~4150 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 7.446 ns PC:inst10\|PC_out\[31\] 15 REG LC_X26_Y14_N3 11 " "Info: 15: + IC(0.182 ns) + CELL(0.309 ns) = 7.446 ns; Loc. = LC_X26_Y14_N3; Fanout = 11; REG Node = 'PC:inst10\|PC_out\[31\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { PC:inst10|PC_out[0]~4150 PC:inst10|PC_out[31] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 40.53 % ) " "Info: Total cell delay = 3.018 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.428 ns ( 59.47 % ) " "Info: Total interconnect delay = 4.428 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.446 ns" { PC:inst10|PC_out[3] ALU:inst|Add0~2571 ALU:inst|Add0~2569 ALU:inst|Add0~2559 ALU:inst|Add0~2549 ALU:inst|Add0~2539 ALU:inst|Add0~2529 ALU:inst|Add0~2519 ALU:inst|Add0~2514 PC:inst10|PC_out[0]~4164 PC:inst10|PC_out[0]~4147 PC:inst10|PC_out[0]~4148 PC:inst10|PC_out[0]~4149 PC:inst10|PC_out[0]~4150 PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.446 ns" { PC:inst10|PC_out[3] {} ALU:inst|Add0~2571 {} ALU:inst|Add0~2569 {} ALU:inst|Add0~2559 {} ALU:inst|Add0~2549 {} ALU:inst|Add0~2539 {} ALU:inst|Add0~2529 {} ALU:inst|Add0~2519 {} ALU:inst|Add0~2514 {} PC:inst10|PC_out[0]~4164 {} PC:inst10|PC_out[0]~4147 {} PC:inst10|PC_out[0]~4148 {} PC:inst10|PC_out[0]~4149 {} PC:inst10|PC_out[0]~4150 {} PC:inst10|PC_out[31] {} } { 0.000ns 1.634ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.182ns 0.685ns 0.737ns 0.182ns 0.182ns } { 0.000ns 0.423ns 0.271ns 0.136ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.024 ns - Smallest " "Info: - Smallest clock skew is 0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.211 ns + Shortest register " "Info: + Shortest clock path from clock \"PClk\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 37; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -80 120 288 -64 "PClk" "" } { 152 32 104 168 "PClk" "" } { -88 288 344 -72 "PClk" "" } { 192 584 656 208 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns PC:inst10\|PC_out\[31\] 2 REG LC_X26_Y14_N3 11 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X26_Y14_N3; Fanout = 11; REG Node = 'PC:inst10\|PC_out\[31\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.187 ns - Longest register " "Info: - Longest clock path from clock \"PClk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 37; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -80 120 288 -64 "PClk" "" } { 152 32 104 168 "PClk" "" } { -88 288 344 -72 "PClk" "" } { 192 584 656 208 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns PC:inst10\|PC_out\[3\] 2 REG LC_X28_Y20_N0 15 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X28_Y20_N0; Fanout = 15; REG Node = 'PC:inst10\|PC_out\[3\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { PClk PC:inst10|PC_out[3] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { PClk PC:inst10|PC_out[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[3] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { PClk PC:inst10|PC_out[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[3] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.446 ns" { PC:inst10|PC_out[3] ALU:inst|Add0~2571 ALU:inst|Add0~2569 ALU:inst|Add0~2559 ALU:inst|Add0~2549 ALU:inst|Add0~2539 ALU:inst|Add0~2529 ALU:inst|Add0~2519 ALU:inst|Add0~2514 PC:inst10|PC_out[0]~4164 PC:inst10|PC_out[0]~4147 PC:inst10|PC_out[0]~4148 PC:inst10|PC_out[0]~4149 PC:inst10|PC_out[0]~4150 PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.446 ns" { PC:inst10|PC_out[3] {} ALU:inst|Add0~2571 {} ALU:inst|Add0~2569 {} ALU:inst|Add0~2559 {} ALU:inst|Add0~2549 {} ALU:inst|Add0~2539 {} ALU:inst|Add0~2529 {} ALU:inst|Add0~2519 {} ALU:inst|Add0~2514 {} PC:inst10|PC_out[0]~4164 {} PC:inst10|PC_out[0]~4147 {} PC:inst10|PC_out[0]~4148 {} PC:inst10|PC_out[0]~4149 {} PC:inst10|PC_out[0]~4150 {} PC:inst10|PC_out[31] {} } { 0.000ns 1.634ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.182ns 0.685ns 0.737ns 0.182ns 0.182ns } { 0.000ns 0.423ns 0.271ns 0.136ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { PClk PC:inst10|PC_out[3] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[3] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "PC:inst10\|PC_out\[31\] const4\[5\] PClk 14.918 ns register " "Info: tsu for register \"PC:inst10\|PC_out\[31\]\" (data pin = \"const4\[5\]\", clock pin = \"PClk\") is 14.918 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.092 ns + Longest pin register " "Info: + Longest pin to register delay is 18.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns const4\[5\] 1 PIN PIN_164 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_164; Fanout = 7; PIN Node = 'const4\[5\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { const4[5] } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { 56 424 592 72 "const4\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.356 ns) + CELL(0.292 ns) 10.117 ns ALU:inst\|Add0~2604 2 COMB LC_X29_Y15_N6 3 " "Info: 2: + IC(8.356 ns) + CELL(0.292 ns) = 10.117 ns; Loc. = LC_X29_Y15_N6; Fanout = 3; COMB Node = 'ALU:inst\|Add0~2604'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { const4[5] ALU:inst|Add0~2604 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.564 ns) 12.698 ns ALU:inst\|Add0~2567 3 COMB LC_X27_Y16_N0 2 " "Info: 3: + IC(2.017 ns) + CELL(0.564 ns) = 12.698 ns; Loc. = LC_X27_Y16_N0; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2567'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { ALU:inst|Add0~2604 ALU:inst|Add0~2567 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 12.776 ns ALU:inst\|Add0~2565 4 COMB LC_X27_Y16_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 12.776 ns; Loc. = LC_X27_Y16_N1; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2565'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst|Add0~2567 ALU:inst|Add0~2565 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 12.854 ns ALU:inst\|Add0~2563 5 COMB LC_X27_Y16_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 12.854 ns; Loc. = LC_X27_Y16_N2; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2563'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst|Add0~2565 ALU:inst|Add0~2563 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 12.932 ns ALU:inst\|Add0~2561 6 COMB LC_X27_Y16_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 12.932 ns; Loc. = LC_X27_Y16_N3; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2561'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ALU:inst|Add0~2563 ALU:inst|Add0~2561 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 13.110 ns ALU:inst\|Add0~2559 7 COMB LC_X27_Y16_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 13.110 ns; Loc. = LC_X27_Y16_N4; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2559'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { ALU:inst|Add0~2561 ALU:inst|Add0~2559 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.318 ns ALU:inst\|Add0~2549 8 COMB LC_X27_Y16_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.208 ns) = 13.318 ns; Loc. = LC_X27_Y16_N9; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2549'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|Add0~2559 ALU:inst|Add0~2549 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 13.454 ns ALU:inst\|Add0~2539 9 COMB LC_X27_Y15_N4 6 " "Info: 9: + IC(0.000 ns) + CELL(0.136 ns) = 13.454 ns; Loc. = LC_X27_Y15_N4; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2539'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst|Add0~2549 ALU:inst|Add0~2539 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.662 ns ALU:inst\|Add0~2529 10 COMB LC_X27_Y15_N9 6 " "Info: 10: + IC(0.000 ns) + CELL(0.208 ns) = 13.662 ns; Loc. = LC_X27_Y15_N9; Fanout = 6; COMB Node = 'ALU:inst\|Add0~2529'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { ALU:inst|Add0~2539 ALU:inst|Add0~2529 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 13.798 ns ALU:inst\|Add0~2519 11 COMB LC_X27_Y14_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.136 ns) = 13.798 ns; Loc. = LC_X27_Y14_N4; Fanout = 2; COMB Node = 'ALU:inst\|Add0~2519'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { ALU:inst|Add0~2529 ALU:inst|Add0~2519 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 14.419 ns ALU:inst\|Add0~2514 12 COMB LC_X27_Y14_N6 3 " "Info: 12: + IC(0.000 ns) + CELL(0.621 ns) = 14.419 ns; Loc. = LC_X27_Y14_N6; Fanout = 3; COMB Node = 'ALU:inst\|Add0~2514'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { ALU:inst|Add0~2519 ALU:inst|Add0~2514 } "NODE_NAME" } } { "ALU.v" "" { Text "E:/My booK/计组/5/quzhi/ALU.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.114 ns) 15.359 ns PC:inst10\|PC_out\[0\]~4164 13 COMB LC_X28_Y14_N7 1 " "Info: 13: + IC(0.826 ns) + CELL(0.114 ns) = 15.359 ns; Loc. = LC_X28_Y14_N7; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4164'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { ALU:inst|Add0~2514 PC:inst10|PC_out[0]~4164 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.655 ns PC:inst10\|PC_out\[0\]~4147 14 COMB LC_X28_Y14_N8 1 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 15.655 ns; Loc. = LC_X28_Y14_N8; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4147'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { PC:inst10|PC_out[0]~4164 PC:inst10|PC_out[0]~4147 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.114 ns) 16.454 ns PC:inst10\|PC_out\[0\]~4148 15 COMB LC_X27_Y14_N9 1 " "Info: 15: + IC(0.685 ns) + CELL(0.114 ns) = 16.454 ns; Loc. = LC_X27_Y14_N9; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4148'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { PC:inst10|PC_out[0]~4147 PC:inst10|PC_out[0]~4148 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.114 ns) 17.305 ns PC:inst10\|PC_out\[0\]~4149 16 COMB LC_X26_Y14_N1 1 " "Info: 16: + IC(0.737 ns) + CELL(0.114 ns) = 17.305 ns; Loc. = LC_X26_Y14_N1; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4149'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { PC:inst10|PC_out[0]~4148 PC:inst10|PC_out[0]~4149 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.601 ns PC:inst10\|PC_out\[0\]~4150 17 COMB LC_X26_Y14_N2 1 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 17.601 ns; Loc. = LC_X26_Y14_N2; Fanout = 1; COMB Node = 'PC:inst10\|PC_out\[0\]~4150'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { PC:inst10|PC_out[0]~4149 PC:inst10|PC_out[0]~4150 } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 18.092 ns PC:inst10\|PC_out\[31\] 18 REG LC_X26_Y14_N3 11 " "Info: 18: + IC(0.182 ns) + CELL(0.309 ns) = 18.092 ns; Loc. = LC_X26_Y14_N3; Fanout = 11; REG Node = 'PC:inst10\|PC_out\[31\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { PC:inst10|PC_out[0]~4150 PC:inst10|PC_out[31] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.925 ns ( 27.22 % ) " "Info: Total cell delay = 4.925 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.167 ns ( 72.78 % ) " "Info: Total interconnect delay = 13.167 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.092 ns" { const4[5] ALU:inst|Add0~2604 ALU:inst|Add0~2567 ALU:inst|Add0~2565 ALU:inst|Add0~2563 ALU:inst|Add0~2561 ALU:inst|Add0~2559 ALU:inst|Add0~2549 ALU:inst|Add0~2539 ALU:inst|Add0~2529 ALU:inst|Add0~2519 ALU:inst|Add0~2514 PC:inst10|PC_out[0]~4164 PC:inst10|PC_out[0]~4147 PC:inst10|PC_out[0]~4148 PC:inst10|PC_out[0]~4149 PC:inst10|PC_out[0]~4150 PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.092 ns" { const4[5] {} const4[5]~out0 {} ALU:inst|Add0~2604 {} ALU:inst|Add0~2567 {} ALU:inst|Add0~2565 {} ALU:inst|Add0~2563 {} ALU:inst|Add0~2561 {} ALU:inst|Add0~2559 {} ALU:inst|Add0~2549 {} ALU:inst|Add0~2539 {} ALU:inst|Add0~2529 {} ALU:inst|Add0~2519 {} ALU:inst|Add0~2514 {} PC:inst10|PC_out[0]~4164 {} PC:inst10|PC_out[0]~4147 {} PC:inst10|PC_out[0]~4148 {} PC:inst10|PC_out[0]~4149 {} PC:inst10|PC_out[0]~4150 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 8.356ns 2.017ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.182ns 0.685ns 0.737ns 0.182ns 0.182ns } { 0.000ns 1.469ns 0.292ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.211 ns - Shortest register " "Info: - Shortest clock path from clock \"PClk\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 37; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -80 120 288 -64 "PClk" "" } { 152 32 104 168 "PClk" "" } { -88 288 344 -72 "PClk" "" } { 192 584 656 208 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns PC:inst10\|PC_out\[31\] 2 REG LC_X26_Y14_N3 11 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X26_Y14_N3; Fanout = 11; REG Node = 'PC:inst10\|PC_out\[31\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.092 ns" { const4[5] ALU:inst|Add0~2604 ALU:inst|Add0~2567 ALU:inst|Add0~2565 ALU:inst|Add0~2563 ALU:inst|Add0~2561 ALU:inst|Add0~2559 ALU:inst|Add0~2549 ALU:inst|Add0~2539 ALU:inst|Add0~2529 ALU:inst|Add0~2519 ALU:inst|Add0~2514 PC:inst10|PC_out[0]~4164 PC:inst10|PC_out[0]~4147 PC:inst10|PC_out[0]~4148 PC:inst10|PC_out[0]~4149 PC:inst10|PC_out[0]~4150 PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.092 ns" { const4[5] {} const4[5]~out0 {} ALU:inst|Add0~2604 {} ALU:inst|Add0~2567 {} ALU:inst|Add0~2565 {} ALU:inst|Add0~2563 {} ALU:inst|Add0~2561 {} ALU:inst|Add0~2559 {} ALU:inst|Add0~2549 {} ALU:inst|Add0~2539 {} ALU:inst|Add0~2529 {} ALU:inst|Add0~2519 {} ALU:inst|Add0~2514 {} PC:inst10|PC_out[0]~4164 {} PC:inst10|PC_out[0]~4147 {} PC:inst10|PC_out[0]~4148 {} PC:inst10|PC_out[0]~4149 {} PC:inst10|PC_out[0]~4150 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 8.356ns 2.017ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.182ns 0.685ns 0.737ns 0.182ns 0.182ns } { 0.000ns 1.469ns 0.292ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[31] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[31] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk PC\[18\] PC:inst10\|PC_out\[18\] 10.536 ns register " "Info: tco from clock \"PClk\" to destination pin \"PC\[18\]\" through register \"PC:inst10\|PC_out\[18\]\" is 10.536 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.211 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 37; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -80 120 288 -64 "PClk" "" } { 152 32 104 168 "PClk" "" } { -88 288 344 -72 "PClk" "" } { 192 584 656 208 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns PC:inst10\|PC_out\[18\] 2 REG LC_X26_Y15_N7 12 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X26_Y15_N7; Fanout = 12; REG Node = 'PC:inst10\|PC_out\[18\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk PC:inst10|PC_out[18] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[18] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.101 ns + Longest register pin " "Info: + Longest register to pin delay is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst10\|PC_out\[18\] 1 REG LC_X26_Y15_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y15_N7; Fanout = 12; REG Node = 'PC:inst10\|PC_out\[18\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst10|PC_out[18] } "NODE_NAME" } } { "PC.v" "" { Text "E:/My booK/计组/5/quzhi/PC.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.993 ns) + CELL(2.108 ns) 7.101 ns PC\[18\] 2 PIN PIN_196 0 " "Info: 2: + IC(4.993 ns) + CELL(2.108 ns) = 7.101 ns; Loc. = PIN_196; Fanout = 0; PIN Node = 'PC\[18\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { PC:inst10|PC_out[18] PC[18] } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { 96 320 496 112 "PC\[31..0\]" "" } { 256 464 656 272 "PC\[31..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 29.69 % ) " "Info: Total cell delay = 2.108 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.993 ns ( 70.31 % ) " "Info: Total interconnect delay = 4.993 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { PC:inst10|PC_out[18] PC[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { PC:inst10|PC_out[18] {} PC[18] {} } { 0.000ns 4.993ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk PC:inst10|PC_out[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} PC:inst10|PC_out[18] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.101 ns" { PC:inst10|PC_out[18] PC[18] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.101 ns" { PC:inst10|PC_out[18] {} PC[18] {} } { 0.000ns 4.993ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Mem:inst11\|DataOut\[1\] Reset PClk -1.237 ns register " "Info: th for register \"Mem:inst11\|DataOut\[1\]\" (data pin = \"Reset\", clock pin = \"PClk\") is -1.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.246 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 37; CLK Node = 'PClk'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -80 120 288 -64 "PClk" "" } { 152 32 104 168 "PClk" "" } { -88 288 344 -72 "PClk" "" } { 192 584 656 208 "PClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns Mem:inst11\|DataOut\[1\] 2 REG LC_X6_Y21_N7 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X6_Y21_N7; Fanout = 1; REG Node = 'Mem:inst11\|DataOut\[1\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PClk Mem:inst11|DataOut[1] } "NODE_NAME" } } { "Mem.v" "" { Text "E:/My booK/计组/5/quzhi/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Mem:inst11|DataOut[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Mem:inst11|DataOut[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Mem.v" "" { Text "E:/My booK/计组/5/quzhi/Mem.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.498 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Reset 1 PIN PIN_28 36 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 36; PIN Node = 'Reset'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "quzhi.bdf" "" { Schematic "E:/My booK/计组/5/quzhi/quzhi.bdf" { { -56 120 288 -40 "Reset" "" } { 168 32 104 184 "Reset" "" } { -64 288 344 -48 "Reset" "" } { 288 608 656 304 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.114 ns) 3.175 ns Mem:inst11\|DataOut\[1\]~188 2 COMB LC_X6_Y21_N4 2 " "Info: 2: + IC(1.592 ns) + CELL(0.114 ns) = 3.175 ns; Loc. = LC_X6_Y21_N4; Fanout = 2; COMB Node = 'Mem:inst11\|DataOut\[1\]~188'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { Reset Mem:inst11|DataOut[1]~188 } "NODE_NAME" } } { "Mem.v" "" { Text "E:/My booK/计组/5/quzhi/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.867 ns) 4.498 ns Mem:inst11\|DataOut\[1\] 3 REG LC_X6_Y21_N7 1 " "Info: 3: + IC(0.456 ns) + CELL(0.867 ns) = 4.498 ns; Loc. = LC_X6_Y21_N7; Fanout = 1; REG Node = 'Mem:inst11\|DataOut\[1\]'" {  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { Mem:inst11|DataOut[1]~188 Mem:inst11|DataOut[1] } "NODE_NAME" } } { "Mem.v" "" { Text "E:/My booK/计组/5/quzhi/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 54.47 % ) " "Info: Total cell delay = 2.450 ns ( 54.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 45.53 % ) " "Info: Total interconnect delay = 2.048 ns ( 45.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { Reset Mem:inst11|DataOut[1]~188 Mem:inst11|DataOut[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { Reset {} Reset~out0 {} Mem:inst11|DataOut[1]~188 {} Mem:inst11|DataOut[1] {} } { 0.000ns 0.000ns 1.592ns 0.456ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { PClk Mem:inst11|DataOut[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { PClk {} PClk~out0 {} Mem:inst11|DataOut[1] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { Reset Mem:inst11|DataOut[1]~188 Mem:inst11|DataOut[1] } "NODE_NAME" } } { "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { Reset {} Reset~out0 {} Mem:inst11|DataOut[1]~188 {} Mem:inst11|DataOut[1] {} } { 0.000ns 0.000ns 1.592ns 0.456ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 16:51:42 2010 " "Info: Processing ended: Mon Jul 19 16:51:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
