#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec 19 23:18:37 2025
# Process ID: 3056309
# Current directory: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado.log
# Journal file: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado.jou
# Running On        :Toothless
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency     :3000.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :32695 MB
# Swap memory       :2147 MB
# Total Virtual     :34842 MB
# Available Virtual :28141 MB
#-----------------------------------------------------------
source run_vivado.tcl
# set proj_name gru_proj
# set proj_dir ./vivado_proj
# set part_name xcu250-figd2104-2L-e
# set top_module top_level
# set tb_module gru_tb
# if { [file exists $proj_dir] } {
#     file delete -force $proj_dir
# }
# create_project $proj_name $proj_dir -part $part_name
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/top_level.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tanh.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/mult.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/sigmoid.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv
# add_files -fileset sim_1 /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_tb.sv
# read_xdc /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/constraints.xdc
# foreach sv_file [glob -nocomplain /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/*.sv] {
#     if {[file tail $sv_file] ne "gru_tb.sv"} {
#         set_property file_type {SystemVerilog} [get_files $sv_file]
#     }
# }
# set_property top $top_module [current_fileset]
# update_compile_order -fileset sources_1
# set_property top $tb_module [get_filesets sim_1]
# update_compile_order -fileset sim_1
# set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gru_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gru_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gru_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_cell_parallel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_hidden_state_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_new_gate_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_reset_gate_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_update_gate_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gru_tb_behav xil_defaultlib.gru_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gru_tb_behav xil_defaultlib.gru_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" Line 5. Module gru_cell_parallel(DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 5. Module gru_reset_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 5. Module gru_update_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 5. Module gru_new_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 5. Module gru_hidden_state_element(INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" Line 5. Module gru_cell_parallel(DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 5. Module gru_reset_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 5. Module gru_update_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 5. Module gru_new_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 5. Module gru_hidden_state_element(INT_BITS=10,FRAC_BITS=11,DATA_WIDTH=21) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult(INT_WIDTH=10,FRAC_WIDTH=11)
Compiling module xil_defaultlib.sigmoid(INT_WIDTH=10,FRAC_WIDTH=...
Compiling module xil_defaultlib.gru_reset_gate_element(D=64,H=16...
Compiling module xil_defaultlib.gru_update_gate_element(D=64,H=1...
Compiling module xil_defaultlib.tanh(INT_WIDTH=10,FRAC_WIDTH=11)
Compiling module xil_defaultlib.gru_new_gate_element(D=64,H=16,I...
Compiling module xil_defaultlib.gru_hidden_state_element(INT_BIT...
Compiling module xil_defaultlib.gru_cell_parallel(DATA_WIDTH=21)
Compiling module xil_defaultlib.gru_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gru_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gru_tb_behav -key {Behavioral:sim_1:Functional:gru_tb} -tclbatch {gru_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source gru_tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gru_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.094 ; gain = 84.980 ; free physical = 19290 ; free virtual = 26498
# run 5000us

==========================================================
Simulation Complete
==========================================================
Test Vectors:   100
Total Cycles:   2400
Average Cycles: 24.00
==========================================================
Output file:    output_d64_h16_dw21_fb11_np1.txt
Cycles file:    cycles_d64_h16_dw21_fb11_np1.txt
==========================================================
$finish called at time : 33145 ns : File "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_tb.sv" Line 16325
# close_sim -force
INFO: [Simtcl 6-16] Simulation closed
# after 500
# synth_design -top $top_module -part $part_name
Command: synth_design -top top_level -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3056445
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.863 ; gain = 395.742 ; free physical = 17421 ; free virtual = 24629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/top_level.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gru_cell_parallel' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv:5]
	Parameter D bound to: 32'sb00000000000000000000000001000000 
	Parameter H bound to: 32'sb00000000000000000000000000010000 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001001 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter NUM_PARALLEL bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'gru_reset_gate_element' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:5]
	Parameter D bound to: 32'sb00000000000000000000000001000000 
	Parameter H bound to: 32'sb00000000000000000000000000010000 
	Parameter INT_BITS bound to: 32'sb00000000000000000000000000001010 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001001 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/mult.sv:4]
	Parameter INT_WIDTH bound to: 10 - type: integer 
	Parameter FRAC_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/mult.sv:4]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
WARNING: [Synth 8-689] width (15) of port connection 'b' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:62]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:63]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (19) of module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:61]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/sigmoid.sv:3]
	Parameter INT_WIDTH bound to: 32'sb00000000000000000000000000001010 
	Parameter FRAC_WIDTH bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/sigmoid.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gru_reset_gate_element' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gru_update_gate_element' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv:5]
	Parameter D bound to: 32'sb00000000000000000000000001000000 
	Parameter H bound to: 32'sb00000000000000000000000000010000 
	Parameter INT_BITS bound to: 32'sb00000000000000000000000000001010 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001001 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
INFO: [Synth 8-6155] done synthesizing module 'gru_update_gate_element' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gru_new_gate_element' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv:5]
	Parameter D bound to: 32'sb00000000000000000000000001000000 
	Parameter H bound to: 32'sb00000000000000000000000000010000 
	Parameter INT_BITS bound to: 32'sb00000000000000000000000000001010 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001001 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
INFO: [Synth 8-6157] synthesizing module 'tanh' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tanh.sv:1]
	Parameter INT_WIDTH bound to: 32'sb00000000000000000000000000001010 
	Parameter FRAC_WIDTH bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6155] done synthesizing module 'tanh' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tanh.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gru_new_gate_element' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gru_hidden_state_element' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv:5]
	Parameter INT_BITS bound to: 32'sb00000000000000000000000000001010 
	Parameter FRAC_BITS bound to: 32'sb00000000000000000000000000001001 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
INFO: [Synth 8-6155] done synthesizing module 'gru_hidden_state_element' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gru_cell_parallel' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/top_level.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3315.027 ; gain = 692.906 ; free physical = 17098 ; free virtual = 24311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3315.027 ; gain = 692.906 ; free physical = 17098 ; free virtual = 24311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3315.027 ; gain = 692.906 ; free physical = 17098 ; free virtual = 24311
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3323.027 ; gain = 0.000 ; free physical = 17097 ; free virtual = 24310
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '-------------------------' is not supported in the xdc constraint file. [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/constraints.xdc:20]
Finished Parsing XDC File [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3559.508 ; gain = 0.000 ; free physical = 16994 ; free virtual = 24207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3559.508 ; gain = 0.000 ; free physical = 16994 ; free virtual = 24206
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3559.508 ; gain = 937.387 ; free physical = 16992 ; free virtual = 24204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3567.512 ; gain = 945.391 ; free physical = 16992 ; free virtual = 24204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3567.512 ; gain = 945.391 ; free physical = 16992 ; free virtual = 24204
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gru_cell_parallel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           COMPUTE_RESET |                              001 |                              001
          COMPUTE_UPDATE |                              010 |                              010
             COMPUTE_NEW |                              011 |                              011
          COMPUTE_HIDDEN |                              100 |                              100
                    DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gru_cell_parallel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3567.512 ; gain = 945.391 ; free physical = 16986 ; free virtual = 24204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	  17 Input   24 Bit       Adders := 24    
	  65 Input   24 Bit       Adders := 24    
	   2 Input   19 Bit       Adders := 128   
	   2 Input   15 Bit       Adders := 40    
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 128   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   19 Bit        Muxes := 24    
	   2 Input   15 Bit        Muxes := 4096  
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[0].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[0].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[1].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[1].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[2].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[2].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[3].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[3].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[4].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[4].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[5].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[5].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[6].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[6].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[7].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[7].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[8].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[8].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[9].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[9].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[10].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[10].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[11].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[11].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[12].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[12].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[13].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[13].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[14].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[14].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[15].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[15].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[16].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[16].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[17].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[17].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[18].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[18].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[19].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[19].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[20].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[20].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[21].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[21].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[22].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[22].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[23].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[23].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[24].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[24].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[25].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[25].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[26].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[26].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[27].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[27].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[28].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[28].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[29].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[29].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[30].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[30].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[31].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[31].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[32].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[32].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[33].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[33].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[34].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[34].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[35].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[35].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[36].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[36].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[37].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[37].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[38].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[38].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[39].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[39].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[40].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[40].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[41].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[41].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[42].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[42].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[43].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[43].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[44].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[44].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[45].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[45].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[46].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[46].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[47].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[47].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[48].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[48].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[49].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[49].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[50].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[50].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[51].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[51].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[52].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[52].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[53].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[53].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[54].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[54].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[55].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[55].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[56].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[56].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[57].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[57].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[58].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[58].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[59].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[59].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[60].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[60].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[61].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[61].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[62].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[62].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[63].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[63].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[0].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[0].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[1].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[1].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[2].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[2].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[3].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[3].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[4].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[4].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[5].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[5].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[6].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[6].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[7].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[7].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[8].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[8].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[9].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[9].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[10].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[10].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[11].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[11].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[12].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[12].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[13].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[13].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[14].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[14].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[15].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[15].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[0].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[0].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[1].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[1].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[2].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[2].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[3].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[3].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[4].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[4].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[5].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[5].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[6].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[6].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[7].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[7].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[8].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[8].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[9].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[9].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[10].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[10].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[11].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[11].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[12].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[12].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[13].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[13].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[14].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[14].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[15].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[15].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[16].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[16].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[17].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[17].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[18].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[18].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[19].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[19].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[20].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[20].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[21].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[21].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[22].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[22].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[23].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[23].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[24].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[24].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[25].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[25].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[26].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[26].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[27].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[27].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[28].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[28].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[29].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[29].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[30].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[30].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[31].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[31].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[32].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[32].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[33].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[33].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[34].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[34].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[35].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[35].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[36].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[36].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[37].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[37].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[38].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[38].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[39].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[39].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[40].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[40].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[41].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[41].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[42].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[42].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[43].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[43].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[44].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[44].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[45].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[45].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[46].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[46].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[47].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[47].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[48].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[48].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[49].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[49].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[50].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[50].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[51].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[51].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[52].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[52].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[53].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[53].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[54].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[54].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[55].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[55].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[56].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[56].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[57].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[57].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[58].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[58].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[59].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[59].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[60].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[60].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[61].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[61].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[62].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[62].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[63].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[63].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[0].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[0].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[1].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[1].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[2].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[2].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[3].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[3].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[4].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[4].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[5].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[5].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[6].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[6].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[7].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[7].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[8].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[8].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[9].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[9].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[10].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[10].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[11].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[11].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[12].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[12].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[13].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[13].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[14].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[14].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[15].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[15].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP mul_inst_1/full_product, operation Mode is: C+A:B.
DSP Report: operator mul_inst_1/full_product is absorbed into DSP mul_inst_1/full_product.
DSP Report: Generating DSP mul_inst_2/full_product, operation Mode is: C+A:B.
DSP Report: operator mul_inst_2/full_product is absorbed into DSP mul_inst_2/full_product.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[0].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[0].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[1].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[1].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[2].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[2].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[3].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[3].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[4].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[4].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[5].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[5].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[6].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[6].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[7].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[7].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[8].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[8].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[9].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[9].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[10].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[10].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[11].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[11].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[12].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[12].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[13].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[13].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[14].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[14].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[15].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[15].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[16].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[16].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[17].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[17].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[18].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[18].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[19].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[19].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[20].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[20].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[21].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[21].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[22].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[22].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[23].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[23].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[24].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[24].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[25].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[25].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[26].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[26].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[27].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[27].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[28].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[28].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[29].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[29].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[30].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[30].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[31].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[31].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[32].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[32].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[33].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[33].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[34].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[34].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[35].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[35].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[36].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[36].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[37].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[37].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[38].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[38].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[39].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[39].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[40].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[40].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[41].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[41].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[42].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[42].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[43].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[43].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[44].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[44].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[45].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[45].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[46].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[46].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[47].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[47].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[48].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[48].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[49].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[49].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[50].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[50].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[51].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[51].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[52].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[52].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[53].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[53].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[54].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[54].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[55].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[55].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[56].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[56].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[57].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[57].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[58].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[58].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[59].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[59].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[60].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[60].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[61].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[61].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[62].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[62].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_x[63].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_x[63].mult_x_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[0].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[0].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[1].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[1].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[2].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[2].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[3].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[3].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[4].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[4].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[5].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[5].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[6].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[6].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[7].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[7].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[8].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[8].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[9].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[9].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[10].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[10].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[11].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[11].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[12].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[12].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[13].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[13].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[14].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[14].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_gate[15].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_gate[15].mult_gate_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[0].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[0].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[1].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[1].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[2].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[2].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[3].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[3].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[4].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[4].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[5].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[5].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[6].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[6].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[7].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[7].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[8].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[8].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[9].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[9].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[10].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[10].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[11].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[11].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[12].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[12].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[13].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[13].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[14].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[14].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator gen_mult_h[15].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: operator gen_mult_h[15].mult_h_inst/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term1/full_product is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
DSP Report: operator mult_term2/full_product is absorbed into DSP p_1_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3567.512 ; gain = 945.391 ; free physical = 16890 ; free virtual = 24179
---------------------------------------------------------------------------------
 Sort Area is gru_reset_gate_element p_1_out_0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_10 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_100 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_101 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_102 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_103 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_cell_parallel__GCB0 p_1_out_104 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB0 p_1_out_105 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_106 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_107 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_108 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_109 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_10a : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_10b : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_10c : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_10d : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_10e : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_10f : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_reset_gate_element p_1_out_11 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_110 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_111 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_112 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_cell_parallel__GCB1 p_1_out_113 : 0 0 : 2148 2148 : Used 1 time 100
 Sort Area is gru_reset_gate_element p_1_out_12 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_13 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_14 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_15 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_16 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_17 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_18 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_19 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_1a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_1b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_1c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_1d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_1e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_1f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_20 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_21 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_22 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_23 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_24 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_25 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_26 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_27 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_28 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_29 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_2f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_30 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_31 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_32 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_33 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_34 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_35 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_36 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_37 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_38 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_39 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_3f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_40 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_41 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_42 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_43 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_44 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_45 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_46 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_47 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_48 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_49 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_4f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_50 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_51 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_52 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_53 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_54 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_55 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_56 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_57 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_58 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_59 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_5a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_5b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_5c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_5d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_5e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_5f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_60 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_61 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_62 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_63 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_64 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_65 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_66 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_67 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_68 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_69 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_6a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_6b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_6c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_6d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_6e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_6f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_70 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_71 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_72 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_73 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_74 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_75 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_76 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_77 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_78 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_79 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_7a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_7b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_7c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_7d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_7e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_7f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_80 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_81 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_82 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_83 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_84 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_85 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_86 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_87 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_88 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_89 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_8a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_8b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_8c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_8d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_8e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_8f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_90 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_91 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_92 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_93 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_94 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_95 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_96 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_97 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_98 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_99 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_9a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_9b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_9c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_9d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_9e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_9f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_a : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_update_gate_element p_1_out_a0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_a4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_a5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_a6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_a7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_a8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_a9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_aa : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ab : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ac : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ad : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ae : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_af : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_b : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b1 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b2 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b3 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_b9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ba : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_bb : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_bc : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_bd : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_be : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_bf : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_c : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c1 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c2 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c3 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_c9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ca : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_cb : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_cc : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_cd : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ce : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_cf : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_d : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d1 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d2 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d3 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_d9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_da : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_db : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_dc : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_dd : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_de : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_df : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_e : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e1 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e2 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e3 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_e9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ea : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_eb : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ec : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ed : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ee : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ef : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_reset_gate_element p_1_out_f : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f0 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f1 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f2 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f3 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f4 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f5 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f6 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f7 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f8 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_f9 : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_fa : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_fb : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_fc : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_fd : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_fe : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element p_1_out_ff : 0 0 : 2148 2148 : Used 8 time 100
 Sort Area is gru_new_gate_element mul_inst_1/full_product_a1 : 0 0 : 123 123 : Used 8 time 100
 Sort Area is gru_new_gate_element mul_inst_2/full_product_a3 : 0 0 : 123 123 : Used 8 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | C+A:B        | 30     | 18     | 30     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | C+A:B        | 30     | 18     | 30     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mult        | (C or 0)+A*B | 18     | 15     | 14     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3752.559 ; gain = 1130.438 ; free physical = 16682 ; free virtual = 23971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-3056309-Toothless/realtime/tmp//D4034360.tim': No such file or directory
1
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 101 Warnings, 1 Critical Warnings and 2 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Dec 19 23:21:57 2025...
