#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  3 03:07:18 2024
# Process ID: 55000
# Current directory: C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1
# Command line: vivado.exe -log SNES_toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SNES_toplevel.tcl -notrace
# Log file: C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel.vdi
# Journal file: C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1\vivado.jou
# Running On: EvanSchool, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16831 MB
#-----------------------------------------------------------
source SNES_toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sapph/OneDrive/Desktop/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.cache/ip 
Command: link_design -top SNES_toplevel -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/blk_mem_gen_aram/blk_mem_gen_aram.dcp' for cell 'aram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/blk_mem_gen_vram/blk_mem_gen_vram.dcp' for cell 'vram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'main/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'main/vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/blk_mem_brr_buf/blk_mem_brr_buf.dcp' for cell 'main/SNES/DSP/brr_buf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/blk_mem_gen_cgram/blk_mem_gen_cgram.dcp' for cell 'main/SNES/PPU/our_cgram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/blk_mem_gen_oam/blk_mem_gen_oam.dcp' for cell 'main/SNES/PPU/our_oam'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_1/snes_block_axi_gpio_1_1.dcp' for cell 'snesblaze/axi_romaddr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_1/snes_block_axi_gpio_0_1.dcp' for cell 'snesblaze/axi_romdata'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_uartlite_0_0/snes_block_axi_uartlite_0_0.dcp' for cell 'snesblaze/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_0/snes_block_axi_gpio_0_0.dcp' for cell 'snesblaze/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_0/snes_block_axi_gpio_1_0.dcp' for cell 'snesblaze/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_2_0/snes_block_axi_gpio_2_0.dcp' for cell 'snesblaze/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mdm_1_1/snes_block_mdm_1_1.dcp' for cell 'snesblaze/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_1/snes_block_microblaze_0_1.dcp' for cell 'snesblaze/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_axi_intc_1/snes_block_microblaze_0_axi_intc_1.dcp' for cell 'snesblaze/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1.dcp' for cell 'snesblaze/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_rst_mig_7series_0_83M_1/snes_block_rst_mig_7series_0_83M_1.dcp' for cell 'snesblaze/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0.dcp' for cell 'snesblaze/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_timer_0_0/snes_block_axi_timer_0_0.dcp' for cell 'snesblaze/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_xbar_0/snes_block_xbar_0.dcp' for cell 'snesblaze/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_0/snes_block_auto_pc_0.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_1/snes_block_auto_pc_1.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_2/snes_block_auto_pc_2.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_3/snes_block_auto_pc_3.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_4/snes_block_auto_pc_4.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_5/snes_block_auto_pc_5.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_6/snes_block_auto_pc_6.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_7/snes_block_auto_pc_7.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_8/snes_block_auto_pc_8.dcp' for cell 'snesblaze/microblaze_0_axi_periph/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_auto_pc_9/snes_block_auto_pc_9.dcp' for cell 'snesblaze/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_dlmb_bram_if_cntlr_1/snes_block_dlmb_bram_if_cntlr_1.dcp' for cell 'snesblaze/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_dlmb_v10_1/snes_block_dlmb_v10_1.dcp' for cell 'snesblaze/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_ilmb_bram_if_cntlr_1/snes_block_ilmb_bram_if_cntlr_1.dcp' for cell 'snesblaze/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_ilmb_v10_1/snes_block_ilmb_v10_1.dcp' for cell 'snesblaze/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_lmb_bram_1/snes_block_lmb_bram_1.dcp' for cell 'snesblaze/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1019.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, main/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main/clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_1/snes_block_microblaze_0_1.xdc] for cell 'snesblaze/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_1/snes_block_microblaze_0_1.xdc] for cell 'snesblaze/microblaze_0/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_axi_intc_1/snes_block_microblaze_0_axi_intc_1.xdc] for cell 'snesblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_axi_intc_1/snes_block_microblaze_0_axi_intc_1.xdc] for cell 'snesblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_timer_0_0/snes_block_axi_timer_0_0.xdc] for cell 'snesblaze/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_timer_0_0/snes_block_axi_timer_0_0.xdc] for cell 'snesblaze/timer_usb_axi/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_uartlite_0_0/snes_block_axi_uartlite_0_0_board.xdc] for cell 'snesblaze/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_uartlite_0_0/snes_block_axi_uartlite_0_0_board.xdc] for cell 'snesblaze/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_uartlite_0_0/snes_block_axi_uartlite_0_0.xdc] for cell 'snesblaze/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_uartlite_0_0/snes_block_axi_uartlite_0_0.xdc] for cell 'snesblaze/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_0/snes_block_axi_gpio_0_0_board.xdc] for cell 'snesblaze/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_0/snes_block_axi_gpio_0_0_board.xdc] for cell 'snesblaze/gpio_usb_int/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_0/snes_block_axi_gpio_0_0.xdc] for cell 'snesblaze/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_0/snes_block_axi_gpio_0_0.xdc] for cell 'snesblaze/gpio_usb_int/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_0/snes_block_axi_gpio_1_0_board.xdc] for cell 'snesblaze/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_0/snes_block_axi_gpio_1_0_board.xdc] for cell 'snesblaze/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_0/snes_block_axi_gpio_1_0.xdc] for cell 'snesblaze/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_0/snes_block_axi_gpio_1_0.xdc] for cell 'snesblaze/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_2_0/snes_block_axi_gpio_2_0_board.xdc] for cell 'snesblaze/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_2_0/snes_block_axi_gpio_2_0_board.xdc] for cell 'snesblaze/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_2_0/snes_block_axi_gpio_2_0.xdc] for cell 'snesblaze/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_2_0/snes_block_axi_gpio_2_0.xdc] for cell 'snesblaze/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0_board.xdc] for cell 'snesblaze/spi_usb/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0_board.xdc] for cell 'snesblaze/spi_usb/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0.xdc] for cell 'snesblaze/spi_usb/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0.xdc] for cell 'snesblaze/spi_usb/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_1/snes_block_axi_gpio_0_1_board.xdc] for cell 'snesblaze/axi_romdata/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_1/snes_block_axi_gpio_0_1_board.xdc] for cell 'snesblaze/axi_romdata/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_1/snes_block_axi_gpio_0_1.xdc] for cell 'snesblaze/axi_romdata/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_0_1/snes_block_axi_gpio_0_1.xdc] for cell 'snesblaze/axi_romdata/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_1/snes_block_axi_gpio_1_1_board.xdc] for cell 'snesblaze/axi_romaddr/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_1/snes_block_axi_gpio_1_1_board.xdc] for cell 'snesblaze/axi_romaddr/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_1/snes_block_axi_gpio_1_1.xdc] for cell 'snesblaze/axi_romaddr/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_gpio_1_1/snes_block_axi_gpio_1_1.xdc] for cell 'snesblaze/axi_romaddr/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/constraints/snes_block_mig_7series_0_1.xdc] for cell 'snesblaze/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: snesblaze/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/constraints/snes_block_mig_7series_0_1.xdc:41]
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/constraints/snes_block_mig_7series_0_1.xdc] for cell 'snesblaze/mig_7series_0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_rst_mig_7series_0_83M_1/snes_block_rst_mig_7series_0_83M_1_board.xdc] for cell 'snesblaze/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_rst_mig_7series_0_83M_1/snes_block_rst_mig_7series_0_83M_1_board.xdc] for cell 'snesblaze/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_rst_mig_7series_0_83M_1/snes_block_rst_mig_7series_0_83M_1.xdc] for cell 'snesblaze/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_rst_mig_7series_0_83M_1/snes_block_rst_mig_7series_0_83M_1.xdc] for cell 'snesblaze/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'main/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'main/clk_wiz/inst'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'main/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.113 ; gain = 483.406
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'main/clk_wiz/inst'
Parsing XDC File [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/snesconst.xdc]
Finished Parsing XDC File [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/snesconst.xdc]
Parsing XDC File [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
Finished Parsing XDC File [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc]
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_axi_intc_1/snes_block_microblaze_0_axi_intc_1_clocks.xdc] for cell 'snesblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_axi_intc_1/snes_block_microblaze_0_axi_intc_1_clocks.xdc] for cell 'snesblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mdm_1_1/snes_block_mdm_1_1.xdc] for cell 'snesblaze/mdm_1/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_mdm_1_1/snes_block_mdm_1_1.xdc] for cell 'snesblaze/mdm_1/U0'
Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0_clocks.xdc] for cell 'snesblaze/spi_usb/U0'
Finished Parsing XDC File [c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_axi_quad_spi_0_0/snes_block_axi_quad_spi_0_0_clocks.xdc] for cell 'snesblaze/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'SNES_toplevel'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.gen/sources_1/bd/snes_block/ip/snes_block_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1711.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 284 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 110 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

53 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1711.113 ; gain = 1245.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1711.113 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e083b2d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1711.113 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][10]_i_49 into driver instance main/SNES/DSP/ENV[0][9]_i_24, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][10]_i_57 into driver instance main/SNES/DSP/ENV[0][9]_i_21, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][3]_i_10 into driver instance main/SNES/DSP/ENV[0][2]_i_6, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][3]_i_28 into driver instance main/SNES/DSP/ENV[0][5]_i_13, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][3]_i_31 into driver instance main/SNES/DSP/ENV[0][9]_i_27, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][3]_i_33 into driver instance main/SNES/DSP/ENV[0][5]_i_14, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][3]_i_38 into driver instance main/SNES/DSP/ENV[0][5]_i_21, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/ENV[0][3]_i_40 into driver instance main/SNES/DSP/ENV[0][1]_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/G_VOICE[0]_i_1 into driver instance main/SNES/DSP/KON_CNT[5][0]_i_2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/G_VOICE[1]_i_1 into driver instance main/SNES/DSP/KON_CNT[5][1]_i_2, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/S[1]_i_1 into driver instance main/SNES/DSP/S[1]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/S[2]_i_1 into driver instance main/SNES/DSP/S[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/DSP/S[6]_i_1 into driver instance main/SNES/DSP/S[6]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/AddrGen/DR[0]_i_1 into driver instance main/SNES/SMP/SPC700/AddrGen/MI_reg[ALUCtrl]_i_20, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/AddrGen/DR[3]_i_1 into driver instance main/SNES/SMP/SPC700/AddrGen/MI_reg[ALUCtrl]_i_18, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/AddrGen/DR[4]_i_1 into driver instance main/SNES/SMP/SPC700/AddrGen/MI_reg[ALUCtrl]_i_17, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/AddrGen/DR[5]_i_1 into driver instance main/SNES/SMP/SPC700/AddrGen/MI_reg[ALUCtrl]_i_16, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/AddrGen/DR[7]_i_2 into driver instance main/SNES/SMP/SPC700/AddrGen/MI_reg[ALUCtrl]_i_15, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/MI_reg[ALUCtrl]_i_10 into driver instance main/SNES/SMP/SPC700/MI_reg[ALUCtrl]_i_21, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/TIMERS_ENABLE_i_1 into driver instance main/SNES/SMP/SPC700/REGRAM_reg_i_39, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/res0_carry__0_i_1 into driver instance main/SNES/SMP/SPC700/res0_carry__0_i_8, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/res0_carry_i_2 into driver instance main/SNES/SMP/SPC700/ALU/res0_carry_i_11, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter main/SNES/SMP/SPC700/res0_carry_i_6 into driver instance main/SNES/SMP/SPC700/ALU/res0_carry_i_15, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance snesblaze/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_1 into driver instance snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_1 into driver instance snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_30__0 into driver instance snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_31__0, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1 into driver instance snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__0 into driver instance snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance snesblaze/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[0]_i_1__0 into driver instance snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[0]_i_2__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[0]_i_1 into driver instance snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[10]_i_1 into driver instance snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[3]_i_3, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot[10]_i_1__0 into driver instance snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_enc[3]_i_3__0, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_single_thread.active_target_enc[0]_i_1__0 into driver instance snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_single_thread.active_target_enc[0]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[10]_i_1__1 into driver instance snesblaze/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[3]_i_3__1, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/i___33_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/i___33_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/i___52_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/i___57_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[7]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance snesblaze/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 154f1c713

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2042.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 210 cells and removed 338 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 29 inverter(s) to 83 load pin(s).
Phase 2 Constant propagation | Checksum: 1eded5df4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2042.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1265 cells and removed 3485 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1494b7f63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 9033 cells
INFO: [Opt 31-1021] In phase Sweep, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG snesblaze/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net snesblaze/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 14d4936d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.238 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14d4936d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 225b91017

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             210  |             338  |                                             24  |
|  Constant propagation         |            1265  |            3485  |                                              3  |
|  Sweep                        |               1  |            9033  |                                              8  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              3  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2042.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a09df7b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: f9082a85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2284.434 ; gain = 0.000
Ending Power Optimization Task | Checksum: f9082a85

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2284.434 ; gain = 242.195

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1287] Pulled Inverter main/vga_to_hdmi/inst/encb/cnt[3]_i_4 into driver instance main/vga_to_hdmi/inst/encb/cnt[4]_i_7, which resulted in an inversion of 3 pins
Ending Logic Optimization Task | Checksum: 16d24ebe2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2284.434 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 16d24ebe2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2284.434 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2284.434 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16d24ebe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2284.434 ; gain = 573.320
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SNES_toplevel_drc_opted.rpt -pb SNES_toplevel_drc_opted.pb -rpx SNES_toplevel_drc_opted.rpx
Command: report_drc -file SNES_toplevel_drc_opted.rpt -pb SNES_toplevel_drc_opted.pb -rpx SNES_toplevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144fcfbfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2284.434 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9e3f12f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1467ccdd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1467ccdd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1467ccdd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c6940c86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c3457799

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c3457799

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: d3ed1509

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1386 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 591 nets or LUTs. Breaked 0 LUT, combined 591 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2284.434 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            591  |                   591  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            591  |                   591  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d1c868c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 17a78a3c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17a78a3c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1275e3fb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b814d7f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e1b83661

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7f25a727

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1da92a378

Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 136e4d7b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a1016ef1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a1016ef1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a19a91c4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.815 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 62da08c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Place 46-33] Processed net snesblaze/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 8f5a08b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: a19a91c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.815. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 914e4dc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2284.434 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 914e4dc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 914e4dc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 914e4dc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 914e4dc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2284.434 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2284.434 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2284.434 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166870a4e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2284.434 ; gain = 0.000
Ending Placer Task | Checksum: 13c6ad553

Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file SNES_toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SNES_toplevel_utilization_placed.rpt -pb SNES_toplevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SNES_toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2284.434 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2284.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 66e878e9 ConstDB: 0 ShapeSum: d5825c6a RouteDB: 0
Post Restoration Checksum: NetGraph: 30c6126d NumContArr: dd6c1214 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10e322481

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2290.723 ; gain = 6.289

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10e322481

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.867 ; gain = 10.434

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10e322481

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.867 ; gain = 10.434
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fe8c28e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.230 ; gain = 46.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.132  | TNS=0.000  | WHS=-0.393 | THS=-386.639|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00733477 %
  Global Horizontal Routing Utilization  = 0.00286309 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25914
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25913
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1f0f897d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2391.355 ; gain = 106.922

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f0f897d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2391.355 ; gain = 106.922
Phase 3 Initial Routing | Checksum: cc1444de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3113
 Number of Nodes with overlaps = 273
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f41378b4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dfaac143

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2397.699 ; gain = 113.266
Phase 4 Rip-up And Reroute | Checksum: 1dfaac143

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dfaac143

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dfaac143

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2397.699 ; gain = 113.266
Phase 5 Delay and Skew Optimization | Checksum: 1dfaac143

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bd41310e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2397.699 ; gain = 113.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191bc75ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2397.699 ; gain = 113.266
Phase 6 Post Hold Fix | Checksum: 191bc75ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.04265 %
  Global Horizontal Routing Utilization  = 10.3937 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16f12dd09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16f12dd09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16c952145

Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2397.699 ; gain = 113.266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.616  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16c952145

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2397.699 ; gain = 113.266
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2397.699 ; gain = 113.266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2397.699 ; gain = 113.266
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2399.418 ; gain = 1.719
INFO: [Common 17-1381] The checkpoint 'C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2399.418 ; gain = 1.719
INFO: [runtcl-4] Executing : report_drc -file SNES_toplevel_drc_routed.rpt -pb SNES_toplevel_drc_routed.pb -rpx SNES_toplevel_drc_routed.rpx
Command: report_drc -file SNES_toplevel_drc_routed.rpt -pb SNES_toplevel_drc_routed.pb -rpx SNES_toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SNES_toplevel_methodology_drc_routed.rpt -pb SNES_toplevel_methodology_drc_routed.pb -rpx SNES_toplevel_methodology_drc_routed.rpx
Command: report_methodology -file SNES_toplevel_methodology_drc_routed.rpt -pb SNES_toplevel_methodology_drc_routed.pb -rpx SNES_toplevel_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.runs/impl_1/SNES_toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2411.441 ; gain = 3.434
INFO: [runtcl-4] Executing : report_power -file SNES_toplevel_power_routed.rpt -pb SNES_toplevel_power_summary_routed.pb -rpx SNES_toplevel_power_routed.rpx
Command: report_power -file SNES_toplevel_power_routed.rpt -pb SNES_toplevel_power_summary_routed.pb -rpx SNES_toplevel_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_100MHz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/SNESonUrbana/SNESonUrbana.srcs/constrs_1/imports/urbana_ddr3.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
211 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.293 ; gain = 39.852
INFO: [runtcl-4] Executing : report_route_status -file SNES_toplevel_route_status.rpt -pb SNES_toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file SNES_toplevel_timing_summary_routed.rpt -pb SNES_toplevel_timing_summary_routed.pb -rpx SNES_toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 snesblaze/mig_7series_0/u_snes_block_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
INFO: [runtcl-4] Executing : report_incremental_reuse -file SNES_toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file SNES_toplevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SNES_toplevel_bus_skew_routed.rpt -pb SNES_toplevel_bus_skew_routed.pb -rpx SNES_toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May  3 03:10:15 2024...
