<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='399' type='llvm::SDNode * llvm::SITargetLowering::legalizeTargetIndependentNode(llvm::SDNode * Node, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='845' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10951' ll='10992' type='llvm::SDNode * llvm::SITargetLowering::legalizeTargetIndependentNode(llvm::SDNode * Node, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11009' u='c' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10948'>/// Legalize target independent instructions (e.g. INSERT_SUBREG)
/// with frame index operands.
/// LLVM assumes that inputs are to these instructions are registers.</doc>
