
*** Running vivado
    with args -log Top.vds -m64 -mode batch -messageDb vivado.pb -source Top.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd
#   H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd
#   H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/Cnt.vhd
# }
# read_xdc H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/constrs_1/new/Semester_Project.xdc
# set_property used_in_implementation false [get_files H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/constrs_1/new/Semester_Project.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.cache/wt [current_project]
# set_property parent.project_dir H:/School/Spring2015/EECS443/semester/Semester_Proj [current_project]
# catch { write_hwdef -file Top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Top -part xc7a100tcsg324-1
Command: synth_design -top Top -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 230.688 ; gain = 97.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:51]
INFO: [Synth 8-3491] module 'Cnt' declared at 'H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/Cnt.vhd:34' bound to instance 'C1' of component 'Cnt' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Cnt' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/Cnt.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cnt' (1#1) [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/Cnt.vhd:41]
INFO: [Synth 8-3491] module 'RgbPWM' declared at 'H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd:36' bound to instance 'PWMR' of component 'RgbPWM' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:87]
INFO: [Synth 8-638] synthesizing module 'RgbPWM' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RgbPWM' (2#1) [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd:46]
INFO: [Synth 8-3491] module 'Cnt' declared at 'H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/Cnt.vhd:34' bound to instance 'C2' of component 'Cnt' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:88]
INFO: [Synth 8-3491] module 'RgbPWM' declared at 'H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd:36' bound to instance 'PWMG' of component 'RgbPWM' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:89]
INFO: [Synth 8-3491] module 'Cnt' declared at 'H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/Cnt.vhd:34' bound to instance 'C3' of component 'Cnt' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:90]
INFO: [Synth 8-3491] module 'RgbPWM' declared at 'H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RgbPWM.vhd:36' bound to instance 'PWMB' of component 'RgbPWM' [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Top' (3#1) [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/sources_1/new/RGBLed.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 263.574 ; gain = 130.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/constrs_1/new/Semester_Project.xdc]
Finished Parsing XDC File [H:/School/Spring2015/EECS443/semester/Semester_Proj/Semester_Proj.srcs/constrs_1/new/Semester_Project.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 471.777 ; gain = 338.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 471.777 ; gain = 338.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 471.777 ; gain = 338.695
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'C1' (Cnt) to 'C2'
INFO: [Synth 8-223] decloning instance 'C1' (Cnt) to 'C3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
Module Cnt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RgbPWM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 475.941 ; gain = 342.859
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 475.941 ; gain = 342.859
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 475.941 ; gain = 342.859
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMB/Dty_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMG/Dty_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMR/Dty_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMB/Dty_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMG/Dty_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMR/Dty_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[28] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[25] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[24] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[23] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[22] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[21] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[20] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[19] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[2] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[1] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMR/Dty_reg[0] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[28] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[25] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[24] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[23] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[22] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[21] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[20] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[19] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[2] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[1] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMG/Dty_reg[0] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[31] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[30] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[29] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[28] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[27] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[26] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[25] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[24] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[23] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[22] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[21] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[20] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[19] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[2] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[1] ) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (\PWMB/Dty_reg[0] ) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 502.305 ; gain = 369.223
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 502.305 ; gain = 369.223
Finished Parallel Section  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 502.305 ; gain = 369.223
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 545.969 ; gain = 412.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 545.969 ; gain = 412.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 557.160 ; gain = 424.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 557.160 ; gain = 424.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 557.160 ; gain = 424.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 557.160 ; gain = 424.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |    30|
|4     |LUT2   |    80|
|5     |LUT3   |    15|
|6     |LUT4   |     6|
|7     |LUT5   |     3|
|8     |LUT6   |    27|
|9     |FDRE   |   115|
|10    |IBUF   |    16|
|11    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   328|
|2     |  C1     |Cnt      |   176|
|3     |  PWMB   |RgbPWM   |    45|
|4     |  PWMG   |RgbPWM_0 |    42|
|5     |  PWMR   |RgbPWM_1 |    42|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 557.160 ; gain = 424.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 557.160 ; gain = 424.078
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 558.164 ; gain = 378.426
# write_checkpoint Top.dcp
# report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 558.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 07 09:43:13 2015...
