Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0636a3dca5714c9580ec594f5a3693cd --incr --debug typical --relax --mt 2 -generic_top delay_a=300, -generic_top level_a=0 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot trigg_tb_behav xil_defaultlib.trigg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3532] module 'glbl' does not have a parameter named 'delay_a' to override [C:/Users/Francisco/Desktop/esther_sim/esther_sim.sim/sim_1/behav/xsim/glbl.v:6]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'fifo_used' [C:/Users/Francisco/Desktop/esther_sim/esther_sim.srcs/sim_1/new/trigg_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'data' [C:/Users/Francisco/Desktop/esther_sim/esther_sim.srcs/sources_1/new/esther_trigg.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.CFD_t
Compiling module xil_defaultlib.esther_trigg
Compiling module xil_defaultlib.trigg_tb(delay_a="300,",level_a=...
Compiling module xil_defaultlib.glbl
Built simulation snapshot trigg_tb_behav
