$date
	Thu Apr 25 05:51:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_tb $end
$var wire 1 ! q $end
$var parameter 32 " period $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
0%
0$
0#
x!
$end
#5
0!
1#
#10
0#
#15
1#
#20
0#
1%
#25
1#
#30
0#
0%
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
1$
#85
1!
1#
#90
0#
#95
1#
#100
0#
0$
#105
0!
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
