Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 12:02:41 2020
| Host         : DESKTOP-MDJ4TOO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   215 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           17 |
| Yes          | No                    | No                     |              88 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |              Enable Signal             |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  vga_sync_unit/pixel_reg_reg[0]_0 |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[0].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[4].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[3].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[5].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[1].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[2].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[6].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[8].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[12].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[10].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[7].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[11].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[9].fdiv/clkDiv_reg_0     |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[17].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[15].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[13].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[16].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  genblk1[14].fdiv/clkDiv_reg_0    |                                        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[6]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[2]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[7]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[0]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[1]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[3]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[4]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/receiver/data_out[5]        |                                            |                1 |              1 |         1.00 |
|  baud                             | uartSystem/transmitter/bit_out         | uartSystem/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  genblk1[18].fdiv/CLK             |                                        |                                            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                    |                                        |                                            |                5 |              6 |         1.20 |
|  baud                             |                                        | uartSystem/receiver/data_out_reg[3]_0      |                2 |              6 |         3.00 |
|  baud                             |                                        |                                            |                2 |              7 |         3.50 |
|  baud                             |                                        | uartSystem/receiver/count[7]_i_1_n_0       |                4 |              8 |         2.00 |
|  baud                             |                                        | uartSystem/transmitter/count[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  baud                             | uartSystem/transmitter/temp[7]_i_1_n_0 |                                            |                1 |              8 |         8.00 |
|  baud                             | uartSystem/receiver/last_rec_reg       | uartSystem/receiver/ena_reg                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                    | vga_sync_unit/v_count_reg0             |                                            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                    | vga_sync_unit/pixel_reg_reg[0]_0       |                                            |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG                    |                                        | uartSystem/baudrate_gen/clear              |                8 |             32 |         4.00 |
|  baud                             | uartSystem/receiver/ena0               |                                            |               19 |             38 |         2.00 |
+-----------------------------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


