DP_LINK_SCRAMBLING_DISABLE,VAR_0
DP_SET_ANSI_8B10B,VAR_1
DP_TRAINING_PATTERN_1,VAR_2
DP_TRAINING_PATTERN_2,VAR_3
DP_TRAINING_PATTERN_DISABLE,VAR_4
SOR_DP_PADCTL_CM_TXD_0,VAR_5
SOR_DP_PADCTL_CM_TXD_1,VAR_6
SOR_DP_PADCTL_CM_TXD_2,VAR_7
SOR_DP_PADCTL_CM_TXD_3,VAR_8
SOR_DP_PADCTL_TX_PU,FUNC_0
SOR_DP_PADCTL_TX_PU_ENABLE,VAR_9
SOR_DP_PADCTL_TX_PU_MASK,VAR_10
SOR_DP_SPARE0,VAR_11
SOR_DP_SPARE_MACRO_SOR_CLK,VAR_12
SOR_DP_SPARE_PANEL_INTERNAL,VAR_13
SOR_DP_SPARE_SEQ_ENABLE,VAR_14
SOR_DP_TPG,VAR_15
SOR_DP_TPG_CHANNEL_CODING,VAR_16
SOR_DP_TPG_PATTERN_NONE,VAR_17
SOR_DP_TPG_PATTERN_TRAIN1,VAR_18
SOR_DP_TPG_PATTERN_TRAIN2,VAR_19
SOR_DP_TPG_SCRAMBLER_GALIOS,VAR_20
SOR_DP_TPG_SCRAMBLER_NONE,VAR_21
SOR_LANE_DRIVE_CURRENT0,VAR_22
SOR_LANE_DRIVE_CURRENT_LANE0,FUNC_1
SOR_LANE_DRIVE_CURRENT_LANE1,FUNC_2
SOR_LANE_DRIVE_CURRENT_LANE2,FUNC_3
SOR_LANE_DRIVE_CURRENT_LANE3,FUNC_4
SOR_LANE_POSTCURSOR0,VAR_23
SOR_LANE_POSTCURSOR_LANE0,FUNC_5
SOR_LANE_POSTCURSOR_LANE1,FUNC_6
SOR_LANE_POSTCURSOR_LANE2,FUNC_7
SOR_LANE_POSTCURSOR_LANE3,FUNC_8
SOR_LANE_PREEMPHASIS0,VAR_24
SOR_LANE_PREEMPHASIS_LANE0,FUNC_9
SOR_LANE_PREEMPHASIS_LANE1,FUNC_10
SOR_LANE_PREEMPHASIS_LANE2,FUNC_11
SOR_LANE_PREEMPHASIS_LANE3,FUNC_12
SOR_LVDS,VAR_25
drm_dp_aux_prepare,FUNC_13
drm_dp_aux_train,FUNC_14
tegra_sor_readl,FUNC_15
tegra_sor_writel,FUNC_16
usleep_range,FUNC_17
tegra_sor_dp_train_fast,FUNC_18
sor,VAR_26
link,VAR_27
i,VAR_28
pattern,VAR_29
value,VAR_30
err,VAR_31
lane,VAR_32
lane,VAR_33
lane,VAR_34
