<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Dec 30 13:31:39 2021" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys-a7-100t:part0:1.0" DEVICE="7a100t" NAME="zxnexys" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clock" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CPU_RESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_CPU_RESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxreset_0" PORT="cpu_resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_DATA" SIGIS="undef" SIGNAME="External_Ports_M_DATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_mic_0" PORT="m_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="M_CLK" SIGIS="clk" SIGNAME="zxnexys_mic_0_m_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_mic_0" PORT="m_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_LRSEL" SIGIS="undef" SIGNAME="zxnexys_mic_0_m_lrsel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_mic_0" PORT="m_lrsel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="AN" RIGHT="0" SIGIS="undef" SIGNAME="zxnexys_ledsegment_0_an">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_ledsegment_0" PORT="an"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="CA" RIGHT="0" SIGIS="undef" SIGNAME="zxnexys_ledsegment_0_ca">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_ledsegment_0" PORT="ca"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUD_PWM" SIGIS="undef" SIGNAME="zxaudio_0_aud_pwm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxaudio_0" PORT="aud_pwm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUD_SD" SIGIS="undef" SIGNAME="zxaudio_0_aud_sd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxaudio_0" PORT="aud_sd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="VGA_B" RIGHT="0" SIGIS="undef" SIGNAME="zxvga_0_vga_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxvga_0" PORT="vga_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="VGA_G" RIGHT="0" SIGIS="undef" SIGNAME="zxvga_0_vga_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxvga_0" PORT="vga_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="VGA_R" RIGHT="0" SIGIS="undef" SIGNAME="zxvga_0_vga_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxvga_0" PORT="vga_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VGA_HS" SIGIS="undef" SIGNAME="zxvga_0_vga_hs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxvga_0" PORT="vga_hs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VGA_VS" SIGIS="undef" SIGNAME="zxvga_0_vga_vs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxvga_0" PORT="vga_vs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SD_CD" SIGIS="undef" SIGNAME="External_Ports_SD_CD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_cd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SD_DAT0" SIGIS="undef" SIGNAME="External_Ports_SD_DAT0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_dat0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTNC" SIGIS="undef" SIGNAME="External_Ports_BTNC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxjoystick_0" PORT="btnc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTND" SIGIS="undef" SIGNAME="External_Ports_BTND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxjoystick_0" PORT="btnd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTNL" SIGIS="undef" SIGNAME="External_Ports_BTNL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxjoystick_0" PORT="btnl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTNR" SIGIS="undef" SIGNAME="External_Ports_BTNR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxjoystick_0" PORT="btnr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTNU" SIGIS="undef" SIGNAME="External_Ports_BTNU">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxjoystick_0" PORT="btnu"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SD_CMD" SIGIS="undef" SIGNAME="zxsdcard_0_sd_cmd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_cmd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SD_DAT1" SIGIS="undef" SIGNAME="zxsdcard_0_sd_dat1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_dat1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SD_DAT2" SIGIS="undef" SIGNAME="zxsdcard_0_sd_dat2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_dat2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SD_DAT3" SIGIS="undef" SIGNAME="zxsdcard_0_sd_dat3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_dat3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SD_RESET" SIGIS="undef" SIGNAME="zxsdcard_0_sd_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SD_SCK" SIGIS="undef" SIGNAME="zxsdcard_0_sd_sck">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxsdcard_0" PORT="sd_sck"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="LED" RIGHT="0" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED16_B" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led16_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led16_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED16_G" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led16_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led16_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED16_R" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led16_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led16_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED17_B" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led17_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led17_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED17_G" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led17_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led17_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED17_R" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led17_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="led17_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="sw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_CTS" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_uart_cts">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="uart_cts"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_RTS" SIGIS="undef" SIGNAME="External_Ports_UART_RTS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="uart_rts"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_RXD_OUT" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_uart_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="uart_rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_TXD_IN" SIGIS="undef" SIGNAME="External_Ports_UART_TXD_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="uart_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ddr2_sdram_dq" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ddr2_sdram_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dqs_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ddr2_sdram_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dqs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="12" NAME="ddr2_sdram_addr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr2_sdram_ba" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr2_sdram_ras_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_ras_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr2_sdram_cas_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_cas_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr2_sdram_we_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_we_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr2_sdram_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr2_ck_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr2_sdram_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr2_ck_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr2_sdram_cke" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr2_sdram_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr2_sdram_dm" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr2_sdram_odt" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr2_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin1_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin1_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin1_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin1_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin1_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin2_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin2_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin2_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin2_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin2_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin2_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin3_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin3_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin3_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin3_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin3_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin3_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin3_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin4_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin4_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin4_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin4_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin4_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin4_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin4_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin4_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin4_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin7_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin7_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin7_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin7_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin7_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin7_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin7_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin7_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin7_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin8_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin8_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin8_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin8_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin8_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin8_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin8_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin8_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin8_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin9_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin9_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin9_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin9_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin9_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin9_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin9_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin9_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin9_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JC_pin10_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin10_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin10_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin10_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin10_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin10_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JC_pin10_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin10_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_esp32_0" PORT="pin10_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin1_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin1_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin1_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin1_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin1_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin2_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin2_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin2_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin2_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin2_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin2_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin3_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin3_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin3_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin3_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin3_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin3_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin3_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin4_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin4_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin4_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin4_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin4_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin4_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin4_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin4_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin4_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin7_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin7_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin7_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin7_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin7_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin7_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin7_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin7_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin7_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin8_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin8_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin8_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin8_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin8_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin8_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin8_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin8_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin8_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin9_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin9_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin9_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin9_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin9_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin9_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin9_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin9_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin9_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JB_pin10_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin10_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin10_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin10_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin10_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin10_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JB_pin10_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin10_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_i2s2_0" PORT="pin10_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin1_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin1_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin1_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin1_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin1_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin2_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin2_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin2_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin2_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin2_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin2_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin3_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin3_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin3_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin3_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin3_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin3_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin3_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin4_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin4_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin4_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin4_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin4_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin4_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin4_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin4_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin4_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin7_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin7_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin7_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin7_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin7_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin7_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin7_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin7_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin7_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin8_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin8_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin8_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin8_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin8_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin8_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin8_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin8_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin8_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin9_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin9_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin9_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin9_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin9_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin9_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin9_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin9_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin9_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JXADC_pin10_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin10_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin10_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin10_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin10_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin10_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JXADC_pin10_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin10_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="pin10_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin1_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin1_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin1_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin1_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin1_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin2_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin2_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin2_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin2_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin2_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin2_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin3_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin3_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin3_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin3_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin3_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin3_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin3_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin4_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin4_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin4_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin4_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin4_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin4_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin4_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin4_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin4_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin7_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin7_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin7_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin7_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin7_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin7_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin7_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin7_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin7_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin8_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin8_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin8_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin8_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin8_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin8_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin8_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin8_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin8_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin9_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin9_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin9_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin9_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin9_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin9_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin9_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin9_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin9_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JD_pin10_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin10_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin10_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin10_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin10_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin10_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JD_pin10_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin10_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_rtcc_0" PORT="pin10_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin1_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin1_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin1_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin1_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin1_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin2_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin2_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin2_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin2_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin2_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin2_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin3_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin3_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin3_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin3_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin3_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin3_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin3_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin4_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin4_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin4_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin4_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin4_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin4_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin4_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin4_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin4_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin7_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin7_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin7_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin7_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin7_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin7_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin7_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin7_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin7_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin8_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin8_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin8_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin8_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin8_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin8_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin8_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin8_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin8_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin9_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin9_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin9_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin9_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin9_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin9_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin9_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin9_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin9_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="JA_pin10_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin10_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin10_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin10_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin10_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin10_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="JA_pin10_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin10_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmod_xsd_0" PORT="pin10_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PS2_CLK_tri_o" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_clk_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxkeyboard_0" PORT="ps2_clk_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PS2_CLK_tri_t" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_clk_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxkeyboard_0" PORT="ps2_clk_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PS2_CLK_tri_i" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxkeyboard_0" PORT="ps2_clk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PS2_DATA_tri_o" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_data_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxkeyboard_0" PORT="ps2_data_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PS2_DATA_tri_t" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_data_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxkeyboard_0" PORT="ps2_data_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PS2_DATA_tri_i" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_data_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zxkeyboard_0" PORT="ps2_data_i"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="mig_7series_0_DDR2" DATAWIDTH="8" NAME="ddr2_sdram" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr2_sdram_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr2_sdram_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr2_sdram_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr2_sdram_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr2_sdram_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr2_sdram_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr2_sdram_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr2_sdram_we_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr2_sdram_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr2_sdram_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr2_sdram_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr2_sdram_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="ddr2_sdram_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr2_sdram_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pmod_esp32_0_pmod_esp32" NAME="JC" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="PIN1_I" PHYSICAL="JC_pin1_i"/>
        <PORTMAP LOGICAL="PIN1_O" PHYSICAL="JC_pin1_o"/>
        <PORTMAP LOGICAL="PIN1_T" PHYSICAL="JC_pin1_t"/>
        <PORTMAP LOGICAL="PIN2_I" PHYSICAL="JC_pin2_i"/>
        <PORTMAP LOGICAL="PIN2_O" PHYSICAL="JC_pin2_o"/>
        <PORTMAP LOGICAL="PIN2_T" PHYSICAL="JC_pin2_t"/>
        <PORTMAP LOGICAL="PIN3_I" PHYSICAL="JC_pin3_i"/>
        <PORTMAP LOGICAL="PIN3_O" PHYSICAL="JC_pin3_o"/>
        <PORTMAP LOGICAL="PIN3_T" PHYSICAL="JC_pin3_t"/>
        <PORTMAP LOGICAL="PIN4_I" PHYSICAL="JC_pin4_i"/>
        <PORTMAP LOGICAL="PIN4_O" PHYSICAL="JC_pin4_o"/>
        <PORTMAP LOGICAL="PIN4_T" PHYSICAL="JC_pin4_t"/>
        <PORTMAP LOGICAL="PIN7_I" PHYSICAL="JC_pin7_i"/>
        <PORTMAP LOGICAL="PIN7_O" PHYSICAL="JC_pin7_o"/>
        <PORTMAP LOGICAL="PIN7_T" PHYSICAL="JC_pin7_t"/>
        <PORTMAP LOGICAL="PIN8_I" PHYSICAL="JC_pin8_i"/>
        <PORTMAP LOGICAL="PIN8_O" PHYSICAL="JC_pin8_o"/>
        <PORTMAP LOGICAL="PIN8_T" PHYSICAL="JC_pin8_t"/>
        <PORTMAP LOGICAL="PIN9_I" PHYSICAL="JC_pin9_i"/>
        <PORTMAP LOGICAL="PIN9_O" PHYSICAL="JC_pin9_o"/>
        <PORTMAP LOGICAL="PIN9_T" PHYSICAL="JC_pin9_t"/>
        <PORTMAP LOGICAL="PIN10_I" PHYSICAL="JC_pin10_i"/>
        <PORTMAP LOGICAL="PIN10_O" PHYSICAL="JC_pin10_o"/>
        <PORTMAP LOGICAL="PIN10_T" PHYSICAL="JC_pin10_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pmod_ps2_jstk2_0_pmod_ps2_jstk2" NAME="JXADC" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="PIN1_I" PHYSICAL="JXADC_pin1_i"/>
        <PORTMAP LOGICAL="PIN1_O" PHYSICAL="JXADC_pin1_o"/>
        <PORTMAP LOGICAL="PIN1_T" PHYSICAL="JXADC_pin1_t"/>
        <PORTMAP LOGICAL="PIN2_I" PHYSICAL="JXADC_pin2_i"/>
        <PORTMAP LOGICAL="PIN2_O" PHYSICAL="JXADC_pin2_o"/>
        <PORTMAP LOGICAL="PIN2_T" PHYSICAL="JXADC_pin2_t"/>
        <PORTMAP LOGICAL="PIN3_I" PHYSICAL="JXADC_pin3_i"/>
        <PORTMAP LOGICAL="PIN3_O" PHYSICAL="JXADC_pin3_o"/>
        <PORTMAP LOGICAL="PIN3_T" PHYSICAL="JXADC_pin3_t"/>
        <PORTMAP LOGICAL="PIN4_I" PHYSICAL="JXADC_pin4_i"/>
        <PORTMAP LOGICAL="PIN4_O" PHYSICAL="JXADC_pin4_o"/>
        <PORTMAP LOGICAL="PIN4_T" PHYSICAL="JXADC_pin4_t"/>
        <PORTMAP LOGICAL="PIN7_I" PHYSICAL="JXADC_pin7_i"/>
        <PORTMAP LOGICAL="PIN7_O" PHYSICAL="JXADC_pin7_o"/>
        <PORTMAP LOGICAL="PIN7_T" PHYSICAL="JXADC_pin7_t"/>
        <PORTMAP LOGICAL="PIN8_I" PHYSICAL="JXADC_pin8_i"/>
        <PORTMAP LOGICAL="PIN8_O" PHYSICAL="JXADC_pin8_o"/>
        <PORTMAP LOGICAL="PIN8_T" PHYSICAL="JXADC_pin8_t"/>
        <PORTMAP LOGICAL="PIN9_I" PHYSICAL="JXADC_pin9_i"/>
        <PORTMAP LOGICAL="PIN9_O" PHYSICAL="JXADC_pin9_o"/>
        <PORTMAP LOGICAL="PIN9_T" PHYSICAL="JXADC_pin9_t"/>
        <PORTMAP LOGICAL="PIN10_I" PHYSICAL="JXADC_pin10_i"/>
        <PORTMAP LOGICAL="PIN10_O" PHYSICAL="JXADC_pin10_o"/>
        <PORTMAP LOGICAL="PIN10_T" PHYSICAL="JXADC_pin10_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pmod_rtcc_0_pmod_rtcc" NAME="JD" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="PIN1_I" PHYSICAL="JD_pin1_i"/>
        <PORTMAP LOGICAL="PIN1_O" PHYSICAL="JD_pin1_o"/>
        <PORTMAP LOGICAL="PIN1_T" PHYSICAL="JD_pin1_t"/>
        <PORTMAP LOGICAL="PIN2_I" PHYSICAL="JD_pin2_i"/>
        <PORTMAP LOGICAL="PIN2_O" PHYSICAL="JD_pin2_o"/>
        <PORTMAP LOGICAL="PIN2_T" PHYSICAL="JD_pin2_t"/>
        <PORTMAP LOGICAL="PIN3_I" PHYSICAL="JD_pin3_i"/>
        <PORTMAP LOGICAL="PIN3_O" PHYSICAL="JD_pin3_o"/>
        <PORTMAP LOGICAL="PIN3_T" PHYSICAL="JD_pin3_t"/>
        <PORTMAP LOGICAL="PIN4_I" PHYSICAL="JD_pin4_i"/>
        <PORTMAP LOGICAL="PIN4_O" PHYSICAL="JD_pin4_o"/>
        <PORTMAP LOGICAL="PIN4_T" PHYSICAL="JD_pin4_t"/>
        <PORTMAP LOGICAL="PIN7_I" PHYSICAL="JD_pin7_i"/>
        <PORTMAP LOGICAL="PIN7_O" PHYSICAL="JD_pin7_o"/>
        <PORTMAP LOGICAL="PIN7_T" PHYSICAL="JD_pin7_t"/>
        <PORTMAP LOGICAL="PIN8_I" PHYSICAL="JD_pin8_i"/>
        <PORTMAP LOGICAL="PIN8_O" PHYSICAL="JD_pin8_o"/>
        <PORTMAP LOGICAL="PIN8_T" PHYSICAL="JD_pin8_t"/>
        <PORTMAP LOGICAL="PIN9_I" PHYSICAL="JD_pin9_i"/>
        <PORTMAP LOGICAL="PIN9_O" PHYSICAL="JD_pin9_o"/>
        <PORTMAP LOGICAL="PIN9_T" PHYSICAL="JD_pin9_t"/>
        <PORTMAP LOGICAL="PIN10_I" PHYSICAL="JD_pin10_i"/>
        <PORTMAP LOGICAL="PIN10_O" PHYSICAL="JD_pin10_o"/>
        <PORTMAP LOGICAL="PIN10_T" PHYSICAL="JD_pin10_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pmod_i2s2_0_pmod_i2s2" NAME="JB" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="PIN1_I" PHYSICAL="JB_pin1_i"/>
        <PORTMAP LOGICAL="PIN1_O" PHYSICAL="JB_pin1_o"/>
        <PORTMAP LOGICAL="PIN1_T" PHYSICAL="JB_pin1_t"/>
        <PORTMAP LOGICAL="PIN2_I" PHYSICAL="JB_pin2_i"/>
        <PORTMAP LOGICAL="PIN2_O" PHYSICAL="JB_pin2_o"/>
        <PORTMAP LOGICAL="PIN2_T" PHYSICAL="JB_pin2_t"/>
        <PORTMAP LOGICAL="PIN3_I" PHYSICAL="JB_pin3_i"/>
        <PORTMAP LOGICAL="PIN3_O" PHYSICAL="JB_pin3_o"/>
        <PORTMAP LOGICAL="PIN3_T" PHYSICAL="JB_pin3_t"/>
        <PORTMAP LOGICAL="PIN4_I" PHYSICAL="JB_pin4_i"/>
        <PORTMAP LOGICAL="PIN4_O" PHYSICAL="JB_pin4_o"/>
        <PORTMAP LOGICAL="PIN4_T" PHYSICAL="JB_pin4_t"/>
        <PORTMAP LOGICAL="PIN7_I" PHYSICAL="JB_pin7_i"/>
        <PORTMAP LOGICAL="PIN7_O" PHYSICAL="JB_pin7_o"/>
        <PORTMAP LOGICAL="PIN7_T" PHYSICAL="JB_pin7_t"/>
        <PORTMAP LOGICAL="PIN8_I" PHYSICAL="JB_pin8_i"/>
        <PORTMAP LOGICAL="PIN8_O" PHYSICAL="JB_pin8_o"/>
        <PORTMAP LOGICAL="PIN8_T" PHYSICAL="JB_pin8_t"/>
        <PORTMAP LOGICAL="PIN9_I" PHYSICAL="JB_pin9_i"/>
        <PORTMAP LOGICAL="PIN9_O" PHYSICAL="JB_pin9_o"/>
        <PORTMAP LOGICAL="PIN9_T" PHYSICAL="JB_pin9_t"/>
        <PORTMAP LOGICAL="PIN10_I" PHYSICAL="JB_pin10_i"/>
        <PORTMAP LOGICAL="PIN10_O" PHYSICAL="JB_pin10_o"/>
        <PORTMAP LOGICAL="PIN10_T" PHYSICAL="JB_pin10_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pmod_xsd_0_pmod_xsd" NAME="JA" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="PIN1_I" PHYSICAL="JA_pin1_i"/>
        <PORTMAP LOGICAL="PIN1_O" PHYSICAL="JA_pin1_o"/>
        <PORTMAP LOGICAL="PIN1_T" PHYSICAL="JA_pin1_t"/>
        <PORTMAP LOGICAL="PIN2_I" PHYSICAL="JA_pin2_i"/>
        <PORTMAP LOGICAL="PIN2_O" PHYSICAL="JA_pin2_o"/>
        <PORTMAP LOGICAL="PIN2_T" PHYSICAL="JA_pin2_t"/>
        <PORTMAP LOGICAL="PIN3_I" PHYSICAL="JA_pin3_i"/>
        <PORTMAP LOGICAL="PIN3_O" PHYSICAL="JA_pin3_o"/>
        <PORTMAP LOGICAL="PIN3_T" PHYSICAL="JA_pin3_t"/>
        <PORTMAP LOGICAL="PIN4_I" PHYSICAL="JA_pin4_i"/>
        <PORTMAP LOGICAL="PIN4_O" PHYSICAL="JA_pin4_o"/>
        <PORTMAP LOGICAL="PIN4_T" PHYSICAL="JA_pin4_t"/>
        <PORTMAP LOGICAL="PIN7_I" PHYSICAL="JA_pin7_i"/>
        <PORTMAP LOGICAL="PIN7_O" PHYSICAL="JA_pin7_o"/>
        <PORTMAP LOGICAL="PIN7_T" PHYSICAL="JA_pin7_t"/>
        <PORTMAP LOGICAL="PIN8_I" PHYSICAL="JA_pin8_i"/>
        <PORTMAP LOGICAL="PIN8_O" PHYSICAL="JA_pin8_o"/>
        <PORTMAP LOGICAL="PIN8_T" PHYSICAL="JA_pin8_t"/>
        <PORTMAP LOGICAL="PIN9_I" PHYSICAL="JA_pin9_i"/>
        <PORTMAP LOGICAL="PIN9_O" PHYSICAL="JA_pin9_o"/>
        <PORTMAP LOGICAL="PIN9_T" PHYSICAL="JA_pin9_t"/>
        <PORTMAP LOGICAL="PIN10_I" PHYSICAL="JA_pin10_i"/>
        <PORTMAP LOGICAL="PIN10_O" PHYSICAL="JA_pin10_o"/>
        <PORTMAP LOGICAL="PIN10_T" PHYSICAL="JA_pin10_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="zxkeyboard_0_ps2_clk" NAME="PS2_CLK" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="PS2_CLK_tri_o"/>
        <PORTMAP LOGICAL="TRI_T" PHYSICAL="PS2_CLK_tri_t"/>
        <PORTMAP LOGICAL="TRI_I" PHYSICAL="PS2_CLK_tri_i"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="zxkeyboard_0_ps2_data" NAME="PS2_DATA" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="PS2_DATA_tri_o"/>
        <PORTMAP LOGICAL="TRI_T" PHYSICAL="PS2_DATA_tri_t"/>
        <PORTMAP LOGICAL="TRI_I" PHYSICAL="PS2_DATA_tri_i"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="9" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="1"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="zxnexys_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="7"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="_clk_200__200.00000______0.000______50.0______130.488____122.577"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="_clk_140__140.00000______0.000______50.0______139.537____122.577"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="clk_28_n__28.00000____180.000______50.0______193.383____122.577"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="__clk_28__28.00000______0.000______50.0______193.383____122.577"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="__clk_14__14.00000______0.000______50.0______221.798____122.577"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="clk_12m28__12.28070______0.000______50.0______227.577____122.577"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="___clk_7___7.00000______0.000______50.0______253.969____122.577"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="140.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="28.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="28.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="14.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="12.28070"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="7.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="140.00000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="28.00000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="28.00000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="14.00000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="12.28070"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="7.00000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="7.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="3.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="25"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="25"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="50"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="57"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="100"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_200"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_140"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_28_n"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_28"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_14"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_12m28"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.4285714285714286"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="7.142857142857143"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="7.142857142857143"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="14.285714285714286"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="16.285714285714285"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="28.571428571428573"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="200.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="140.00000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="28.00000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="28.00000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="14.00000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="12.28070"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="7.00000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="80.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="600.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1200.000"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="true"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="7"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_200"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_140"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_28_n"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_28"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_14"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_12m28"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="140.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="28.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="28.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="14.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="12.28070"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="7.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="7.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="3.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="25"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="180.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="25"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="50"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="57"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="100"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="sys_clock"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="130.488"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="139.537"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="193.383"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="193.383"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="221.798"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="227.577"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="253.969"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="122.577"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_200" SIGIS="clk" SIGNAME="clk_wiz_0_clk_200">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_200"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="140000000" DIR="O" NAME="clk_140" SIGIS="clk" SIGNAME="clk_wiz_0_clk_140">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_140"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="28000000" DIR="O" NAME="clk_28_n" SIGIS="clk" SIGNAME="clk_wiz_0_clk_28_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_28_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="28000000" DIR="O" NAME="clk_28" SIGIS="clk" SIGNAME="clk_wiz_0_clk_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="14000000" DIR="O" NAME="clk_14" SIGIS="clk" SIGNAME="clk_wiz_0_clk_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="12280701" DIR="O" NAME="clk_12m28" SIGIS="clk" SIGNAME="clk_wiz_0_clk_12m28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_12m28"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="7000000" DIR="O" NAME="clk_7" SIGIS="clk" SIGNAME="clk_wiz_0_clk_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="clk_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mig_7series_0" HWVERSION="4.2" INSTANCE="mig_7series_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.2">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="134217728" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR2"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="INTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="NOBUF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="13"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="27"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="150015002"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="1200"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="1200000000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="1200000000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="1200000000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="1200000000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="27"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="134217728"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_b.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="ddr2_sdram"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_mig_7series_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x07FFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zxreset_0_memory_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="memory_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="ddr2_dq" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="ddr2_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dqs_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="ddr2_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dqs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="ddr2_addr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr2_ba" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr2_ras_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_ras_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr2_cas_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_cas_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr2_we_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_we_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr2_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr2_ck_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr2_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr2_ck_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr2_cke" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr2_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ddr2_dm" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_dm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr2_odt" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr2_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="ddr2_sdram_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="reset_ui"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150015002" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="clk_ui"/>
            <CONNECTION INSTANCE="zxreset_0" PORT="clk_ui"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="26" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="26" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="axi_mig_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="ui_clk_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_i" SIGIS="clk" SIGNAME="zxclock_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_system"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="memory_calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zxreset_0_memory_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="memory_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mig_7series_0_DDR2" DATAWIDTH="8" NAME="DDR2" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr2_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr2_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr2_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr2_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr2_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr2_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr2_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr2_we_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr2_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr2_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr2_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr2_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr2_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr2_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxram_0_axi_mig" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="150015002"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="27"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zxnexys_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/pmod_esp32_0" HWVERSION="1.1" INSTANCE="pmod_esp32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmod_esp32" VLNV="specnext.com:specnext:pmod_esp32:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_pmod_esp32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pin1_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin2_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin3_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin3_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin4_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin4_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin7_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin7_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin7_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin8_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin8_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin8_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin9_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin9_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin9_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin10_i" SIGIS="undef" SIGNAME="pmod_esp32_0_pin10_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin10_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin4_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin4_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin7_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin7_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin8_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin8_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin9_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin9_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_o" SIGIS="undef" SIGNAME="pmod_esp32_0_pin10_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin10_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin3_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin4_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin4_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin7_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin7_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin8_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin8_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin9_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin9_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_t" SIGIS="undef" SIGNAME="pmod_esp32_0_pin10_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JC_pin10_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_rx" SIGIS="undef" SIGNAME="pmod_esp32_0_uart_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="uart_rx_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_tx" SIGIS="undef" SIGNAME="zxesp32_0_uart_tx_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="uart_tx_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio0_i" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio0_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio0_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio0_o" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio0_t" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio0_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio0_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio1_i" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio1_o" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio1_t" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio2_i" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio2_o" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio2_t" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio2_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pmod_esp32_0_pmod_esp32" NAME="pmod_esp32" TYPE="INITIATOR" VLNV="digilentinc.com:interface:pmod:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIN1_I" PHYSICAL="pin1_i"/>
            <PORTMAP LOGICAL="PIN1_O" PHYSICAL="pin1_o"/>
            <PORTMAP LOGICAL="PIN1_T" PHYSICAL="pin1_t"/>
            <PORTMAP LOGICAL="PIN2_I" PHYSICAL="pin2_i"/>
            <PORTMAP LOGICAL="PIN2_O" PHYSICAL="pin2_o"/>
            <PORTMAP LOGICAL="PIN2_T" PHYSICAL="pin2_t"/>
            <PORTMAP LOGICAL="PIN3_I" PHYSICAL="pin3_i"/>
            <PORTMAP LOGICAL="PIN3_O" PHYSICAL="pin3_o"/>
            <PORTMAP LOGICAL="PIN3_T" PHYSICAL="pin3_t"/>
            <PORTMAP LOGICAL="PIN4_I" PHYSICAL="pin4_i"/>
            <PORTMAP LOGICAL="PIN4_O" PHYSICAL="pin4_o"/>
            <PORTMAP LOGICAL="PIN4_T" PHYSICAL="pin4_t"/>
            <PORTMAP LOGICAL="PIN7_I" PHYSICAL="pin7_i"/>
            <PORTMAP LOGICAL="PIN7_O" PHYSICAL="pin7_o"/>
            <PORTMAP LOGICAL="PIN7_T" PHYSICAL="pin7_t"/>
            <PORTMAP LOGICAL="PIN8_I" PHYSICAL="pin8_i"/>
            <PORTMAP LOGICAL="PIN8_O" PHYSICAL="pin8_o"/>
            <PORTMAP LOGICAL="PIN8_T" PHYSICAL="pin8_t"/>
            <PORTMAP LOGICAL="PIN9_I" PHYSICAL="pin9_i"/>
            <PORTMAP LOGICAL="PIN9_O" PHYSICAL="pin9_o"/>
            <PORTMAP LOGICAL="PIN9_T" PHYSICAL="pin9_t"/>
            <PORTMAP LOGICAL="PIN10_I" PHYSICAL="pin10_i"/>
            <PORTMAP LOGICAL="PIN10_O" PHYSICAL="pin10_o"/>
            <PORTMAP LOGICAL="PIN10_T" PHYSICAL="pin10_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxesp32_0_gpio0" NAME="gpio0" TYPE="TARGET" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio0_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio0_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio0_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxesp32_0_gpio1" NAME="gpio1" TYPE="TARGET" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio1_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio1_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio1_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxesp32_0_gpio2" NAME="gpio2" TYPE="TARGET" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio2_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/pmod_i2s2_0" HWVERSION="1.1" INSTANCE="pmod_i2s2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmod_i2s2" VLNV="specnext.com:specnext:pmod_i2s2:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_pmod_i2s2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pin1_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin2_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin3_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin3_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin4_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin4_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin7_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin7_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin7_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin8_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin8_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin8_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin9_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin9_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin9_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin10_i" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin10_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin10_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin4_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin4_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin7_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin7_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin8_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin8_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin9_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin9_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_o" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin10_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin10_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin3_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin4_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin4_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin7_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin7_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin8_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin8_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin9_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin9_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_t" SIGIS="undef" SIGNAME="pmod_i2s2_0_pin10_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JB_pin10_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="linein_lrck" SIGIS="undef" SIGNAME="zxaudio_0_linein_lrck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="linein_lrck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="linein_mclk" SIGIS="undef" SIGNAME="zxaudio_0_linein_mclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="linein_mclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="linein_sclk" SIGIS="undef" SIGNAME="zxaudio_0_linein_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="linein_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="linein_sdin" SIGIS="undef" SIGNAME="pmod_i2s2_0_linein_sdin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="linein_sdin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lineout_lrck" SIGIS="undef" SIGNAME="zxaudio_0_lineout_lrck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="lineout_lrck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lineout_mclk" SIGIS="undef" SIGNAME="zxaudio_0_lineout_mclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="lineout_mclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lineout_sclk" SIGIS="undef" SIGNAME="zxaudio_0_lineout_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="lineout_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lineout_sdout" SIGIS="undef" SIGNAME="zxaudio_0_lineout_sdout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="lineout_sdout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pmod_i2s2_0_pmod_i2s2" NAME="pmod_i2s2" TYPE="INITIATOR" VLNV="digilentinc.com:interface:pmod:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIN1_I" PHYSICAL="pin1_i"/>
            <PORTMAP LOGICAL="PIN1_O" PHYSICAL="pin1_o"/>
            <PORTMAP LOGICAL="PIN1_T" PHYSICAL="pin1_t"/>
            <PORTMAP LOGICAL="PIN2_I" PHYSICAL="pin2_i"/>
            <PORTMAP LOGICAL="PIN2_O" PHYSICAL="pin2_o"/>
            <PORTMAP LOGICAL="PIN2_T" PHYSICAL="pin2_t"/>
            <PORTMAP LOGICAL="PIN3_I" PHYSICAL="pin3_i"/>
            <PORTMAP LOGICAL="PIN3_O" PHYSICAL="pin3_o"/>
            <PORTMAP LOGICAL="PIN3_T" PHYSICAL="pin3_t"/>
            <PORTMAP LOGICAL="PIN4_I" PHYSICAL="pin4_i"/>
            <PORTMAP LOGICAL="PIN4_O" PHYSICAL="pin4_o"/>
            <PORTMAP LOGICAL="PIN4_T" PHYSICAL="pin4_t"/>
            <PORTMAP LOGICAL="PIN7_I" PHYSICAL="pin7_i"/>
            <PORTMAP LOGICAL="PIN7_O" PHYSICAL="pin7_o"/>
            <PORTMAP LOGICAL="PIN7_T" PHYSICAL="pin7_t"/>
            <PORTMAP LOGICAL="PIN8_I" PHYSICAL="pin8_i"/>
            <PORTMAP LOGICAL="PIN8_O" PHYSICAL="pin8_o"/>
            <PORTMAP LOGICAL="PIN8_T" PHYSICAL="pin8_t"/>
            <PORTMAP LOGICAL="PIN9_I" PHYSICAL="pin9_i"/>
            <PORTMAP LOGICAL="PIN9_O" PHYSICAL="pin9_o"/>
            <PORTMAP LOGICAL="PIN9_T" PHYSICAL="pin9_t"/>
            <PORTMAP LOGICAL="PIN10_I" PHYSICAL="pin10_i"/>
            <PORTMAP LOGICAL="PIN10_O" PHYSICAL="pin10_o"/>
            <PORTMAP LOGICAL="PIN10_T" PHYSICAL="pin10_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/pmod_ps2_jstk2_0" HWVERSION="1.1" INSTANCE="pmod_ps2_jstk2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmod_ps2_jstk2" VLNV="specnext.com:specnext:pmod_ps2_jstk2:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_pmod_ps2_jstk2_0_0"/>
        <PARAMETER NAME="PMOD_PS2" VALUE="true"/>
        <PARAMETER NAME="PMOD_JSTK2" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pin1_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin2_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin3_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin3_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin4_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin4_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin7_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin7_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin7_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin8_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin8_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin8_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin9_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin9_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin9_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin10_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin10_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin10_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin4_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin4_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin7_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin7_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin8_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin8_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin9_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin9_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin10_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin10_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin3_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin4_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin4_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin7_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin7_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin8_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin8_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin9_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin9_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_pin10_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JXADC_pin10_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_clk_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="ps2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_clk_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="ps2_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_clk_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_clk_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="ps2_clk_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_data_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="ps2_data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_data_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="ps2_data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_data_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_data_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="ps2_data_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jstk_sel" SIGIS="undef" SIGNAME="zxjoystick_0_jstk_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="jstk_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jstk_mosi" SIGIS="undef" SIGNAME="zxjoystick_0_jstk_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="jstk_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jstk_miso" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_jstk_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="jstk_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="jstk_clk" SIGIS="clk" SIGNAME="zxjoystick_0_jstk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="jstk_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pmod_ps2_jstk2_0_pmod_ps2_jstk2" NAME="pmod_ps2_jstk2" TYPE="INITIATOR" VLNV="digilentinc.com:interface:pmod:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIN1_I" PHYSICAL="pin1_i"/>
            <PORTMAP LOGICAL="PIN1_O" PHYSICAL="pin1_o"/>
            <PORTMAP LOGICAL="PIN1_T" PHYSICAL="pin1_t"/>
            <PORTMAP LOGICAL="PIN2_I" PHYSICAL="pin2_i"/>
            <PORTMAP LOGICAL="PIN2_O" PHYSICAL="pin2_o"/>
            <PORTMAP LOGICAL="PIN2_T" PHYSICAL="pin2_t"/>
            <PORTMAP LOGICAL="PIN3_I" PHYSICAL="pin3_i"/>
            <PORTMAP LOGICAL="PIN3_O" PHYSICAL="pin3_o"/>
            <PORTMAP LOGICAL="PIN3_T" PHYSICAL="pin3_t"/>
            <PORTMAP LOGICAL="PIN4_I" PHYSICAL="pin4_i"/>
            <PORTMAP LOGICAL="PIN4_O" PHYSICAL="pin4_o"/>
            <PORTMAP LOGICAL="PIN4_T" PHYSICAL="pin4_t"/>
            <PORTMAP LOGICAL="PIN7_I" PHYSICAL="pin7_i"/>
            <PORTMAP LOGICAL="PIN7_O" PHYSICAL="pin7_o"/>
            <PORTMAP LOGICAL="PIN7_T" PHYSICAL="pin7_t"/>
            <PORTMAP LOGICAL="PIN8_I" PHYSICAL="pin8_i"/>
            <PORTMAP LOGICAL="PIN8_O" PHYSICAL="pin8_o"/>
            <PORTMAP LOGICAL="PIN8_T" PHYSICAL="pin8_t"/>
            <PORTMAP LOGICAL="PIN9_I" PHYSICAL="pin9_i"/>
            <PORTMAP LOGICAL="PIN9_O" PHYSICAL="pin9_o"/>
            <PORTMAP LOGICAL="PIN9_T" PHYSICAL="pin9_t"/>
            <PORTMAP LOGICAL="PIN10_I" PHYSICAL="pin10_i"/>
            <PORTMAP LOGICAL="PIN10_O" PHYSICAL="pin10_o"/>
            <PORTMAP LOGICAL="PIN10_T" PHYSICAL="pin10_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxmouse_0_ps2_clk" NAME="ps2_clk" TYPE="TARGET" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="ps2_clk_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="ps2_clk_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="ps2_clk_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxmouse_0_ps2_data" NAME="ps2_data" TYPE="TARGET" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="ps2_data_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="ps2_data_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="ps2_data_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/pmod_rtcc_0" HWVERSION="1.1" INSTANCE="pmod_rtcc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmod_rtcc" VLNV="specnext.com:specnext:pmod_rtcc:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_pmod_rtcc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pin1_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin2_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin3_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin3_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin4_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin4_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin7_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin7_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin7_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin8_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin8_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin8_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin9_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin9_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin9_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin10_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin10_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin10_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin4_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin4_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin7_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin7_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin8_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin8_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin9_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin9_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin10_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin10_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin3_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin4_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin4_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin7_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin7_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin8_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin8_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin9_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin9_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_pin10_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JD_pin10_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="iic_rtcc_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="iic_rtcc_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="iic_rtcc_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="iic_rtcc_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="iic_rtcc_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="iic_rtcc_sda_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pmod_rtcc_0_pmod_rtcc" NAME="pmod_rtcc" TYPE="INITIATOR" VLNV="digilentinc.com:interface:pmod:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIN1_I" PHYSICAL="pin1_i"/>
            <PORTMAP LOGICAL="PIN1_O" PHYSICAL="pin1_o"/>
            <PORTMAP LOGICAL="PIN1_T" PHYSICAL="pin1_t"/>
            <PORTMAP LOGICAL="PIN2_I" PHYSICAL="pin2_i"/>
            <PORTMAP LOGICAL="PIN2_O" PHYSICAL="pin2_o"/>
            <PORTMAP LOGICAL="PIN2_T" PHYSICAL="pin2_t"/>
            <PORTMAP LOGICAL="PIN3_I" PHYSICAL="pin3_i"/>
            <PORTMAP LOGICAL="PIN3_O" PHYSICAL="pin3_o"/>
            <PORTMAP LOGICAL="PIN3_T" PHYSICAL="pin3_t"/>
            <PORTMAP LOGICAL="PIN4_I" PHYSICAL="pin4_i"/>
            <PORTMAP LOGICAL="PIN4_O" PHYSICAL="pin4_o"/>
            <PORTMAP LOGICAL="PIN4_T" PHYSICAL="pin4_t"/>
            <PORTMAP LOGICAL="PIN7_I" PHYSICAL="pin7_i"/>
            <PORTMAP LOGICAL="PIN7_O" PHYSICAL="pin7_o"/>
            <PORTMAP LOGICAL="PIN7_T" PHYSICAL="pin7_t"/>
            <PORTMAP LOGICAL="PIN8_I" PHYSICAL="pin8_i"/>
            <PORTMAP LOGICAL="PIN8_O" PHYSICAL="pin8_o"/>
            <PORTMAP LOGICAL="PIN8_T" PHYSICAL="pin8_t"/>
            <PORTMAP LOGICAL="PIN9_I" PHYSICAL="pin9_i"/>
            <PORTMAP LOGICAL="PIN9_O" PHYSICAL="pin9_o"/>
            <PORTMAP LOGICAL="PIN9_T" PHYSICAL="pin9_t"/>
            <PORTMAP LOGICAL="PIN10_I" PHYSICAL="pin10_i"/>
            <PORTMAP LOGICAL="PIN10_O" PHYSICAL="pin10_o"/>
            <PORTMAP LOGICAL="PIN10_T" PHYSICAL="pin10_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxrtc_0_iic_rtcc" NAME="iic_rtcc" TYPE="TARGET" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/pmod_xsd_0" HWVERSION="1.1" INSTANCE="pmod_xsd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmod_xsd" VLNV="specnext.com:specnext:pmod_xsd:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_pmod_xsd_0_0"/>
        <PARAMETER NAME="MicroSD" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pin1_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin2_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin3_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin3_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin4_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin4_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin7_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin7_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin7_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin8_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin8_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin8_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin9_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin9_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin9_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pin10_i" SIGIS="undef" SIGNAME="pmod_xsd_0_pin10_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin10_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin4_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin4_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin7_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin7_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin8_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin8_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin9_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin9_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_o" SIGIS="undef" SIGNAME="pmod_xsd_0_pin10_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin10_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin1_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin2_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin3_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin3_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin4_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin4_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin4_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin7_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin7_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin7_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin8_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin8_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin8_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin9_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin9_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin9_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pin10_t" SIGIS="undef" SIGNAME="pmod_xsd_0_pin10_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="JA_pin10_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_cd" SIGIS="undef" SIGNAME="pmod_xsd_0_sd_cd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_cd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_sck" SIGIS="undef" SIGNAME="zxsdcard_1_sd_sck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_sck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_cmd" SIGIS="undef" SIGNAME="zxsdcard_1_sd_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_cmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat0" SIGIS="undef" SIGNAME="pmod_xsd_0_sd_dat0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_dat0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_dat1" SIGIS="undef" SIGNAME="zxsdcard_1_sd_dat1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_dat1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_dat2" SIGIS="undef" SIGNAME="zxsdcard_1_sd_dat2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_dat2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_dat3" SIGIS="undef" SIGNAME="zxsdcard_1_sd_dat3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_dat3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_wp" SIGIS="undef" SIGNAME="pmod_xsd_0_sd_wp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="sd_wp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pmod_xsd_0_pmod_xsd" NAME="pmod_xsd" TYPE="INITIATOR" VLNV="digilentinc.com:interface:pmod:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIN1_I" PHYSICAL="pin1_i"/>
            <PORTMAP LOGICAL="PIN1_O" PHYSICAL="pin1_o"/>
            <PORTMAP LOGICAL="PIN1_T" PHYSICAL="pin1_t"/>
            <PORTMAP LOGICAL="PIN2_I" PHYSICAL="pin2_i"/>
            <PORTMAP LOGICAL="PIN2_O" PHYSICAL="pin2_o"/>
            <PORTMAP LOGICAL="PIN2_T" PHYSICAL="pin2_t"/>
            <PORTMAP LOGICAL="PIN3_I" PHYSICAL="pin3_i"/>
            <PORTMAP LOGICAL="PIN3_O" PHYSICAL="pin3_o"/>
            <PORTMAP LOGICAL="PIN3_T" PHYSICAL="pin3_t"/>
            <PORTMAP LOGICAL="PIN4_I" PHYSICAL="pin4_i"/>
            <PORTMAP LOGICAL="PIN4_O" PHYSICAL="pin4_o"/>
            <PORTMAP LOGICAL="PIN4_T" PHYSICAL="pin4_t"/>
            <PORTMAP LOGICAL="PIN7_I" PHYSICAL="pin7_i"/>
            <PORTMAP LOGICAL="PIN7_O" PHYSICAL="pin7_o"/>
            <PORTMAP LOGICAL="PIN7_T" PHYSICAL="pin7_t"/>
            <PORTMAP LOGICAL="PIN8_I" PHYSICAL="pin8_i"/>
            <PORTMAP LOGICAL="PIN8_O" PHYSICAL="pin8_o"/>
            <PORTMAP LOGICAL="PIN8_T" PHYSICAL="pin8_t"/>
            <PORTMAP LOGICAL="PIN9_I" PHYSICAL="pin9_i"/>
            <PORTMAP LOGICAL="PIN9_O" PHYSICAL="pin9_o"/>
            <PORTMAP LOGICAL="PIN9_T" PHYSICAL="pin9_t"/>
            <PORTMAP LOGICAL="PIN10_I" PHYSICAL="pin10_i"/>
            <PORTMAP LOGICAL="PIN10_O" PHYSICAL="pin10_o"/>
            <PORTMAP LOGICAL="PIN10_T" PHYSICAL="pin10_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="26" FULLNAME="/zxaudio_0" HWVERSION="2.4" INSTANCE="zxaudio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxaudio" VLNV="specnext.com:specnext:zxaudio:2.4">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="mono_tape" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxaudio_0_0"/>
        <PARAMETER NAME="i2s2_out" VALUE="true"/>
        <PARAMETER NAME="i2s2_in" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="aud_sd" SIGIS="undef" SIGNAME="zxaudio_0_aud_sd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_SD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="audio_left" RIGHT="0" SIGIS="undef" SIGNAME="zxaudio_0_audio_left">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_AUDIO_L"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="audio_right" RIGHT="0" SIGIS="undef" SIGNAME="zxaudio_0_audio_right">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_AUDIO_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_audio" SIGIS="clk" SIGNAME="zxclock_0_clk_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_audio"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="linein_lrck" SIGIS="undef" SIGNAME="zxaudio_0_linein_lrck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="linein_lrck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="linein_mclk" SIGIS="undef" SIGNAME="zxaudio_0_linein_mclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="linein_mclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="linein_sclk" SIGIS="undef" SIGNAME="zxaudio_0_linein_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="linein_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="linein_sdin" SIGIS="undef" SIGNAME="pmod_i2s2_0_linein_sdin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="linein_sdin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lineout_lrck" SIGIS="undef" SIGNAME="zxaudio_0_lineout_lrck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="lineout_lrck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lineout_mclk" SIGIS="undef" SIGNAME="zxaudio_0_lineout_mclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="lineout_mclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lineout_sclk" SIGIS="undef" SIGNAME="zxaudio_0_lineout_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="lineout_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lineout_sdout" SIGIS="undef" SIGNAME="zxaudio_0_lineout_sdout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_i2s2_0" PORT="lineout_sdout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="psg_en" SIGIS="undef" SIGNAME="zxaudio_0_psg_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CLK_PSG_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tape_ear" SIGIS="undef" SIGNAME="zxaudio_0_tape_ear">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_AUDIO_EAR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tape_mic" SIGIS="undef" SIGNAME="zxaudio_0_tape_mic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_AUDIO_MIC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aud_pwm" SIGIS="undef" SIGNAME="zxaudio_0_aud_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_PWM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_audio" NAME="audio" TYPE="TARGET" VLNV="specnext.com:specnext:audio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="left" PHYSICAL="audio_left"/>
            <PORTMAP LOGICAL="right" PHYSICAL="audio_right"/>
            <PORTMAP LOGICAL="psg_en" PHYSICAL="psg_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_tape" NAME="tape" TYPE="TARGET" VLNV="specnext.com:specnext:tape:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="tape_ear" PHYSICAL="tape_ear"/>
            <PORTMAP LOGICAL="tape_mic" PHYSICAL="tape_mic"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/zxclock_0" HWVERSION="1.3" INSTANCE="zxclock_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxclock" VLNV="specnext.com:specnext:zxclock:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxclock_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk_cpu" SIGIS="clk" SIGNAME="zxclock_0_clk_cpu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CLK_CPU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cpu_speed" RIGHT="0" SIGIS="undef" SIGNAME="zxclock_0_cpu_speed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_CPU_SPEED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cpu_clk_lsb" SIGIS="undef" SIGNAME="zxclock_0_cpu_clk_lsb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_CPU_CLK_LSB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cpu_contend" SIGIS="undef" SIGNAME="zxclock_0_cpu_contend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_CPU_CONTEND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_clk_28" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CLK_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_clk_28_n" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_28_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CLK_28_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_clk_14" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CLK_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_clk_7" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CLK_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_system" SIGIS="clk" SIGNAME="zxclock_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_memory" SIGIS="clk" SIGNAME="zxclock_0_clk_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="clk_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxesp32_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxmouse_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxnexys_ledsegment_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxreset_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxrtc_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxvga_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="clk_peripheral"/>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_peripheral_n" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="clk_peripheral_n"/>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="clk_peripheral_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_audio" SIGIS="clk" SIGNAME="zxclock_0_clk_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="clk_audio"/>
            <CONNECTION INSTANCE="zxnexys_mic_0" PORT="clk_audio"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_video" SIGIS="clk" SIGNAME="zxclock_0_clk_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="clk_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk_200" SIGIS="clk" SIGNAME="clk_wiz_0_clk_200">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_200"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="140000000" DIR="I" NAME="clk_140" SIGIS="clk" SIGNAME="clk_wiz_0_clk_140">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_140"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="28000000" DIR="I" NAME="clk_28_n" SIGIS="clk" SIGNAME="clk_wiz_0_clk_28_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_28_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="28000000" DIR="I" NAME="clk_28" SIGIS="clk" SIGNAME="clk_wiz_0_clk_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="14000000" DIR="I" NAME="clk_14" SIGIS="clk" SIGNAME="clk_wiz_0_clk_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="12280701" DIR="I" NAME="clk_12m28" SIGIS="clk" SIGNAME="clk_wiz_0_clk_12m28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_12m28"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="7000000" DIR="I" NAME="clk_7" SIGIS="clk" SIGNAME="clk_wiz_0_clk_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxclock_0_mb_clock" NAME="mb_clock" TYPE="INITIATOR" VLNV="specnext.com:specnext:mb_clock:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="speed" PHYSICAL="cpu_speed"/>
            <PORTMAP LOGICAL="clk_lsb" PHYSICAL="cpu_clk_lsb"/>
            <PORTMAP LOGICAL="contend" PHYSICAL="cpu_contend"/>
            <PORTMAP LOGICAL="cpu_clk" PHYSICAL="clk_cpu"/>
            <PORTMAP LOGICAL="clk_28" PHYSICAL="mb_clk_28"/>
            <PORTMAP LOGICAL="clk_28_n" PHYSICAL="mb_clk_28_n"/>
            <PORTMAP LOGICAL="clk_14" PHYSICAL="mb_clk_14"/>
            <PORTMAP LOGICAL="clk_7" PHYSICAL="mb_clk_7"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/zxesp32_0" HWVERSION="1.3" INSTANCE="zxesp32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxesp32" VLNV="specnext.com:specnext:zxesp32:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxesp32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="uart_tx_i" SIGIS="undef" SIGNAME="zxesp32_0_uart_tx_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_UART0_TX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_rx_i" SIGIS="undef" SIGNAME="zxesp32_0_uart_rx_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_UART0_RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="gpio_in" RIGHT="0" SIGIS="undef" SIGNAME="zxesp32_0_gpio_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_ESP_GPIO_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio_out" SIGIS="undef" SIGNAME="zxesp32_0_gpio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_ESP_GPIO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef" SIGNAME="zxesp32_0_gpio_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_ESP_GPIO_0_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_tx_o" SIGIS="undef" SIGNAME="zxesp32_0_uart_tx_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="uart_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_rx_o" SIGIS="undef" SIGNAME="pmod_esp32_0_uart_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="uart_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio0_i" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio0_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio0_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio0_o" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio0_t" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio0_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio0_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio1_i" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio1_o" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio1_t" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio2_i" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio2_o" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gpio2_t" SIGIS="undef" SIGNAME="pmod_esp32_0_gpio2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_esp32_0" PORT="gpio2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxesp32_0_gpio0" NAME="gpio0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio0_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio0_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio0_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxesp32_0_gpio1" NAME="gpio1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio1_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio1_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio1_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxesp32_0_gpio2" NAME="gpio2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio2_t"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_o"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_esp32" NAME="esp32" TYPE="TARGET" VLNV="specnext.com:specnext:esp32:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="gpio_in" PHYSICAL="gpio_in"/>
            <PORTMAP LOGICAL="gpio_out" PHYSICAL="gpio_out"/>
            <PORTMAP LOGICAL="gpio_enable" PHYSICAL="gpio_enable"/>
            <PORTMAP LOGICAL="uart_rx" PHYSICAL="uart_rx_i"/>
            <PORTMAP LOGICAL="uart_tx" PHYSICAL="uart_tx_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/zxjoystick_0" HWVERSION="2.3" INSTANCE="zxjoystick_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxjoystick" VLNV="specnext.com:specnext:zxjoystick:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxjoystick_0_0"/>
        <PARAMETER NAME="PMOD_JSTK2" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="btnc" SIGIS="undef" SIGNAME="External_Ports_BTNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btnd" SIGIS="undef" SIGNAME="External_Ports_BTND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btnl" SIGIS="undef" SIGNAME="External_Ports_BTNL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTNL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btnr" SIGIS="undef" SIGNAME="External_Ports_BTNR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTNR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btnu" SIGIS="undef" SIGNAME="External_Ports_BTNU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTNU"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="joy_clk_en" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="zxjoystick_0_joy_clk_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="joy_clk_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="joy_left" RIGHT="0" SIGIS="undef" SIGNAME="zxjoystick_0_joy_left">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_JOY_LEFT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="joy_right" RIGHT="0" SIGIS="undef" SIGNAME="zxjoystick_0_joy_right">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_JOY_RIGHT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="jstk_clk" SIGIS="clk" SIGNAME="zxjoystick_0_jstk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="jstk_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jstk_miso" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_jstk_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="jstk_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jstk_mosi" SIGIS="undef" SIGNAME="zxjoystick_0_jstk_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="jstk_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jstk_sel" SIGIS="undef" SIGNAME="zxjoystick_0_jstk_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="jstk_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_joystick" NAME="joystick" TYPE="TARGET" VLNV="specnext.com:specnext:joystick:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="joy_left" PHYSICAL="joy_left"/>
            <PORTMAP LOGICAL="joy_right" PHYSICAL="joy_right"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/zxkeyboard_0" HWVERSION="2.4" INSTANCE="zxkeyboard_0" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="zxkeyboard" VLNV="specnext.com:specnext:zxkeyboard:2.4">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxkeyboard_0_0"/>
        <PARAMETER NAME="joystick" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="cancel" SIGIS="undef" SIGNAME="zxkeyboard_0_cancel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_KBD_CANCEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral_n" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="column" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_column">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_KBD_COL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="extended_keys" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_extended_keys">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_KBD_EXTENDED_KEYS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="joy_clk_en" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="zxjoystick_0_joy_clk_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="joy_clk_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="joy_io_mode_en" SIGIS="undef"/>
        <PORT DIR="I" LEFT="10" NAME="joy_left" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="joy_left_type" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_joy_left_type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_JOY_LEFT_TYPE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="joy_right" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="joy_right_type" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_joy_right_type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_JOY_RIGHT_TYPE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="joymap_we" SIGIS="undef" SIGNAME="zxkeyboard_0_joymap_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_JOYMAP_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="keymap_addr" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_keymap_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_KEYMAP_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="keymap_data" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_keymap_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_KEYMAP_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="keymap_we" SIGIS="undef" SIGNAME="zxkeyboard_0_keymap_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_KEYMAP_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_clk_i" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="PS2_CLK_tri_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_clk_o" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="PS2_CLK_tri_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_clk_t" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_clk_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="PS2_CLK_tri_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_data_i" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="PS2_DATA_tri_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_data_o" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="PS2_DATA_tri_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_data_t" SIGIS="undef" SIGNAME="zxkeyboard_0_ps2_data_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_imp" PORT="PS2_DATA_tri_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="row" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_KBD_ROW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="spkey_buttons" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_spkey_buttons">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_SPKEY_BUTTONS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="spkey_function" RIGHT="1" SIGIS="undef" SIGNAME="zxkeyboard_0_spkey_function">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_SPKEY_FUNCTION"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_keyboard" NAME="keyboard" TYPE="TARGET" VLNV="specnext.com:specnext:keyboard:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="spkey_function" PHYSICAL="spkey_function"/>
            <PORTMAP LOGICAL="spkey_buttons" PHYSICAL="spkey_buttons"/>
            <PORTMAP LOGICAL="cancel" PHYSICAL="cancel"/>
            <PORTMAP LOGICAL="row" PHYSICAL="row"/>
            <PORTMAP LOGICAL="column" PHYSICAL="column"/>
            <PORTMAP LOGICAL="extended_keys" PHYSICAL="extended_keys"/>
            <PORTMAP LOGICAL="keymap_addr" PHYSICAL="keymap_addr"/>
            <PORTMAP LOGICAL="keymap_data" PHYSICAL="keymap_data"/>
            <PORTMAP LOGICAL="keymap_we" PHYSICAL="keymap_we"/>
            <PORTMAP LOGICAL="joymap_we" PHYSICAL="joymap_we"/>
            <PORTMAP LOGICAL="joy_left_type" PHYSICAL="joy_left_type"/>
            <PORTMAP LOGICAL="joy_right_type" PHYSICAL="joy_right_type"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxkeyboard_0_ps2_clk" NAME="ps2_clk" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="ps2_clk_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="ps2_clk_t"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="ps2_clk_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxkeyboard_0_ps2_data" NAME="ps2_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="ps2_data_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="ps2_data_t"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="ps2_data_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_joystick" NAME="joystick" TYPE="MONITOR" VLNV="specnext.com:specnext:joystick:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="joy_io_mode_en" PHYSICAL="joy_io_mode_en"/>
            <PORTMAP LOGICAL="joy_left" PHYSICAL="joy_left"/>
            <PORTMAP LOGICAL="joy_right" PHYSICAL="joy_right"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/zxmouse_0" HWVERSION="2.3" INSTANCE="zxmouse_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxmouse" VLNV="specnext.com:specnext:zxmouse:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxmouse_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="button" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_button">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_MOUSE_BUTTON"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="mouse_control" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_mouse_control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_MOUSE_CONTROL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_clk_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="ps2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_clk_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="ps2_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_clk_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_clk_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="ps2_clk_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ps2_data_i" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="ps2_data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_data_o" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="ps2_data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ps2_data_t" SIGIS="undef" SIGNAME="pmod_ps2_jstk2_0_ps2_data_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_ps2_jstk2_0" PORT="ps2_data_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wheel" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_wheel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_MOUSE_WHEEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_MOUSE_X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_MOUSE_Y"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_mouse" NAME="mouse" TYPE="TARGET" VLNV="specnext.com:specnext:mouse:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="x" PHYSICAL="x"/>
            <PORTMAP LOGICAL="y" PHYSICAL="y"/>
            <PORTMAP LOGICAL="button" PHYSICAL="button"/>
            <PORTMAP LOGICAL="wheel" PHYSICAL="wheel"/>
            <PORTMAP LOGICAL="mouse_control" PHYSICAL="mouse_control"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxmouse_0_ps2_clk" NAME="ps2_clk" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="ps2_clk_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="ps2_clk_t"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="ps2_clk_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxmouse_0_ps2_data" NAME="ps2_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="ps2_data_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="ps2_data_t"/>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="ps2_data_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/zxnext_0" HWVERSION="3.01.11" INSTANCE="zxnext_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxnext" VLNV="specnext.com:specnext:zxnext:3.01.11">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_machine_id" VALUE="&quot;00001010&quot;"/>
        <PARAMETER NAME="g_version" VALUE="&quot;00110001&quot;"/>
        <PARAMETER NAME="g_sub_version" VALUE="&quot;00001011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxnext_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_CLK_28" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="mb_clk_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_28_n" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_28_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="mb_clk_28_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_14" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="mb_clk_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_7" SIGIS="clk" SIGNAME="zxclock_0_mb_clk_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="mb_clk_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_CPU" SIGIS="clk" SIGNAME="zxclock_0_clk_cpu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_cpu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CLK_PSG_EN" SIGIS="undef" SIGNAME="zxaudio_0_psg_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="psg_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_CPU_SPEED" RIGHT="0" SIGIS="undef" SIGNAME="zxclock_0_cpu_speed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="cpu_speed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_CPU_CONTEND" SIGIS="undef" SIGNAME="zxclock_0_cpu_contend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="cpu_contend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_CPU_CLK_LSB" SIGIS="undef" SIGNAME="zxclock_0_cpu_clk_lsb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="cpu_clk_lsb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RESET" SIGIS="rst" SIGNAME="zxnext_0_i_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RESET_SOFT" SIGIS="rst" SIGNAME="zxnext_0_o_RESET_SOFT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="reset_soft"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RESET_HARD" SIGIS="rst" SIGNAME="zxnext_0_o_RESET_HARD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="reset_hard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RESET_PERIPHERAL" SIGIS="rst" SIGNAME="zxnext_0_o_RESET_PERIPHERAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="reset_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_FLASH_BOOT" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="o_CORE_ID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="10" NAME="i_SPKEY_FUNCTION" RIGHT="1" SIGIS="undef" SIGNAME="zxkeyboard_0_spkey_function">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="spkey_function"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_SPKEY_BUTTONS" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_spkey_buttons">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="spkey_buttons"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_KBD_CANCEL" SIGIS="undef" SIGNAME="zxkeyboard_0_cancel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="cancel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_KBD_ROW" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_KBD_COL" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_column">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="column"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="i_KBD_EXTENDED_KEYS" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_extended_keys">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="extended_keys"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="o_KEYMAP_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_keymap_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="keymap_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_KEYMAP_DATA" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_keymap_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="keymap_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_KEYMAP_WE" SIGIS="undef" SIGNAME="zxkeyboard_0_keymap_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="keymap_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_JOYMAP_WE" SIGIS="undef" SIGNAME="zxkeyboard_0_joymap_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="joymap_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="i_JOY_LEFT" RIGHT="0" SIGIS="undef" SIGNAME="zxjoystick_0_joy_left">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="joy_left"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="i_JOY_RIGHT" RIGHT="0" SIGIS="undef" SIGNAME="zxjoystick_0_joy_right">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="joy_right"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_JOY_IO_MODE_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_JOY_IO_MODE_PIN_7" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_JOY_LEFT_TYPE" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_joy_left_type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="joy_left_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_JOY_RIGHT_TYPE" RIGHT="0" SIGIS="undef" SIGNAME="zxkeyboard_0_joy_right_type">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="joy_right_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_MOUSE_X" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_MOUSE_Y" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_MOUSE_BUTTON" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_button">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="button"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_MOUSE_WHEEL" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_wheel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="wheel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_PS2_MODE" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_MOUSE_CONTROL" RIGHT="0" SIGIS="undef" SIGNAME="zxmouse_0_mouse_control">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxmouse_0" PORT="mouse_control"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_I2C_SCL_n" SIGIS="undef" SIGNAME="zxnext_0_i_I2C_SCL_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_I2C_SDA_n" SIGIS="undef" SIGNAME="zxnext_0_i_I2C_SDA_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_I2C_SCL_n" SIGIS="undef" SIGNAME="zxnext_0_o_I2C_SCL_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_I2C_SDA_n" SIGIS="undef" SIGNAME="zxnext_0_o_I2C_SDA_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxrtc_0" PORT="sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_SPI_SS_FLASH_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_SPI_SS_SD1_n" SIGIS="undef" SIGNAME="zxnext_0_o_SPI_SS_SD1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="enable_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_SPI_SS_SD0_n" SIGIS="undef" SIGNAME="zxnext_0_o_SPI_SS_SD0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="enable_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_SPI_SCK" SIGIS="clk" SIGNAME="zxnext_0_o_SPI_SCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="in_sck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_SPI_MOSI" SIGIS="undef" SIGNAME="zxnext_0_o_SPI_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="in_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_SPI_SD_MISO" SIGIS="undef" SIGNAME="zxnext_0_i_SPI_SD_MISO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="in_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_SPI_FLASH_MISO" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_UART0_RX" SIGIS="undef" SIGNAME="zxesp32_0_uart_rx_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="uart_rx_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_UART0_TX" SIGIS="undef" SIGNAME="zxesp32_0_uart_tx_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="uart_tx_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="o_RGB" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RGB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="rgb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RGB_CS_n" SIGIS="undef" SIGNAME="zxnext_0_o_RGB_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="csync_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RGB_VS_n" SIGIS="undef" SIGNAME="zxnext_0_o_RGB_VS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="vsync_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RGB_HS_n" SIGIS="undef" SIGNAME="zxnext_0_o_RGB_HS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="hsync_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RGB_VB_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_RGB_HB_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_VIDEO_50_60" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="o_VIDEO_SCANLINES" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_VIDEO_SCANLINES">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="scanlines"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_VIDEO_SCANDOUBLE" SIGIS="undef" SIGNAME="zxnext_0_o_VIDEO_SCANDOUBLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="scandouble"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_VIDEO_MODE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="o_MACHINE_TIMING" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_MACHINE_TIMING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="machine_timing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_HDMI_RESET" SIGIS="rst"/>
        <PORT DIR="O" NAME="o_AUDIO_HDMI_AUDIO_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_AUDIO_SPEAKER_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_AUDIO_SPEAKER_BEEP" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_AUDIO_EAR" SIGIS="undef" SIGNAME="zxaudio_0_tape_ear">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="tape_ear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_AUDIO_MIC" SIGIS="undef" SIGNAME="zxaudio_0_tape_mic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="tape_mic"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_AUDIO_SPEAKER_EAR" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_AUDIO_SPEAKER_MIC" SIGIS="undef"/>
        <PORT DIR="O" LEFT="12" NAME="o_AUDIO_L" RIGHT="0" SIGIS="undef" SIGNAME="zxaudio_0_audio_left">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="audio_left"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="o_AUDIO_R" RIGHT="0" SIGIS="undef" SIGNAME="zxaudio_0_audio_right">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="audio_right"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="20" NAME="o_RAM_A_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="ram_a_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RAM_A_REQ" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_REQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="ram_a_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RAM_A_RD_n" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_RD_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="ram_a_rd_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_RAM_A_DI" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_i_RAM_A_DI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="data_a_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_RAM_A_DO" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_DO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="ram_a_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_CPU_WAIT_n" SIGIS="undef" SIGNAME="zxnext_0_i_CPU_WAIT_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="cpu_wait_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="20" NAME="o_RAM_B_ADDR" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_B_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="ram_b_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RAM_B_REQ_T" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_B_REQ_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="ram_b_req_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_RAM_B_DI" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_i_RAM_B_DI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxram_0" PORT="data_b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="o_BUS_ADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="i_BUS_DI" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="o_BUS_DO" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_MREQ_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_IORQ_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_RD_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_WR_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_M1_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_BUS_WAIT_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_BUS_NMI_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_BUS_INT_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_INT_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_BUS_BUSREQ_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_BUSAK_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_HALT_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_RFSH_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_IEO" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_BUS_ROMCS_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_BUS_IORQULA_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_CLKEN" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BUS_NMI_DEBOUNCE_DISABLE" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="i_ESP_GPIO_20" RIGHT="0" SIGIS="undef" SIGNAME="zxesp32_0_gpio_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ESP_GPIO_0" SIGIS="undef" SIGNAME="zxesp32_0_gpio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ESP_GPIO_0_EN" SIGIS="undef" SIGNAME="zxesp32_0_gpio_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxesp32_0" PORT="gpio_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="i_GPIO" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_i_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="gpio_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="o_GPIO" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="o_GPIO_EN" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_GPIO_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="gpio_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_audio" NAME="audio" TYPE="INITIATOR" VLNV="specnext.com:specnext:audio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="left" PHYSICAL="o_AUDIO_L"/>
            <PORTMAP LOGICAL="right" PHYSICAL="o_AUDIO_R"/>
            <PORTMAP LOGICAL="psg_en" PHYSICAL="i_CLK_PSG_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_esp32" NAME="esp32" TYPE="INITIATOR" VLNV="specnext.com:specnext:esp32:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="gpio_in" PHYSICAL="i_ESP_GPIO_20"/>
            <PORTMAP LOGICAL="uart_rx" PHYSICAL="i_UART0_RX"/>
            <PORTMAP LOGICAL="gpio_enable" PHYSICAL="o_ESP_GPIO_0_EN"/>
            <PORTMAP LOGICAL="uart_tx" PHYSICAL="o_UART0_TX"/>
            <PORTMAP LOGICAL="gpio_out" PHYSICAL="o_ESP_GPIO_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="expansion_bus" TYPE="INITIATOR" VLNV="specnext.com:specnext:expansion_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="m1_n" PHYSICAL="o_BUS_M1_n"/>
            <PORTMAP LOGICAL="rfsh_n" PHYSICAL="o_BUS_RFSH_n"/>
            <PORTMAP LOGICAL="di" PHYSICAL="i_BUS_DI"/>
            <PORTMAP LOGICAL="iorqula_n" PHYSICAL="i_BUS_IORQULA_n"/>
            <PORTMAP LOGICAL="nmi_debounce_disable" PHYSICAL="o_BUS_NMI_DEBOUNCE_DISABLE"/>
            <PORTMAP LOGICAL="en" PHYSICAL="o_BUS_EN"/>
            <PORTMAP LOGICAL="iorq_n" PHYSICAL="o_BUS_IORQ_n"/>
            <PORTMAP LOGICAL="do" PHYSICAL="o_BUS_DO"/>
            <PORTMAP LOGICAL="clken" PHYSICAL="o_BUS_CLKEN"/>
            <PORTMAP LOGICAL="romcs_n" PHYSICAL="i_BUS_ROMCS_n"/>
            <PORTMAP LOGICAL="halt_n" PHYSICAL="o_BUS_HALT_n"/>
            <PORTMAP LOGICAL="busreq_n" PHYSICAL="i_BUS_BUSREQ_n"/>
            <PORTMAP LOGICAL="busak_n" PHYSICAL="o_BUS_BUSAK_n"/>
            <PORTMAP LOGICAL="ieo" PHYSICAL="o_BUS_IEO"/>
            <PORTMAP LOGICAL="rd_n" PHYSICAL="o_BUS_RD_n"/>
            <PORTMAP LOGICAL="mreq_n" PHYSICAL="o_BUS_MREQ_n"/>
            <PORTMAP LOGICAL="nmi_n" PHYSICAL="i_BUS_NMI_n"/>
            <PORTMAP LOGICAL="int_i_n" PHYSICAL="i_BUS_INT_n"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="o_BUS_ADDR"/>
            <PORTMAP LOGICAL="int_o_n" PHYSICAL="o_BUS_INT_n"/>
            <PORTMAP LOGICAL="wr_n" PHYSICAL="o_BUS_WR_n"/>
            <PORTMAP LOGICAL="wait_n" PHYSICAL="i_BUS_WAIT_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="flash" TYPE="INITIATOR" VLNV="specnext.com:specnext:flash:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sck" PHYSICAL="o_SPI_SCK"/>
            <PORTMAP LOGICAL="mosi" PHYSICAL="o_SPI_MOSI"/>
            <PORTMAP LOGICAL="miso" PHYSICAL="i_SPI_FLASH_MISO"/>
            <PORTMAP LOGICAL="enable_n" PHYSICAL="o_SPI_SS_FLASH_n"/>
            <PORTMAP LOGICAL="core_id" PHYSICAL="o_CORE_ID"/>
            <PORTMAP LOGICAL="boot" PHYSICAL="o_FLASH_BOOT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_joystick" NAME="joystick" TYPE="INITIATOR" VLNV="specnext.com:specnext:joystick:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="joy_io_mode_en" PHYSICAL="o_JOY_IO_MODE_EN"/>
            <PORTMAP LOGICAL="joy_io_mode_pin_7" PHYSICAL="o_JOY_IO_MODE_PIN_7"/>
            <PORTMAP LOGICAL="joy_left" PHYSICAL="i_JOY_LEFT"/>
            <PORTMAP LOGICAL="joy_right" PHYSICAL="i_JOY_RIGHT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_keyboard" NAME="keyboard" TYPE="INITIATOR" VLNV="specnext.com:specnext:keyboard:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cancel" PHYSICAL="o_KBD_CANCEL"/>
            <PORTMAP LOGICAL="joymap_we" PHYSICAL="o_JOYMAP_WE"/>
            <PORTMAP LOGICAL="keymap_data" PHYSICAL="o_KEYMAP_DATA"/>
            <PORTMAP LOGICAL="column" PHYSICAL="i_KBD_COL"/>
            <PORTMAP LOGICAL="spkey_buttons" PHYSICAL="i_SPKEY_BUTTONS"/>
            <PORTMAP LOGICAL="row" PHYSICAL="o_KBD_ROW"/>
            <PORTMAP LOGICAL="keymap_we" PHYSICAL="o_KEYMAP_WE"/>
            <PORTMAP LOGICAL="spkey_function" PHYSICAL="i_SPKEY_FUNCTION"/>
            <PORTMAP LOGICAL="extended_keys" PHYSICAL="i_KBD_EXTENDED_KEYS"/>
            <PORTMAP LOGICAL="keymap_addr" PHYSICAL="o_KEYMAP_ADDR"/>
            <PORTMAP LOGICAL="joy_left_type" PHYSICAL="o_JOY_LEFT_TYPE"/>
            <PORTMAP LOGICAL="joy_right_type" PHYSICAL="o_JOY_RIGHT_TYPE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxclock_0_mb_clock" NAME="mb_clock" TYPE="TARGET" VLNV="specnext.com:specnext:mb_clock:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="clk_28" PHYSICAL="i_CLK_28"/>
            <PORTMAP LOGICAL="clk_14" PHYSICAL="i_CLK_14"/>
            <PORTMAP LOGICAL="clk_lsb" PHYSICAL="o_CPU_CLK_LSB"/>
            <PORTMAP LOGICAL="clk_28_n" PHYSICAL="i_CLK_28_n"/>
            <PORTMAP LOGICAL="speed" PHYSICAL="o_CPU_SPEED"/>
            <PORTMAP LOGICAL="contend" PHYSICAL="o_CPU_CONTEND"/>
            <PORTMAP LOGICAL="cpu_clk" PHYSICAL="i_CLK_CPU"/>
            <PORTMAP LOGICAL="clk_7" PHYSICAL="i_CLK_7"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxreset_0_mb_reset" NAME="mb_reset" TYPE="TARGET" VLNV="specnext.com:specnext:mb_reset:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="mb_reset" PHYSICAL="i_RESET"/>
            <PORTMAP LOGICAL="reset_soft_req" PHYSICAL="o_RESET_SOFT"/>
            <PORTMAP LOGICAL="reset_hard_req" PHYSICAL="o_RESET_HARD"/>
            <PORTMAP LOGICAL="reset_peripheral_req" PHYSICAL="o_RESET_PERIPHERAL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_mouse" NAME="mouse" TYPE="INITIATOR" VLNV="specnext.com:specnext:mouse:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="x" PHYSICAL="i_MOUSE_X"/>
            <PORTMAP LOGICAL="button" PHYSICAL="i_MOUSE_BUTTON"/>
            <PORTMAP LOGICAL="y" PHYSICAL="i_MOUSE_Y"/>
            <PORTMAP LOGICAL="mouse_control" PHYSICAL="o_MOUSE_CONTROL"/>
            <PORTMAP LOGICAL="ps2_mode" PHYSICAL="o_PS2_MODE"/>
            <PORTMAP LOGICAL="wheel" PHYSICAL="i_MOUSE_WHEEL"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_pi_accel" NAME="pi_accel" TYPE="INITIATOR" VLNV="specnext.com:specnext:pi_accel:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="gpio_o" PHYSICAL="o_GPIO"/>
            <PORTMAP LOGICAL="gpio_t" PHYSICAL="o_GPIO_EN"/>
            <PORTMAP LOGICAL="gpio_i" PHYSICAL="i_GPIO"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_ram_port_a" NAME="ram_port_a" TYPE="INITIATOR" VLNV="specnext.com:specnext:ram_port_a:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ram_addr" PHYSICAL="o_RAM_A_ADDR"/>
            <PORTMAP LOGICAL="ram_rd_n" PHYSICAL="o_RAM_A_RD_n"/>
            <PORTMAP LOGICAL="ram_req" PHYSICAL="o_RAM_A_REQ"/>
            <PORTMAP LOGICAL="ram_di" PHYSICAL="i_RAM_A_DI"/>
            <PORTMAP LOGICAL="wait_n" PHYSICAL="i_CPU_WAIT_n"/>
            <PORTMAP LOGICAL="ram_do" PHYSICAL="o_RAM_A_DO"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_ram_port_b" NAME="ram_port_b" TYPE="INITIATOR" VLNV="specnext.com:specnext:ram_port_b:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ram_addr" PHYSICAL="o_RAM_B_ADDR"/>
            <PORTMAP LOGICAL="ram_req" PHYSICAL="o_RAM_B_REQ_T"/>
            <PORTMAP LOGICAL="ram_di" PHYSICAL="i_RAM_B_DI"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_rtc" NAME="rtc" TYPE="INITIATOR" VLNV="specnext.com:specnext:rtc:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sda_in" PHYSICAL="i_I2C_SDA_n"/>
            <PORTMAP LOGICAL="scl_out" PHYSICAL="o_I2C_SCL_n"/>
            <PORTMAP LOGICAL="scl_in" PHYSICAL="i_I2C_SCL_n"/>
            <PORTMAP LOGICAL="sda_out" PHYSICAL="o_I2C_SDA_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_sdcard0_enable" NAME="sdcard0_enable" TYPE="INITIATOR" VLNV="specnext.com:specnext:sdcard_enable:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enable_n" PHYSICAL="o_SPI_SS_SD0_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_sdcard1_enable" NAME="sdcard1_enable" TYPE="INITIATOR" VLNV="specnext.com:specnext:sdcard_enable:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enable_n" PHYSICAL="o_SPI_SS_SD1_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_sdcard" NAME="sdcard" TYPE="INITIATOR" VLNV="specnext.com:specnext:sdcard:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sck" PHYSICAL="o_SPI_SCK"/>
            <PORTMAP LOGICAL="mosi" PHYSICAL="o_SPI_MOSI"/>
            <PORTMAP LOGICAL="miso" PHYSICAL="i_SPI_SD_MISO"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="speaker" TYPE="INITIATOR" VLNV="specnext.com:specnext:speaker:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="speaker_ear" PHYSICAL="o_AUDIO_SPEAKER_EAR"/>
            <PORTMAP LOGICAL="speaker_mic" PHYSICAL="o_AUDIO_SPEAKER_MIC"/>
            <PORTMAP LOGICAL="speaker_beep" PHYSICAL="o_AUDIO_SPEAKER_BEEP"/>
            <PORTMAP LOGICAL="speaker_enable" PHYSICAL="o_AUDIO_SPEAKER_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_tape" NAME="tape" TYPE="INITIATOR" VLNV="specnext.com:specnext:tape:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="tape_mic" PHYSICAL="o_AUDIO_MIC"/>
            <PORTMAP LOGICAL="tape_ear" PHYSICAL="i_AUDIO_EAR"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_video" NAME="video" TYPE="INITIATOR" VLNV="specnext.com:specnext:video:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="scanlines" PHYSICAL="o_VIDEO_SCANLINES"/>
            <PORTMAP LOGICAL="scandouble" PHYSICAL="o_VIDEO_SCANDOUBLE"/>
            <PORTMAP LOGICAL="freq_50_60" PHYSICAL="o_VIDEO_50_60"/>
            <PORTMAP LOGICAL="machine_timing" PHYSICAL="o_MACHINE_TIMING"/>
            <PORTMAP LOGICAL="hblank_n" PHYSICAL="o_RGB_HB_n"/>
            <PORTMAP LOGICAL="video_mode" PHYSICAL="o_VIDEO_MODE"/>
            <PORTMAP LOGICAL="rgb" PHYSICAL="o_RGB"/>
            <PORTMAP LOGICAL="vblank_n" PHYSICAL="o_RGB_VB_n"/>
            <PORTMAP LOGICAL="csync_n" PHYSICAL="o_RGB_CS_n"/>
            <PORTMAP LOGICAL="hsync_n" PHYSICAL="o_RGB_HS_n"/>
            <PORTMAP LOGICAL="hdmi_audio_en" PHYSICAL="o_AUDIO_HDMI_AUDIO_EN"/>
            <PORTMAP LOGICAL="vsync_n" PHYSICAL="o_RGB_VS_n"/>
            <PORTMAP LOGICAL="hdmi_reset" PHYSICAL="o_HDMI_RESET"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/zxnexys_ledsegment_0" HWVERSION="1.3" INSTANCE="zxnexys_ledsegment_0" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="zxnexys_ledsegment" VLNV="specnext.com:specnext:zxnexys_ledsegment:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxnexys_ledsegment_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="20" NAME="address" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="cpu_speed" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="zxnexys_ledsegment_0_an">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ca" RIGHT="0" SIGIS="undef" SIGNAME="zxnexys_ledsegment_0_ca">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CA"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxclock_0_mb_clock" NAME="mb_clock" TYPE="MONITOR" VLNV="specnext.com:specnext:mb_clock:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="speed" PHYSICAL="cpu_speed"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_ram_port_a" NAME="ram_port_a" TYPE="MONITOR" VLNV="specnext.com:specnext:ram_port_a:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ram_addr" PHYSICAL="address"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/zxnexys_mic_0" HWVERSION="1.3" INSTANCE="zxnexys_mic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxnexys_mic" VLNV="specnext.com:specnext:zxnexys_mic:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxnexys_mic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_audio" SIGIS="clk" SIGNAME="zxclock_0_clk_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_audio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_din" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_i2s_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="i2s_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_dout" SIGIS="undef" SIGNAME="zxnexys_mic_0_i2s_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="i2s_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_sclk" SIGIS="undef" SIGNAME="zxnexys_mic_0_i2s_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="i2s_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_wclk" SIGIS="undef" SIGNAME="zxnexys_mic_0_i2s_wclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="i2s_wclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="m_clk" SIGIS="clk" SIGNAME="zxnexys_mic_0_m_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_data" SIGIS="undef" SIGNAME="External_Ports_M_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_lrsel" SIGIS="undef" SIGNAME="zxnexys_mic_0_m_lrsel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_LRSEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/zxnexys_pi_led_sw_ua_0" HWVERSION="1.0" INSTANCE="zxnexys_pi_led_sw_ua_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxnexys_pi_led_sw_uart_i2s" VLNV="specnext.com:specnext:zxnexys_pi_led_sw_uart_i2s:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxnexys_pi_led_sw_ua_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="27" NAME="gpio_o" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_GPIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="gpio_i" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_i_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_GPIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="gpio_t" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_GPIO_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_GPIO_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_rx" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_uart_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_RXD_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_tx" SIGIS="undef" SIGNAME="External_Ports_UART_TXD_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_TXD_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_cts" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_uart_cts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_CTS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_rts" SIGIS="undef" SIGNAME="External_Ports_UART_RTS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_RTS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_sclk" SIGIS="undef" SIGNAME="zxnexys_mic_0_i2s_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_mic_0" PORT="i2s_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_wclk" SIGIS="undef" SIGNAME="zxnexys_mic_0_i2s_wclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_mic_0" PORT="i2s_wclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_dout" SIGIS="undef" SIGNAME="zxnexys_mic_0_i2s_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_mic_0" PORT="i2s_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_din" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_i2s_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnexys_mic_0" PORT="i2s_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led16_r" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led16_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED16_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led16_g" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led16_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED16_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led16_b" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led16_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED16_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led17_r" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led17_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED17_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led17_g" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led17_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED17_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led17_b" SIGIS="undef" SIGNAME="zxnexys_pi_led_sw_ua_0_led17_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED17_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_pi_accel" NAME="pi_accel" TYPE="TARGET" VLNV="specnext.com:specnext:pi_accel:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="gpio_o" PHYSICAL="gpio_o"/>
            <PORTMAP LOGICAL="gpio_t" PHYSICAL="gpio_t"/>
            <PORTMAP LOGICAL="gpio_i" PHYSICAL="gpio_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/zxram_0" HWVERSION="2.3" INSTANCE="zxram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxram" VLNV="specnext.com:specnext:zxram:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxram_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="26" NAME="axi_mig_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mig_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mig_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mig_arid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mig_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_arlock" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mig_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mig_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mig_arready" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mig_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="axi_mig_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="axi_mig_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mig_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mig_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mig_awid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mig_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_awlock" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mig_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mig_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mig_awready" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mig_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="axi_mig_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mig_bid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_bready" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mig_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mig_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_mig_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mig_rid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mig_rlast" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_rready" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mig_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mig_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mig_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_wlast" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mig_wready" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mig_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mig_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_memory" SIGIS="clk" SIGNAME="zxclock_0_clk_memory">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_memory"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral_n" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150015002" DIR="I" NAME="clk_ui" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpu_wait_n" SIGIS="undef" SIGNAME="zxnext_0_i_CPU_WAIT_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_CPU_WAIT_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_a_o" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_i_RAM_A_DI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_RAM_A_DI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_b_o" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_i_RAM_B_DI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_RAM_B_DI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zxreset_0_memory_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="memory_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="20" NAME="ram_a_addr" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RAM_A_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_a_data" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_DO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RAM_A_DO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_a_rd_n" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_RD_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RAM_A_RD_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_a_req" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_A_REQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RAM_A_REQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="20" NAME="ram_b_addr" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_B_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RAM_B_ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_b_req_t" SIGIS="undef" SIGNAME="zxnext_0_o_RAM_B_REQ_T">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RAM_B_REQ_T"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_ui" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxram_0_axi_mig" DATAWIDTH="64" NAME="axi_mig" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150015002"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="27"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zxnexys_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_mig_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_mig_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_mig_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_mig_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_mig_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_mig_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_mig_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_mig_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_mig_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_mig_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_mig_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_mig_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_mig_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_mig_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_mig_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_mig_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_mig_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_mig_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_mig_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_mig_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_mig_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_mig_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_mig_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_mig_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_mig_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_mig_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_mig_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_mig_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_mig_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_mig_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_mig_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_mig_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_mig_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_mig_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_mig_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_mig_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_mig_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_mig_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_mig_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_ram_port_a" NAME="ram_port_a" TYPE="TARGET" VLNV="specnext.com:specnext:ram_port_a:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ram_addr" PHYSICAL="ram_a_addr"/>
            <PORTMAP LOGICAL="ram_rd_n" PHYSICAL="ram_a_rd_n"/>
            <PORTMAP LOGICAL="ram_req" PHYSICAL="ram_a_req"/>
            <PORTMAP LOGICAL="ram_di" PHYSICAL="data_a_o"/>
            <PORTMAP LOGICAL="wait_n" PHYSICAL="cpu_wait_n"/>
            <PORTMAP LOGICAL="ram_do" PHYSICAL="ram_a_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_ram_port_b" NAME="ram_port_b" TYPE="TARGET" VLNV="specnext.com:specnext:ram_port_b:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ram_req" PHYSICAL="ram_b_req_t"/>
            <PORTMAP LOGICAL="ram_di" PHYSICAL="data_b_o"/>
            <PORTMAP LOGICAL="ram_addr" PHYSICAL="ram_b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x07FFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="axi_mig" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/zxreset_0" HWVERSION="1.3" INSTANCE="zxreset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxreset" VLNV="specnext.com:specnext:zxreset:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEMORY_RESET_HOLD" VALUE="22"/>
        <PARAMETER NAME="PERIPHERAL_RESET_HOLD" VALUE="24"/>
        <PARAMETER NAME="MB_RESET_HOLD" VALUE="26"/>
        <PARAMETER NAME="SYNC_STAGES" VALUE="3"/>
        <PARAMETER NAME="PIPELINE_STAGES" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxreset_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="zxnext_0_i_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_hard" SIGIS="rst" SIGNAME="zxnext_0_o_RESET_HARD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RESET_HARD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_soft" SIGIS="rst" SIGNAME="zxnext_0_o_RESET_SOFT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RESET_SOFT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_peripheral" SIGIS="rst" SIGNAME="zxnext_0_o_RESET_PERIPHERAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RESET_PERIPHERAL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ui_clk_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memory_calibrated" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150015002" DIR="I" NAME="clk_ui" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxaudio_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxesp32_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxmouse_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxnexys_ledsegment_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxnexys_mic_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxnexys_pi_led_sw_ua_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxrtc_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="reset"/>
            <CONNECTION INSTANCE="zxjoystick_0" PORT="reset"/>
            <CONNECTION INSTANCE="zxkeyboard_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxvga_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memory_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="zxreset_0_memory_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="sys_rst"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="zxram_0" PORT="memory_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cpu_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_CPU_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CPU_RESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxreset_0_mb_reset" NAME="mb_reset" TYPE="INITIATOR" VLNV="specnext.com:specnext:mb_reset:1.0">
          <PARAMETER NAME="POLARITY" VALUE="ACTIVE_HIGH"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="reset_soft_req" PHYSICAL="reset_soft"/>
            <PORTMAP LOGICAL="reset_hard_req" PHYSICAL="reset_hard"/>
            <PORTMAP LOGICAL="reset_peripheral_req" PHYSICAL="reset_peripheral"/>
            <PORTMAP LOGICAL="mb_reset" PHYSICAL="mb_reset"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/zxrtc_0" HWVERSION="1.3" INSTANCE="zxrtc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxrtc" VLNV="specnext.com:specnext:zxrtc:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxrtc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iic_rtcc_scl_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_rtcc_0" PORT="scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_rtcc_scl_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_rtcc_0" PORT="scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_rtcc_scl_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_rtcc_0" PORT="scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iic_rtcc_sda_i" SIGIS="undef" SIGNAME="pmod_rtcc_0_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_rtcc_0" PORT="sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_rtcc_sda_o" SIGIS="undef" SIGNAME="pmod_rtcc_0_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_rtcc_0" PORT="sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_rtcc_sda_t" SIGIS="undef" SIGNAME="pmod_rtcc_0_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_rtcc_0" PORT="sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="zxnext_0_o_I2C_SCL_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_I2C_SCL_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="zxnext_0_i_I2C_SCL_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_I2C_SCL_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="zxnext_0_o_I2C_SDA_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_I2C_SDA_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="zxnext_0_i_I2C_SDA_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_I2C_SDA_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxrtc_0_iic_rtcc" NAME="iic_rtcc" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="iic_rtcc_scl_t"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="iic_rtcc_sda_o"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="iic_rtcc_sda_i"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="iic_rtcc_sda_t"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="iic_rtcc_scl_o"/>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="iic_rtcc_scl_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_rtc" NAME="rtc" TYPE="TARGET" VLNV="specnext.com:specnext:rtc:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sda_in" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="scl_out" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="scl_in" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="sda_out" PHYSICAL="sda_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/zxsdcard_0" HWVERSION="1.3" INSTANCE="zxsdcard_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxsdcard" VLNV="specnext.com:specnext:zxsdcard:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="STARTUP_BITS" VALUE="8"/>
        <PARAMETER NAME="POWERUP_BITS" VALUE="12"/>
        <PARAMETER NAME="POWERDOWN_BITS" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxsdcard_0_0"/>
        <PARAMETER NAME="MicroSD" VALUE="true"/>
        <PARAMETER NAME="Terminated" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="sd_reset_n" SIGIS="undef" SIGNAME="zxsdcard_0_sd_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_cd" SIGIS="undef" SIGNAME="External_Ports_SD_CD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_CD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_sck" SIGIS="undef" SIGNAME="zxsdcard_0_sd_sck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_SCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_cmd" SIGIS="undef" SIGNAME="zxsdcard_0_sd_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_CMD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_dat0" SIGIS="undef" SIGNAME="External_Ports_SD_DAT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_DAT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat1" SIGIS="undef" SIGNAME="zxsdcard_0_sd_dat1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_DAT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat2" SIGIS="undef" SIGNAME="zxsdcard_0_sd_dat2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_DAT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat3" SIGIS="undef" SIGNAME="zxsdcard_0_sd_dat3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SD_DAT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_sck" SIGIS="clk" SIGNAME="zxnext_0_o_SPI_SCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_SPI_SCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_mosi" SIGIS="undef" SIGNAME="zxnext_0_o_SPI_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_SPI_MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_miso" SIGIS="undef" SIGNAME="zxnext_0_i_SPI_SD_MISO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="i_SPI_SD_MISO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_sck" SIGIS="clk" SIGNAME="zxsdcard_0_out_sck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="in_sck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_mosi" SIGIS="undef" SIGNAME="zxsdcard_0_out_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="in_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_miso" SIGIS="undef" SIGNAME="zxsdcard_0_out_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_1" PORT="in_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_n" SIGIS="undef" SIGNAME="zxnext_0_o_SPI_SS_SD0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_SPI_SS_SD0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_sdcard" NAME="sdcard_in" TYPE="TARGET" VLNV="specnext.com:specnext:sdcard:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sck" PHYSICAL="in_sck"/>
            <PORTMAP LOGICAL="mosi" PHYSICAL="in_mosi"/>
            <PORTMAP LOGICAL="miso" PHYSICAL="in_miso"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxsdcard_0_sdcard_out" NAME="sdcard_out" TYPE="INITIATOR" VLNV="specnext.com:specnext:sdcard:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sck" PHYSICAL="out_sck"/>
            <PORTMAP LOGICAL="mosi" PHYSICAL="out_mosi"/>
            <PORTMAP LOGICAL="miso" PHYSICAL="out_miso"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_sdcard0_enable" NAME="sdcard_enable" TYPE="TARGET" VLNV="specnext.com:specnext:sdcard_enable:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enable_n" PHYSICAL="enable_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/zxsdcard_1" HWVERSION="1.3" INSTANCE="zxsdcard_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxsdcard" VLNV="specnext.com:specnext:zxsdcard:1.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="STARTUP_BITS" VALUE="8"/>
        <PARAMETER NAME="POWERUP_BITS" VALUE="12"/>
        <PARAMETER NAME="POWERDOWN_BITS" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxsdcard_1_0"/>
        <PARAMETER NAME="MicroSD" VALUE="false"/>
        <PARAMETER NAME="Terminated" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sd_cd" SIGIS="undef" SIGNAME="pmod_xsd_0_sd_cd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_cd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_sck" SIGIS="undef" SIGNAME="zxsdcard_1_sd_sck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_sck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_cmd" SIGIS="undef" SIGNAME="zxsdcard_1_sd_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_cmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_dat0" SIGIS="undef" SIGNAME="pmod_xsd_0_sd_dat0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_dat0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat1" SIGIS="undef" SIGNAME="zxsdcard_1_sd_dat1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_dat1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat2" SIGIS="undef" SIGNAME="zxsdcard_1_sd_dat2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_dat2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sd_dat3" SIGIS="undef" SIGNAME="zxsdcard_1_sd_dat3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_dat3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sd_wp" SIGIS="undef" SIGNAME="pmod_xsd_0_sd_wp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmod_xsd_0" PORT="sd_wp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_sck" SIGIS="clk" SIGNAME="zxsdcard_0_out_sck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="out_sck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_mosi" SIGIS="undef" SIGNAME="zxsdcard_0_out_mosi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="out_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_miso" SIGIS="undef" SIGNAME="zxsdcard_0_out_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxsdcard_0" PORT="out_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_n" SIGIS="undef" SIGNAME="zxnext_0_o_SPI_SS_SD1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_SPI_SS_SD1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxsdcard_0_sdcard_out" NAME="sdcard_in" TYPE="TARGET" VLNV="specnext.com:specnext:sdcard:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sck" PHYSICAL="in_sck"/>
            <PORTMAP LOGICAL="mosi" PHYSICAL="in_mosi"/>
            <PORTMAP LOGICAL="miso" PHYSICAL="in_miso"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zxnext_0_sdcard1_enable" NAME="sdcard_enable" TYPE="TARGET" VLNV="specnext.com:specnext:sdcard_enable:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enable_n" PHYSICAL="enable_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/zxvga_0" HWVERSION="2.3" INSTANCE="zxvga_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="zxvga" VLNV="specnext.com:specnext:zxvga:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zxnexys_zxvga_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_peripheral" SIGIS="clk" SIGNAME="zxclock_0_clk_peripheral">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_peripheral"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_video" SIGIS="clk" SIGNAME="zxclock_0_clk_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxclock_0" PORT="clk_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="csync_n" SIGIS="undef" SIGNAME="zxnext_0_o_RGB_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RGB_CS_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsync_n" SIGIS="undef" SIGNAME="zxnext_0_o_RGB_HS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RGB_HS_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="machine_timing" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_MACHINE_TIMING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_MACHINE_TIMING"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="zxreset_0_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxreset_0" PORT="video_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="rgb" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_RGB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RGB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scandouble" SIGIS="undef" SIGNAME="zxnext_0_o_VIDEO_SCANDOUBLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_VIDEO_SCANDOUBLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="scanlines" RIGHT="0" SIGIS="undef" SIGNAME="zxnext_0_o_VIDEO_SCANLINES">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_VIDEO_SCANLINES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="zxvga_0_vga_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="zxvga_0_vga_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vga_hs" SIGIS="undef" SIGNAME="zxvga_0_vga_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_HS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="zxvga_0_vga_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vga_vs" SIGIS="undef" SIGNAME="zxvga_0_vga_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VGA_VS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vsync_n" SIGIS="undef" SIGNAME="zxnext_0_o_RGB_VS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zxnext_0" PORT="o_RGB_VS_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zxnext_0_video" NAME="video" TYPE="TARGET" VLNV="specnext.com:specnext:video:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rgb" PHYSICAL="rgb"/>
            <PORTMAP LOGICAL="csync_n" PHYSICAL="csync_n"/>
            <PORTMAP LOGICAL="vsync_n" PHYSICAL="vsync_n"/>
            <PORTMAP LOGICAL="hsync_n" PHYSICAL="hsync_n"/>
            <PORTMAP LOGICAL="scanlines" PHYSICAL="scanlines"/>
            <PORTMAP LOGICAL="scandouble" PHYSICAL="scandouble"/>
            <PORTMAP LOGICAL="machine_timing" PHYSICAL="machine_timing"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
