Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Jun 12 17:48:56 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cms_pix_28_fw_top_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.288        0.000                      0                30456        0.020        0.000                      0                30456        0.975        0.000                       0                 10646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.742        0.000                      0                18318        0.032        0.000                      0                18318        3.500        0.000                       0                  9071  
clk_pl_1            0.288        0.000                      0                 3903        0.020        0.000                      0                 3903        0.975        0.000                       0                  1575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            0.536        0.000                      0                   34        0.058        0.000                      0                   34  
clk_pl_0      clk_pl_1            0.362        0.000                      0                 1576        0.040        0.000                      0                 1576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.641        0.000                      0                 8216        1.818        0.000                      0                 8216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    
(none)                      clk_pl_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.631ns (9.025%)  route 6.361ns (90.975%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 11.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.393ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.352ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.766     1.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y143        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.009 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__11/Q
                         net (fo=67, routed)          4.026     6.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_30_0
    SLICE_X45Y404        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     6.100 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_80/O
                         net (fo=1, routed)           0.000     6.100    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_80_n_0
    SLICE_X45Y404        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.126 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_37/O
                         net (fo=1, routed)           0.585     6.711    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_37_n_0
    SLICE_X41Y379        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     6.800 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[18]_i_15/O
                         net (fo=1, routed)           0.017     6.817    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[18]_i_15_n_0
    SLICE_X41Y379        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     6.877 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     6.877    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_7_n_0
    SLICE_X41Y379        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     6.905 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_3/O
                         net (fo=1, routed)           1.527     8.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]_0
    SLICE_X43Y228        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     8.580 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.176     8.756    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_n_0
    SLICE_X43Y228        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     8.891 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.030     8.921    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[18]
    SLICE_X43Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.560    11.690    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.078    11.768    
                         clock uncertainty           -0.130    11.638    
    SLICE_X43Y228        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.663    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.634ns (9.129%)  route 6.311ns (90.871%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.393ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.352ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.764     1.927    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y132        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__1/Q
                         net (fo=67, routed)          3.977     5.983    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_30_0
    SLICE_X48Y396        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     6.048 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_82/O
                         net (fo=1, routed)           0.000     6.048    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_82_n_0
    SLICE_X48Y396        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.074 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_38/O
                         net (fo=1, routed)           0.545     6.619    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_38_n_0
    SLICE_X42Y371        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.767 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[28]_i_15/O
                         net (fo=1, routed)           0.009     6.776    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[28]_i_15_n_0
    SLICE_X42Y371        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     6.832 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_7/O
                         net (fo=1, routed)           0.000     6.832    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_7_n_0
    SLICE_X42Y371        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.858 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[28]_i_3/O
                         net (fo=1, routed)           1.387     8.245    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]_0
    SLICE_X44Y231        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     8.368 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.366     8.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_n_0
    SLICE_X43Y220        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     8.845 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.027     8.872    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[28]
    SLICE_X43Y220        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.554    11.684    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y220        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.078    11.762    
                         clock uncertainty           -0.130    11.632    
    SLICE_X43Y220        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.657    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.566ns (8.266%)  route 6.282ns (91.734%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.393ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.352ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.739     1.902    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y148        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.981 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__21/Q
                         net (fo=67, routed)          3.991     5.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_30_0
    SLICE_X41Y399        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     6.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_76/O
                         net (fo=1, routed)           0.000     6.042    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_76_n_0
    SLICE_X41Y399        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.070 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_35/O
                         net (fo=1, routed)           0.444     6.514    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_35_n_0
    SLICE_X40Y374        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     6.614 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[8]_i_15/O
                         net (fo=1, routed)           0.017     6.631    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[8]_i_15_n_0
    SLICE_X40Y374        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     6.691 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_7/O
                         net (fo=1, routed)           0.000     6.691    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_7_n_0
    SLICE_X40Y374        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     6.719 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_3/O
                         net (fo=1, routed)           1.545     8.264    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[8]
    SLICE_X40Y229        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     8.414 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.219     8.633    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_n_0
    SLICE_X40Y229        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     8.684 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.066     8.750    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[8]
    SLICE_X40Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.556    11.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X40Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.078    11.764    
                         clock uncertainty           -0.130    11.634    
    SLICE_X40Y229        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.659    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.567ns (8.315%)  route 6.252ns (91.685%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.393ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.739     1.902    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y148        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.982 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__22/Q
                         net (fo=67, routed)          3.847     5.829    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_30_0
    SLICE_X46Y400        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     5.898 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_78/O
                         net (fo=1, routed)           0.000     5.898    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_78_n_0
    SLICE_X46Y400        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.926 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_36/O
                         net (fo=1, routed)           0.659     6.585    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_36_n_0
    SLICE_X39Y379        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     6.733 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[7]_i_15/O
                         net (fo=1, routed)           0.009     6.742    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[7]_i_15_n_0
    SLICE_X39Y379        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     6.798 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     6.798    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_7_n_0
    SLICE_X39Y379        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.824 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_3/O
                         net (fo=1, routed)           1.425     8.249    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[7]
    SLICE_X41Y229        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     8.372 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.246     8.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_n_0
    SLICE_X41Y229        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     8.655 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.066     8.721    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[7]
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.568    11.698    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.078    11.776    
                         clock uncertainty           -0.130    11.646    
    SLICE_X41Y229        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.671    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 0.408ns (6.290%)  route 6.078ns (93.710%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 11.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.393ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.352ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.739     1.902    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y148        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.983 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__0/Q
                         net (fo=67, routed)          3.832     5.815    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_30_0
    SLICE_X44Y402        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     5.884 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_78/O
                         net (fo=1, routed)           0.000     5.884    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_78_n_0
    SLICE_X44Y402        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.912 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_36/O
                         net (fo=1, routed)           0.428     6.340    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_36_n_0
    SLICE_X46Y374        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     6.377 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[29]_i_15/O
                         net (fo=1, routed)           0.017     6.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[29]_i_15_n_0
    SLICE_X46Y374        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     6.454 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_7/O
                         net (fo=1, routed)           0.000     6.454    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_7_n_0
    SLICE_X46Y374        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     6.482 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[29]_i_3/O
                         net (fo=1, routed)           1.362     7.844    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]_0
    SLICE_X44Y231        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     7.881 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.412     8.293    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_2_n_0
    SLICE_X43Y213        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     8.361 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.027     8.388    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[29]
    SLICE_X43Y213        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.545    11.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y213        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.078    11.753    
                         clock uncertainty           -0.130    11.623    
    SLICE_X43Y213        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.648    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.479ns (7.474%)  route 5.930ns (92.526%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.393ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.352ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.764     1.927    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y132        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.003 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__12/Q
                         net (fo=67, routed)          3.859     5.862    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_30_0
    SLICE_X36Y375        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     5.927 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_88/O
                         net (fo=1, routed)           0.000     5.927    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_88_n_0
    SLICE_X36Y375        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.953 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_41/O
                         net (fo=1, routed)           0.419     6.372    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_41_n_0
    SLICE_X43Y377        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     6.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[17]_i_16/O
                         net (fo=1, routed)           0.011     6.436    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[17]_i_16_n_0
    SLICE_X43Y377        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     6.494 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_7/O
                         net (fo=1, routed)           0.000     6.494    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_7_n_0
    SLICE_X43Y377        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     6.522 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           1.431     7.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]_0
    SLICE_X43Y228        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     8.076 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.160     8.236    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2_n_0
    SLICE_X42Y228        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     8.286 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.050     8.336    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[17]
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.554    11.684    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.078    11.762    
                         clock uncertainty           -0.130    11.632    
    SLICE_X42Y228        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.657    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.500ns (7.847%)  route 5.872ns (92.153%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.393ns, distribution 1.375ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.352ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.768     1.931    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y140        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.010 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/Q
                         net (fo=67, routed)          3.527     5.537    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_30_0
    SLICE_X42Y392        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     5.600 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_81/O
                         net (fo=1, routed)           0.000     5.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_81_n_0
    SLICE_X42Y392        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     5.626 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_38/O
                         net (fo=1, routed)           0.432     6.058    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_38_n_0
    SLICE_X42Y379        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     6.182 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[2]_i_15/O
                         net (fo=1, routed)           0.009     6.191    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[2]_i_15_n_0
    SLICE_X42Y379        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     6.247 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     6.247    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_7_n_0
    SLICE_X42Y379        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.273 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           1.554     7.827    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[2]
    SLICE_X42Y229        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     7.916 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.278     8.194    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_n_0
    SLICE_X40Y229        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     8.231 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.072     8.303    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[2]
    SLICE_X40Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.556    11.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X40Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.078    11.764    
                         clock uncertainty           -0.130    11.634    
    SLICE_X40Y229        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.659    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 0.599ns (9.415%)  route 5.763ns (90.585%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.393ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.352ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.766     1.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y143        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.007 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__7/Q
                         net (fo=67, routed)          3.541     5.548    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_30_0
    SLICE_X50Y404        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     5.617 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_80/O
                         net (fo=1, routed)           0.000     5.617    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_80_n_0
    SLICE_X50Y404        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.645 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_37/O
                         net (fo=1, routed)           0.575     6.220    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_37_n_0
    SLICE_X44Y382        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     6.369 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[22]_i_15/O
                         net (fo=1, routed)           0.017     6.386    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[22]_i_15_n_0
    SLICE_X44Y382        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     6.446 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_7/O
                         net (fo=1, routed)           0.000     6.446    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_7_n_0
    SLICE_X44Y382        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     6.474 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           1.372     7.846    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]_0
    SLICE_X41Y226        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.192     8.188    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2_n_0
    SLICE_X41Y226        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     8.225 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.066     8.291    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[22]
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.557    11.687    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.078    11.765    
                         clock uncertainty           -0.130    11.635    
    SLICE_X41Y226        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.660    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.559ns (8.899%)  route 5.722ns (91.101%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.393ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.352ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.766     1.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y143        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.009 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__8/Q
                         net (fo=67, routed)          3.568     5.578    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_30_0
    SLICE_X47Y366        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.063     5.641 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_69/O
                         net (fo=1, routed)           0.000     5.641    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_69_n_0
    SLICE_X47Y366        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.667 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_32/O
                         net (fo=1, routed)           0.463     6.130    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_32_n_0
    SLICE_X41Y381        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     6.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[21]_i_14/O
                         net (fo=1, routed)           0.021     6.249    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[21]_i_14_n_0
    SLICE_X41Y381        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     6.310 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_6/O
                         net (fo=1, routed)           0.000     6.310    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_6_n_0
    SLICE_X41Y381        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.340 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_3/O
                         net (fo=1, routed)           1.446     7.786    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]_0
    SLICE_X41Y227        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.152     8.088    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X41Y226        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.139 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.072     8.211    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.557    11.687    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.078    11.765    
                         clock uncertainty           -0.130    11.635    
    SLICE_X41Y226        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.660    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.474ns (7.549%)  route 5.805ns (92.451%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.393ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.352ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.766     1.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y143        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__6/Q
                         net (fo=67, routed)          3.852     5.858    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_30_0
    SLICE_X45Y381        MUXF7 (Prop_F7MUX_EF_SLICEL_S_O)
                                                      0.065     5.923 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_68/O
                         net (fo=1, routed)           0.000     5.923    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_68_n_0
    SLICE_X45Y381        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     5.949 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_31/O
                         net (fo=1, routed)           0.288     6.237    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_31_n_0
    SLICE_X47Y376        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.325 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[23]_i_14/O
                         net (fo=1, routed)           0.010     6.335    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[23]_i_14_n_0
    SLICE_X47Y376        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     6.392 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_6/O
                         net (fo=1, routed)           0.000     6.392    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_6_n_0
    SLICE_X47Y376        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     6.418 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_3/O
                         net (fo=1, routed)           1.390     7.808    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]_0
    SLICE_X41Y226        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     7.906 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           0.206     8.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_2_n_0
    SLICE_X41Y226        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     8.149 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.059     8.208    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[23]
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.557    11.687    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.078    11.765    
                         clock uncertainty           -0.130    11.635    
    SLICE_X41Y226        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.660    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  3.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.153%)  route 0.054ns (50.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.013ns (routing 0.216ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.245ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.013     1.106    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X20Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y184        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.144 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/Q
                         net (fo=5, routed)           0.033     1.177    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
    SLICE_X20Y183        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     1.191 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.021     1.212    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X20Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.149     1.265    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X20Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.132     1.134    
    SLICE_X20Y183        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.180    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.041ns (41.000%)  route 0.059ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.964ns (routing 0.216ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.245ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.964     1.057    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y140        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.098 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.059     1.157    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[25]
    SLICE_X39Y142        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.093     1.209    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X39Y142        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.132     1.077    
    SLICE_X39Y142        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.124    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.084ns (41.954%)  route 0.116ns (58.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.665ns (routing 0.352ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.393ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.665     1.795    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.856 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=9, routed)           0.092     1.949    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[2]
    SLICE_X15Y183        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.972 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.024     1.996    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_AWADDR[0]
    SLICE_X15Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.896     2.059    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X15Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.156     1.903    
    SLICE_X15Y183        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.963    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.967ns (routing 0.216ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.245ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.967     1.060    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y140        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.099 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.023     1.122    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X39Y140        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.142 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0/O
                         net (fo=1, routed)           0.006     1.148    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0_n_0
    SLICE_X39Y140        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.090     1.206    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y140        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.138     1.068    
    SLICE_X39Y140        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.115    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.978ns (routing 0.216ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.245ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.978     1.071    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.110 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.023     1.133    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X36Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.153 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[62]_i_1/O
                         net (fo=1, routed)           0.006     1.159    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[62]
    SLICE_X36Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.106     1.222    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.143     1.079    
    SLICE_X36Y66         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.126    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.977ns (routing 0.216ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.245ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.977     1.070    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y69         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.109 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/Q
                         net (fo=1, routed)           0.023     1.132    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[66]
    SLICE_X36Y69         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.152 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[66]_i_1/O
                         net (fo=1, routed)           0.006     1.158    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[66]
    SLICE_X36Y69         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.106     1.222    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y69         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.144     1.078    
    SLICE_X36Y69         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.125    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.975ns (routing 0.216ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.245ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.975     1.068    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.107 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[67]/Q
                         net (fo=1, routed)           0.058     1.165    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[30]
    SLICE_X36Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.110     1.226    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X36Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.143     1.083    
    SLICE_X36Y66         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.130    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.060ns (28.169%)  route 0.153ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.536ns (routing 0.352ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.393ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.536     1.666    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X38Y143        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.726 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.153     1.879    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X40Y143        SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.781     1.944    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X40Y143        SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.155     1.789    
    SLICE_X40Y143        SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.055     1.844    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.965ns (routing 0.216ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.245ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.965     1.058    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X40Y142        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.098 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.086     1.184    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X40Y139        SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.120     1.236    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X40Y139        SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.133     1.103    
    SLICE_X40Y139        SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.046     1.149    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.041ns (39.090%)  route 0.064ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.017ns (routing 0.216ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.245ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.017     1.110    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.151 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=9, routed)           0.064     1.214    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[19]
    SLICE_X18Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.149     1.265    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X18Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.133     1.132    
    SLICE_X18Y183        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.179    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y133  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X41Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X41Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X41Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X41Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y133  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y133  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y133  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y133  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y130  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.169ns (8.302%)  route 1.867ns (91.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.807 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.437ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.808     3.368    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X43Y281        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.457 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[390]_i_1/O
                         net (fo=1, routed)           0.059     3.516    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_405
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.175     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[390]/C
                         clock pessimism              0.079     3.886    
                         clock uncertainty           -0.107     3.779    
    SLICE_X43Y281        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     3.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[390]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.170ns (8.368%)  route 1.862ns (91.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.807 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.437ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.809     3.369    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X43Y281        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     3.459 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[392]_i_1/O
                         net (fo=1, routed)           0.053     3.512    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_403
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.175     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[392]/C
                         clock pessimism              0.079     3.886    
                         clock uncertainty           -0.107     3.779    
    SLICE_X43Y281        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     3.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[392]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[391]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.183ns (9.075%)  route 1.834ns (90.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.807 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.437ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.808     3.368    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X43Y281        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.471 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[391]_i_1/O
                         net (fo=1, routed)           0.026     3.497    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_404
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[391]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.175     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[391]/C
                         clock pessimism              0.079     3.886    
                         clock uncertainty           -0.107     3.779    
    SLICE_X43Y281        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[391]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.228ns (11.359%)  route 1.779ns (88.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.437ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.730     3.291    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X48Y279        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.439 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[270]_i_1/O
                         net (fo=1, routed)           0.049     3.488    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_525
    SLICE_X48Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.168     3.800    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[270]/C
                         clock pessimism              0.079     3.879    
                         clock uncertainty           -0.107     3.772    
    SLICE_X48Y279        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.797    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[270]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.180ns (8.948%)  route 1.832ns (91.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.807 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.437ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.809     3.369    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X43Y281        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     3.469 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[393]_i_1/O
                         net (fo=1, routed)           0.023     3.492    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_402
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.175     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[393]/C
                         clock pessimism              0.079     3.886    
                         clock uncertainty           -0.107     3.779    
    SLICE_X43Y281        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     3.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[393]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.131ns (6.541%)  route 1.872ns (93.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 3.807 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.437ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.800     3.360    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X43Y281        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.411 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[10]_i_1/O
                         net (fo=1, routed)           0.072     3.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_785
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.175     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y281        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[10]/C
                         clock pessimism              0.079     3.886    
                         clock uncertainty           -0.107     3.779    
    SLICE_X43Y281        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.245ns (12.292%)  route 1.748ns (87.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.437ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.730     3.291    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X48Y279        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.456 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[271]_i_1/O
                         net (fo=1, routed)           0.018     3.474    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_524
    SLICE_X48Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.168     3.800    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[271]/C
                         clock pessimism              0.079     3.879    
                         clock uncertainty           -0.107     3.772    
    SLICE_X48Y279        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     3.797    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[271]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[362]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.179ns (8.980%)  route 1.814ns (91.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 3.801 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.437ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.765     3.326    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X48Y280        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[362]_i_1/O
                         net (fo=1, routed)           0.049     3.474    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_433
    SLICE_X48Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[362]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.169     3.801    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[362]/C
                         clock pessimism              0.079     3.880    
                         clock uncertainty           -0.107     3.773    
    SLICE_X48Y280        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.798    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[362]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.203ns (10.182%)  route 1.791ns (89.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 3.811 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.437ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.725     3.285    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X46Y283        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.408 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[492]_i_1/O
                         net (fo=1, routed)           0.066     3.474    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_303
    SLICE_X46Y283        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.179     3.811    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y283        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[492]/C
                         clock pessimism              0.079     3.890    
                         clock uncertainty           -0.107     3.783    
    SLICE_X46Y283        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     3.808    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[492]
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[363]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.190ns (9.644%)  route 1.780ns (90.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 3.801 - 2.500 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.485ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.437ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.317     1.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.560 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         1.765     3.326    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg_reg[0]
    SLICE_X48Y280        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.436 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[363]_i_1/O
                         net (fo=1, routed)           0.015     3.451    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_432
    SLICE_X48Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[363]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.169     3.801    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[363]/C
                         clock pessimism              0.079     3.880    
                         clock uncertainty           -0.107     3.773    
    SLICE_X48Y280        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.798    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[363]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[539]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[538]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.244%)  route 0.071ns (54.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.193ns (routing 0.437ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.485ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.193     1.325    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y241        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[539]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y241        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.384 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[539]/Q
                         net (fo=2, routed)           0.071     1.456    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[538]
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[538]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.378     1.541    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[538]/C
                         clock pessimism             -0.167     1.374    
    SLICE_X45Y240        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.436    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[538]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[635]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.048%)  route 0.066ns (52.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.193ns (routing 0.437ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.485ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.193     1.325    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y241        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[635]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y241        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.384 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[635]/Q
                         net (fo=2, routed)           0.066     1.451    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[634]
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.373     1.536    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[634]/C
                         clock pessimism             -0.167     1.369    
    SLICE_X45Y240        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.431    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[634]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[410]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.210%)  route 0.110ns (64.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.191ns (routing 0.437ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.485ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.191     1.323    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[410]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.383 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[410]/Q
                         net (fo=2, routed)           0.110     1.494    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[409]
    SLICE_X45Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.327     1.490    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[409]/C
                         clock pessimism             -0.079     1.411    
    SLICE_X45Y237        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.473    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[409]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[733]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[732]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.759%)  route 0.118ns (66.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.191ns (routing 0.437ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.485ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.191     1.323    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y243        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[733]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.383 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[733]/Q
                         net (fo=2, routed)           0.118     1.501    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[732]
    SLICE_X44Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[732]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.372     1.535    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[732]/C
                         clock pessimism             -0.118     1.416    
    SLICE_X44Y242        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.478    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[732]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[499]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.606%)  route 0.075ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.146ns (routing 0.437ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.485ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.146     1.278    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[499]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y236        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.336 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[499]/Q
                         net (fo=2, routed)           0.075     1.411    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[498]
    SLICE_X45Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.326     1.489    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[498]/C
                         clock pessimism             -0.161     1.328    
    SLICE_X45Y235        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.388    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[498]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[276]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.725ns (routing 0.265ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.829ns (routing 0.300ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.725     0.818    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[276]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y238        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.855 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[276]/Q
                         net (fo=2, routed)           0.041     0.896    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[275]
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.829     0.945    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[275]/C
                         clock pessimism             -0.122     0.824    
    SLICE_X43Y238        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.871    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[275]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[656]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[655]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.196%)  route 0.043ns (53.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.730ns (routing 0.265ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.300ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.730     0.823    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[656]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y237        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.860 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[656]/Q
                         net (fo=2, routed)           0.043     0.903    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[655]
    SLICE_X44Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[655]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.836     0.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[655]/C
                         clock pessimism             -0.123     0.829    
    SLICE_X44Y237        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.876    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[655]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.731ns (routing 0.265ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.300ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.731     0.824    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y236        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.863 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[116]/Q
                         net (fo=2, routed)           0.042     0.905    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[115]
    SLICE_X44Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.837     0.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[115]/C
                         clock pessimism             -0.123     0.830    
    SLICE_X44Y236        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.877    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.731ns (routing 0.265ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.300ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.731     0.824    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y239        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y239        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.863 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[58]/Q
                         net (fo=2, routed)           0.042     0.905    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[57]
    SLICE_X44Y239        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.837     0.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y239        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[57]/C
                         clock pessimism             -0.123     0.830    
    SLICE_X44Y239        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.877    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[378]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.090%)  route 0.139ns (69.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.144ns (routing 0.437ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.485ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.144     1.276    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[378]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y235        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.336 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[378]/Q
                         net (fo=2, routed)           0.139     1.476    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[377]
    SLICE_X41Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.337     1.500    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]/C
                         clock pessimism             -0.114     1.386    
    SLICE_X41Y235        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.448    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X45Y242  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y227  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y232  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y231  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y236  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        2.062ns  (logic 0.463ns (22.455%)  route 1.599ns (77.545%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 8.995 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.485ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.332     8.995    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     9.074 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[564]/Q
                         net (fo=2, routed)           0.547     9.621    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[563]
    SLICE_X39Y237        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     9.743 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[20]_i_21/O
                         net (fo=1, routed)           0.009     9.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[20]_i_21_n_0
    SLICE_X39Y237        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.815 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[20]_i_10/O
                         net (fo=1, routed)           0.397    10.212    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_2
    SLICE_X43Y237        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039    10.251 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.382    10.633    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_4_n_0
    SLICE_X41Y229        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123    10.756 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.192    10.948    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_n_0
    SLICE_X41Y229        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037    10.985 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.072    11.057    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[20]
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.568    11.698    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    11.698    
                         clock uncertainty           -0.130    11.568    
    SLICE_X41Y229        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.593    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.941ns  (logic 0.465ns (23.962%)  route 1.476ns (76.038%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 11.694 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns = ( 9.041 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.378ns (routing 0.485ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.352ns, distribution 1.212ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.378     9.041    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.120 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[480]/Q
                         net (fo=2, routed)           0.436     9.556    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[479]
    SLICE_X45Y240        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     9.679 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[0]_i_20/O
                         net (fo=1, routed)           0.010     9.689    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[0]_i_20_n_0
    SLICE_X45Y240        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.753 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[0]_i_9/O
                         net (fo=1, routed)           0.396    10.149    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[0]_i_2_1
    SLICE_X43Y240        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    10.188 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           0.330    10.518    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[0]_i_4_n_0
    SLICE_X43Y231        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    10.643 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.254    10.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[0]_i_2_n_0
    SLICE_X42Y229        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    10.932 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.050    10.982    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[0]
    SLICE_X42Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.564    11.694    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    11.694    
                         clock uncertainty           -0.130    11.564    
    SLICE_X42Y229        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.589    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.929ns  (logic 0.471ns (24.416%)  route 1.458ns (75.584%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 11.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 9.000 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.337ns (routing 0.485ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.352ns, distribution 1.193ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.337     9.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y236        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[216]/Q
                         net (fo=2, routed)           0.478     9.557    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[215]
    SLICE_X44Y240        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     9.609 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[24]_i_18/O
                         net (fo=1, routed)           0.017     9.626    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[24]_i_18_n_0
    SLICE_X44Y240        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     9.693 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[24]_i_8/O
                         net (fo=1, routed)           0.252     9.945    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_2_0
    SLICE_X46Y238        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    10.070 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_4/O
                         net (fo=1, routed)           0.360    10.430    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_4_n_0
    SLICE_X44Y229        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.482 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.336    10.818    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_2_n_0
    SLICE_X39Y229        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    10.914 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.015    10.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[24]
    SLICE_X39Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.545    11.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X39Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    11.675    
                         clock uncertainty           -0.130    11.545    
    SLICE_X39Y229        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.570    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.947ns  (logic 0.421ns (21.618%)  route 1.526ns (78.382%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 11.679 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 8.983 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.320ns (routing 0.485ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.352ns, distribution 1.197ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.320     8.983    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y233        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.062 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[165]/Q
                         net (fo=2, routed)           0.488     9.550    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[164]
    SLICE_X41Y236        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     9.650 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[5]_i_18/O
                         net (fo=1, routed)           0.017     9.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[5]_i_18_n_0
    SLICE_X41Y236        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     9.734 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[5]_i_8/O
                         net (fo=1, routed)           0.294    10.028    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_0
    SLICE_X42Y238        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    10.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           0.463    10.590    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_4_n_0
    SLICE_X40Y228        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    10.627 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.206    10.833    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_n_0
    SLICE_X40Y228        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039    10.872 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.058    10.930    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[5]
    SLICE_X40Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.549    11.679    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X40Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    11.679    
                         clock uncertainty           -0.130    11.549    
    SLICE_X40Y228        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.574    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[492]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.945ns  (logic 0.397ns (20.413%)  route 1.548ns (79.587%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 11.684 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 8.975 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.485ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.352ns, distribution 1.202ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.312     8.975    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y234        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[492]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y234        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     9.052 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[492]/Q
                         net (fo=2, routed)           0.493     9.545    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[491]
    SLICE_X45Y234        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     9.642 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[12]_i_20/O
                         net (fo=1, routed)           0.008     9.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[12]_i_20_n_0
    SLICE_X45Y234        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     9.713 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[12]_i_9/O
                         net (fo=1, routed)           0.505    10.218    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_1
    SLICE_X42Y231        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    10.253 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.298    10.551    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_4_n_0
    SLICE_X42Y228        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    10.587 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.195    10.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_n_0
    SLICE_X42Y228        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089    10.871 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.049    10.920    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[12]
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.554    11.684    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000    11.684    
                         clock uncertainty           -0.130    11.554    
    SLICE_X42Y228        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.579    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.875ns  (logic 0.474ns (25.277%)  route 1.401ns (74.722%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns = ( 9.041 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.378ns (routing 0.485ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.378     9.041    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y240        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.120 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[255]/Q
                         net (fo=2, routed)           0.426     9.546    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[254]
    SLICE_X41Y242        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     9.671 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[31]_i_24/O
                         net (fo=1, routed)           0.011     9.682    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[31]_i_24_n_0
    SLICE_X41Y242        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     9.747 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[31]_i_14/O
                         net (fo=1, routed)           0.313    10.060    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3_0
    SLICE_X44Y241        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.113 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_8/O
                         net (fo=1, routed)           0.388    10.501    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_8_n_0
    SLICE_X42Y229        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049    10.550 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.237    10.787    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3_n_0
    SLICE_X41Y229        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.103    10.890 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.026    10.916    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[31]
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.568    11.698    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000    11.698    
                         clock uncertainty           -0.130    11.568    
    SLICE_X41Y229        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.593    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.921ns  (logic 0.476ns (24.784%)  route 1.445ns (75.216%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 8.987 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.324ns (routing 0.485ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.324     8.987    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y232        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.063 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[39]/Q
                         net (fo=2, routed)           0.558     9.620    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[38]
    SLICE_X45Y235        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     9.743 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[7]_i_17/O
                         net (fo=1, routed)           0.011     9.754    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[7]_i_17_n_0
    SLICE_X45Y235        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.064     9.818 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[7]_i_8/O
                         net (fo=1, routed)           0.298    10.116    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_0
    SLICE_X41Y235        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    10.241 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.266    10.507    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_4_n_0
    SLICE_X41Y229        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    10.558 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.246    10.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_n_0
    SLICE_X41Y229        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    10.841 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.066    10.907    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[7]
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.568    11.698    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    11.698    
                         clock uncertainty           -0.130    11.568    
    SLICE_X41Y229        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.593    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.887ns  (logic 0.546ns (28.934%)  route 1.341ns (71.066%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 11.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 8.995 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.485ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.352ns, distribution 1.193ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.332     8.995    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y236        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.074 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[144]/Q
                         net (fo=2, routed)           0.347     9.421    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[143]
    SLICE_X44Y234        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     9.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[16]_i_18/O
                         net (fo=1, routed)           0.021     9.540    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[16]_i_18_n_0
    SLICE_X44Y234        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.608 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[16]_i_8/O
                         net (fo=1, routed)           0.248     9.856    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_2_0
    SLICE_X43Y234        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150    10.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_4/O
                         net (fo=1, routed)           0.324    10.330    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_4_n_0
    SLICE_X44Y229        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.383 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.335    10.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_2_n_0
    SLICE_X43Y213        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098    10.816 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.066    10.882    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[16]
    SLICE_X43Y213        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.545    11.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y213        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    11.675    
                         clock uncertainty           -0.130    11.545    
    SLICE_X43Y213        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.570    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.904ns  (logic 0.337ns (17.702%)  route 1.567ns (82.298%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 8.990 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.327ns (routing 0.485ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.352ns, distribution 1.205ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.327     8.990    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y238        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.069 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[181]/Q
                         net (fo=2, routed)           0.659     9.728    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[180]
    SLICE_X41Y237        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     9.780 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[21]_i_18/O
                         net (fo=1, routed)           0.017     9.797    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[21]_i_18_n_0
    SLICE_X41Y237        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     9.864 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[21]_i_8/O
                         net (fo=1, routed)           0.292    10.156    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_0
    SLICE_X42Y237        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    10.192 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.375    10.567    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4_n_0
    SLICE_X41Y227        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.619 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.152    10.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X41Y226        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051    10.822 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.072    10.894    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.557    11.687    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    11.687    
                         clock uncertainty           -0.130    11.557    
    SLICE_X41Y226        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.582    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.903ns  (logic 0.510ns (26.804%)  route 1.393ns (73.196%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 11.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 8.989 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.485ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.352ns, distribution 1.204ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.326     8.989    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y235        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.070 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[294]/Q
                         net (fo=2, routed)           0.411     9.481    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[293]
    SLICE_X41Y236        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     9.626 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[6]_i_19/O
                         net (fo=1, routed)           0.025     9.651    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[6]_i_19_n_0
    SLICE_X41Y236        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.720 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[6]_i_9/O
                         net (fo=1, routed)           0.332    10.052    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2_1
    SLICE_X40Y234        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125    10.177 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_4/O
                         net (fo=1, routed)           0.367    10.544    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_4_n_0
    SLICE_X40Y230        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    10.597 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.199    10.796    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2_n_0
    SLICE_X40Y230        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037    10.833 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.059    10.892    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[6]
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.556    11.686    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    11.686    
                         clock uncertainty           -0.130    11.556    
    SLICE_X40Y230        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.581    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.581    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  0.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.058ns (6.547%)  route 0.828ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.437ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.393ns, distribution 1.363ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.149     1.281    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y235        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.339 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg/Q
                         net (fo=2, routed)           0.828     2.167    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1_o_status_done_reg_0[0]
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.756     1.919    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/C
                         clock pessimism              0.000     1.919    
                         clock uncertainty            0.130     2.049    
    SLICE_X40Y230        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.109    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.307ns (34.248%)  route 0.589ns (65.752%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.437ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.393ns, distribution 1.365ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.149     1.281    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y235        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.340 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[426]/Q
                         net (fo=2, routed)           0.060     1.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[425]
    SLICE_X42Y234        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.057     1.458 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[10]_i_20/O
                         net (fo=1, routed)           0.010     1.468    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[10]_i_20_n_0
    SLICE_X42Y234        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.019     1.487 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[10]_i_9/O
                         net (fo=1, routed)           0.151     1.638    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2_1
    SLICE_X43Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.083     1.721 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_4/O
                         net (fo=1, routed)           0.161     1.882    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_4_n_0
    SLICE_X42Y231        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.905 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.171     2.076    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2_n_0
    SLICE_X40Y230        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.066     2.142 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.036     2.178    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[10]
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.758     1.921    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.921    
                         clock uncertainty            0.130     2.051    
    SLICE_X40Y230        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[757]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.240ns (26.685%)  route 0.659ns (73.315%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.437ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.393ns, distribution 1.365ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.151     1.283    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[757]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y237        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.341 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[757]/Q
                         net (fo=2, routed)           0.059     1.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[756]
    SLICE_X41Y237        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     1.436 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[21]_i_22/O
                         net (fo=1, routed)           0.012     1.448    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[21]_i_22_n_0
    SLICE_X41Y237        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.020     1.468 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[21]_i_10/O
                         net (fo=1, routed)           0.199     1.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_2
    SLICE_X42Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.057     1.724 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.254     1.978    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4_n_0
    SLICE_X41Y227        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     2.013 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.099     2.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X41Y226        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     2.147 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.036     2.183    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.758     1.921    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     1.921    
                         clock uncertainty            0.130     2.051    
    SLICE_X41Y226        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.254ns (26.924%)  route 0.689ns (73.076%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.437ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.393ns, distribution 1.389ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.151     1.283    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y235        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.342 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[455]/Q
                         net (fo=2, routed)           0.071     1.414    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[454]
    SLICE_X41Y235        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.093     1.507 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[7]_i_20/O
                         net (fo=1, routed)           0.019     1.526    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[7]_i_20_n_0
    SLICE_X41Y235        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.022     1.548 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[7]_i_9/O
                         net (fo=1, routed)           0.227     1.775    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_1
    SLICE_X41Y235        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.798 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.174     1.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_4_n_0
    SLICE_X41Y229        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     2.007 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.163     2.170    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_n_0
    SLICE_X41Y229        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     2.192 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.035     2.227    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[7]
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.782     1.945    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.945    
                         clock uncertainty            0.130     2.075    
    SLICE_X41Y229        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.135    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[659]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.254ns (27.067%)  route 0.684ns (72.933%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.437ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.393ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.151     1.283    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[659]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y238        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.341 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[659]/Q
                         net (fo=2, routed)           0.048     1.390    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[658]
    SLICE_X44Y238        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.094     1.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[19]_i_22/O
                         net (fo=1, routed)           0.012     1.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[19]_i_22_n_0
    SLICE_X44Y238        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.020     1.516 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[19]_i_10/O
                         net (fo=1, routed)           0.175     1.691    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_2
    SLICE_X44Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.714 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_4/O
                         net (fo=1, routed)           0.249     1.963    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_4_n_0
    SLICE_X43Y230        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.037     2.000 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.178     2.178    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_n_0
    SLICE_X42Y229        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.200 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.022     2.222    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[19]
    SLICE_X42Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.775     1.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y229        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.130     2.068    
    SLICE_X42Y229        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.128    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/test3_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.097ns (10.249%)  route 0.849ns (89.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.141ns (routing 0.437ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.393ns, distribution 1.365ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.141     1.273    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/test3_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y228        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.333 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/test3_enable_reg/Q
                         net (fo=4, routed)           0.819     2.152    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/test3_enable
    SLICE_X41Y228        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.037     2.189 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/error_w_execute_cfg_i_1/O
                         net (fo=1, routed)           0.030     2.219    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/error_w_execute_cfg_i_1_n_0
    SLICE_X41Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.758     1.921    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X41Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/error_w_execute_cfg_reg/C
                         clock pessimism              0.000     1.921    
                         clock uncertainty            0.130     2.051    
    SLICE_X41Y228        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/error_w_execute_cfg_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[689]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.256ns (27.456%)  route 0.676ns (72.544%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.437ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.393ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.151     1.283    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y237        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[689]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.344 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[689]/Q
                         net (fo=2, routed)           0.066     1.411    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[688]
    SLICE_X44Y238        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     1.493 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[17]_i_22/O
                         net (fo=1, routed)           0.015     1.508    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[17]_i_22_n_0
    SLICE_X44Y238        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.021     1.529 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[17]_i_10/O
                         net (fo=1, routed)           0.207     1.736    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2_2
    SLICE_X44Y235        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     1.758 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_4/O
                         net (fo=1, routed)           0.260     2.018    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_4_n_0
    SLICE_X43Y228        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     2.053 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.104     2.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2_n_0
    SLICE_X42Y228        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.192 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.024     2.216    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[17]
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.753     1.916    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.916    
                         clock uncertainty            0.130     2.046    
    SLICE_X42Y228        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.106    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.264ns (27.403%)  route 0.699ns (72.597%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.146ns (routing 0.437ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.393ns, distribution 1.370ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.146     1.278    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y235        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y235        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.338 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[242]/Q
                         net (fo=2, routed)           0.062     1.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[241]
    SLICE_X45Y236        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.057     1.458 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[18]_i_18/O
                         net (fo=1, routed)           0.010     1.468    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[18]_i_18_n_0
    SLICE_X45Y236        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.019     1.487 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[18]_i_8/O
                         net (fo=1, routed)           0.176     1.663    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_0
    SLICE_X45Y236        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.686 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           0.322     2.008    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4_n_0
    SLICE_X43Y228        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     2.030 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.116     2.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_n_0
    SLICE_X43Y228        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.083     2.229 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.013     2.242    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[18]
    SLICE_X43Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.763     1.926    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.926    
                         clock uncertainty            0.130     2.056    
    SLICE_X43Y228        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.117    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[678]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.210ns (22.145%)  route 0.738ns (77.855%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.437ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.393ns, distribution 1.365ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.156     1.288    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y234        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[678]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y234        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.346 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[678]/Q
                         net (fo=2, routed)           0.089     1.436    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[677]
    SLICE_X41Y234        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     1.471 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[6]_i_22/O
                         net (fo=1, routed)           0.019     1.490    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[6]_i_22_n_0
    SLICE_X41Y234        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.022     1.512 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[6]_i_10/O
                         net (fo=1, routed)           0.231     1.743    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2_2
    SLICE_X40Y234        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.037     1.780 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_4/O
                         net (fo=1, routed)           0.246     2.026    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_4_n_0
    SLICE_X40Y230        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.036     2.062 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.124     2.186    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2_n_0
    SLICE_X40Y230        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     2.208 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.029     2.237    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[6]
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.758     1.921    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X40Y230        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.921    
                         clock uncertainty            0.130     2.051    
    SLICE_X40Y230        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[684]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.275ns (28.587%)  route 0.687ns (71.413%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.144ns (routing 0.437ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.393ns, distribution 1.360ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.144     1.276    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[684]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y233        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.334 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[684]/Q
                         net (fo=2, routed)           0.106     1.440    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/p_0_in_0[683]
    SLICE_X43Y233        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.082     1.522 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[12]_i_22/O
                         net (fo=1, routed)           0.012     1.534    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[12]_i_22_n_0
    SLICE_X43Y233        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.020     1.554 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata_reg[12]_i_10/O
                         net (fo=1, routed)           0.217     1.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_2
    SLICE_X42Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     1.806 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.198     2.004    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_4_n_0
    SLICE_X42Y228        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.027 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.132     2.159    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_n_0
    SLICE_X42Y228        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.057     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.022     2.238    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[12]
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.753     1.916    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y228        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.916    
                         clock uncertainty            0.130     2.046    
    SLICE_X42Y228        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.106    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.400ns (28.553%)  route 1.001ns (71.447%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 3.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.393ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.437ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.744     1.907    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y234        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[1]/Q
                         net (fo=19, routed)          0.453     2.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/axi_rdata[0]_i_2[1]
    SLICE_X40Y235        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.527 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[2]_i_4/O
                         net (fo=1, routed)           0.175     2.702    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[2]_i_4_n_0
    SLICE_X40Y235        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     2.792 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[2]_i_3/O
                         net (fo=6, routed)           0.109     2.901    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[2]_i_3_n_0
    SLICE_X40Y237        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     2.954 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[0]_i_3/O
                         net (fo=1, routed)           0.211     3.165    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[0]_i_3_n_0
    SLICE_X40Y232        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     3.255 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1[0]_i_1/O
                         net (fo=1, routed)           0.053     3.308    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_test1__0[0]
    SLICE_X40Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.143     3.775    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/C
                         clock pessimism              0.000     3.775    
                         clock uncertainty           -0.130     3.645    
    SLICE_X40Y232        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     3.670    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[168]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.657%)  route 0.825ns (68.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.574     3.113    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[168]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[168]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[168]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[231]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.657%)  route 0.825ns (68.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.574     3.113    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[231]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[231]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[231]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.657%)  route 0.825ns (68.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.574     3.113    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[727]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.657%)  route 0.825ns (68.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.574     3.113    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[727]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[727]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[727]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.382ns (31.683%)  route 0.824ns (68.317%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.573     3.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[104]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[104]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[230]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.382ns (31.683%)  route 0.824ns (68.317%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.573     3.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[230]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[230]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[230]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[472]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.382ns (31.683%)  route 0.824ns (68.317%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.573     3.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[472]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[472]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[472]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.382ns (31.683%)  route 0.824ns (68.317%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 3.782 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.437ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.573     3.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.150     3.782    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[6]/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.130     3.652    
    SLICE_X41Y233        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     3.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[393]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.382ns (31.762%)  route 0.821ns (68.238%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 3.778 - 2.500 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.393ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.437ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.743     1.906    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[9]/Q
                         net (fo=5, routed)           0.135     2.121    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[9]
    SLICE_X42Y235        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.116     2.387    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X43Y236        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.570     3.109    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X42Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[393]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.146     3.778    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y233        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[393]/C
                         clock pessimism              0.000     3.778    
                         clock uncertainty           -0.130     3.648    
    SLICE_X42Y233        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.588    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[393]
  -------------------------------------------------------------------
                         required time                          3.588    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  0.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[32][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.063ns (62.573%)  route 0.038ns (37.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.216ns, distribution 0.778ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.300ns, distribution 0.554ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.994     1.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y287        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[32][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y287        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.126 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[32][1]/Q
                         net (fo=3, routed)           0.029     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[32]_223[1]
    SLICE_X44Y287        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.178 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[513]_i_1/O
                         net (fo=1, routed)           0.009     1.187    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_282
    SLICE_X44Y287        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.854     0.970    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y287        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[513]/C
                         clock pessimism              0.000     0.970    
                         clock uncertainty            0.130     1.100    
    SLICE_X44Y287        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.147    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[513]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.216ns, distribution 0.778ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.300ns, distribution 0.537ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.994     1.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y278        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y278        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.126 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][11]/Q
                         net (fo=3, routed)           0.027     1.153    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[9]__0[11]
    SLICE_X45Y278        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.173 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[155]_i_1/O
                         net (fo=1, routed)           0.006     1.179    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_640
    SLICE_X45Y278        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.837     0.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y278        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]/C
                         clock pessimism              0.000     0.953    
                         clock uncertainty            0.130     1.083    
    SLICE_X45Y278        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.130    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.532%)  route 0.069ns (53.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.216ns, distribution 0.766ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.300ns, distribution 0.557ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.982     1.075    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y279        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.114 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[3][1]/Q
                         net (fo=3, routed)           0.063     1.177    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[3]__0[1]
    SLICE_X41Y279        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     1.198 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[49]_i_1/O
                         net (fo=1, routed)           0.006     1.204    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_746
    SLICE_X41Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.857     0.973    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[49]/C
                         clock pessimism              0.000     0.973    
                         clock uncertainty            0.130     1.103    
    SLICE_X41Y279        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[8][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.063ns (49.557%)  route 0.064ns (50.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.216ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.300ns, distribution 0.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.987     1.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y278        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y278        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.119 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[8][9]/Q
                         net (fo=3, routed)           0.055     1.174    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[8]__0[9]
    SLICE_X41Y279        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.198 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[137]_i_1/O
                         net (fo=1, routed)           0.009     1.207    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_658
    SLICE_X41Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.858     0.974    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y279        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[137]/C
                         clock pessimism              0.000     0.974    
                         clock uncertainty            0.130     1.104    
    SLICE_X41Y279        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.151    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[11][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.730%)  route 0.055ns (47.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.216ns, distribution 0.770ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.300ns, distribution 0.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.986     1.079    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y277        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y277        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.118 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[11][8]/Q
                         net (fo=3, routed)           0.029     1.147    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[11]__0[8]
    SLICE_X46Y277        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.169 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[184]_i_1/O
                         net (fo=1, routed)           0.026     1.195    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_611
    SLICE_X46Y277        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.846     0.962    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y277        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[184]/C
                         clock pessimism              0.000     0.962    
                         clock uncertainty            0.130     1.092    
    SLICE_X46Y277        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.138    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[35][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[570]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.730%)  route 0.055ns (47.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.216ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.300ns, distribution 0.552ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.996     1.089    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y291        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y291        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.128 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[35][10]/Q
                         net (fo=3, routed)           0.029     1.156    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[35]_220[10]
    SLICE_X46Y291        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.178 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[570]_i_1/O
                         net (fo=1, routed)           0.026     1.204    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_225
    SLICE_X46Y291        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[570]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.852     0.968    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y291        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[570]/C
                         clock pessimism              0.000     0.968    
                         clock uncertainty            0.130     1.098    
    SLICE_X46Y291        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.144    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[570]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[289]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (51.001%)  route 0.057ns (48.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.216ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.300ns, distribution 0.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.993     1.086    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y284        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y284        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.125 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][1]/Q
                         net (fo=3, routed)           0.051     1.175    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[18]_237[1]
    SLICE_X45Y284        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.195 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[289]_i_1/O
                         net (fo=1, routed)           0.006     1.201    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_506
    SLICE_X45Y284        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[289]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.845     0.961    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y284        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[289]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.130     1.091    
    SLICE_X45Y284        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.138    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[289]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[38][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[619]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.059ns (53.305%)  route 0.052ns (46.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.216ns, distribution 0.781ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.300ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.997     1.090    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y292        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[38][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y292        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.129 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[38][11]/Q
                         net (fo=3, routed)           0.046     1.174    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[38]_217[11]
    SLICE_X47Y292        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.194 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[619]_i_1/O
                         net (fo=1, routed)           0.006     1.200    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_176
    SLICE_X47Y292        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[619]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.844     0.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y292        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[619]/C
                         clock pessimism              0.000     0.960    
                         clock uncertainty            0.130     1.090    
    SLICE_X47Y292        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.137    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[619]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[27][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.060ns (51.866%)  route 0.056ns (48.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.216ns, distribution 0.778ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.300ns, distribution 0.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.994     1.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y283        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[27][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y283        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.126 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[27][1]/Q
                         net (fo=3, routed)           0.049     1.174    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[27]_228[1]
    SLICE_X47Y283        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.195 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[433]_i_1/O
                         net (fo=1, routed)           0.007     1.202    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_362
    SLICE_X47Y283        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[433]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.845     0.961    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y283        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[433]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.130     1.091    
    SLICE_X47Y283        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.138    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[433]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[39][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[625]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.060ns (51.866%)  route 0.056ns (48.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.216ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.300ns, distribution 0.547ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.996     1.089    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y287        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[39][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y287        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.128 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[39][1]/Q
                         net (fo=3, routed)           0.049     1.176    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[39]_216[1]
    SLICE_X47Y287        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.197 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[625]_i_1/O
                         net (fo=1, routed)           0.007     1.204    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_170
    SLICE_X47Y287        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[625]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.847     0.963    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y287        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[625]/C
                         clock pessimism              0.000     0.963    
                         clock uncertainty            0.130     1.093    
    SLICE_X47Y287        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.140    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[625]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[196][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.107ns (2.678%)  route 3.889ns (97.322%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 11.743 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.352ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        1.994     5.980    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y390        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[196][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.613    11.743    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y390        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[196][13]/C
                         clock pessimism              0.074    11.817    
                         clock uncertainty           -0.130    11.687    
    SLICE_X35Y390        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.621    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[196][13]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[200][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.107ns (2.678%)  route 3.889ns (97.322%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 11.743 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.352ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        1.994     5.980    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y390        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[200][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.613    11.743    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y390        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[200][13]/C
                         clock pessimism              0.074    11.817    
                         clock uncertainty           -0.130    11.687    
    SLICE_X35Y390        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.621    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[200][13]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[209][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.107ns (2.662%)  route 3.913ns (97.338%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.352ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.018     6.004    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y373        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[209][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.637    11.767    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y373        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[209][0]/C
                         clock pessimism              0.074    11.841    
                         clock uncertainty           -0.130    11.712    
    SLICE_X35Y373        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.646    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[209][0]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[212][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.107ns (2.662%)  route 3.913ns (97.338%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.352ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.018     6.004    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y373        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[212][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.637    11.767    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y373        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[212][0]/C
                         clock pessimism              0.074    11.841    
                         clock uncertainty           -0.130    11.712    
    SLICE_X35Y373        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.646    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[212][0]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.107ns (2.662%)  route 3.912ns (97.338%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.352ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.017     6.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y374        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.636    11.766    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y374        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][12]/C
                         clock pessimism              0.074    11.840    
                         clock uncertainty           -0.130    11.711    
    SLICE_X35Y374        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.645    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][12]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.107ns (2.662%)  route 3.912ns (97.338%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.352ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.017     6.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y374        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.636    11.766    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y374        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][14]/C
                         clock pessimism              0.074    11.840    
                         clock uncertainty           -0.130    11.711    
    SLICE_X35Y374        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.645    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[216][14]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[221][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.107ns (2.662%)  route 3.912ns (97.338%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.352ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.017     6.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y374        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[221][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.636    11.766    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y374        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[221][12]/C
                         clock pessimism              0.074    11.840    
                         clock uncertainty           -0.130    11.711    
    SLICE_X35Y374        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.645    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[221][12]
  -------------------------------------------------------------------
                         required time                         11.645    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.107ns (2.660%)  route 3.916ns (97.340%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.352ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.021     6.007    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y367        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.640    11.770    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y367        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][11]/C
                         clock pessimism              0.074    11.844    
                         clock uncertainty           -0.130    11.715    
    SLICE_X35Y367        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.649    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][11]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.107ns (2.660%)  route 3.916ns (97.340%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.352ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.021     6.007    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y367        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.640    11.770    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y367        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][1]/C
                         clock pessimism              0.074    11.844    
                         clock uncertainty           -0.130    11.715    
    SLICE_X35Y367        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.649    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][1]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.107ns (2.660%)  route 3.916ns (97.340%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.352ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.895     3.958    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.986 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.021     6.007    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y367        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.640    11.770    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y367        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][2]/C
                         clock pessimism              0.074    11.844    
                         clock uncertainty           -0.130    11.715    
    SLICE_X35Y367        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.649    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[225][2]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y285        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y285        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][10]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y285        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][10]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y285        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y285        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][11]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y285        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][11]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y285        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y285        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][12]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y285        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][12]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y285        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y285        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y285        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y285        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y285        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][14]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y285        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][14]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y285        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y285        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][15]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y285        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][15]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y284        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y284        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][10]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y284        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][10]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y284        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y284        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][11]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y284        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][11]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y284        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y284        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][12]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y284        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][12]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.056ns (2.968%)  route 1.831ns (97.032%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.245ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.985     2.118    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.135 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.846     2.981    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y284        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.119     1.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y284        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][13]/C
                         clock pessimism             -0.052     1.183    
    SLICE_X48Y284        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[28][13]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.818    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.003ns  (logic 0.152ns (15.155%)  route 0.851ns (84.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 0.352ns, distribution 1.261ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.557     0.557    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y180        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.709 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.294     1.003    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.613     1.743    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.061ns (13.118%)  route 0.404ns (86.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.288     0.288    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y180        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.349 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.116     0.465    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.128     1.244    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.843ns  (logic 0.995ns (25.896%)  route 2.848ns (74.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.485ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.308     1.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y236        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.551 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           2.848     4.399    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     5.315 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     5.315    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 0.987ns (25.883%)  route 2.827ns (74.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.485ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.308     1.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y236        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.551 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           2.827     4.378    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     5.286 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     5.286    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.564ns  (logic 0.962ns (26.995%)  route 2.602ns (73.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.315ns (routing 0.485ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.315     1.478    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y231        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y231        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.554 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.602     4.156    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.042 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     5.042    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.505ns  (logic 0.982ns (28.018%)  route 2.523ns (71.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.485ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.308     1.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.550 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           2.523     4.073    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     4.976 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     4.976    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 0.973ns (28.496%)  route 2.442ns (71.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.315ns (routing 0.485ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.315     1.478    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y231        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y231        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.557 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.442     3.999    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     4.894 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.894    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 0.976ns (29.568%)  route 2.324ns (70.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.485ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.313     1.476    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y227        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y227        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.552 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           2.324     3.876    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     4.776 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     4.776    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.430ns (27.904%)  route 1.110ns (72.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.725ns (routing 0.265ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.725     0.818    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y227        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y227        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.856 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.110     1.966    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.357 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.357    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.425ns (26.672%)  route 1.169ns (73.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.726ns (routing 0.265ns, distribution 0.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.726     0.819    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y231        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y231        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.858 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.169     2.027    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.413 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.413    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 0.434ns (26.366%)  route 1.212ns (73.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.723ns (routing 0.265ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.723     0.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.855 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           1.212     2.067    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.462 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.462    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.416ns (24.846%)  route 1.259ns (75.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.726ns (routing 0.265ns, distribution 0.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.726     0.819    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y231        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y231        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.857 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.259     2.116    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.494 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.494    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 0.439ns (24.488%)  route 1.354ns (75.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.723ns (routing 0.265ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.723     0.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y236        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.856 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           1.354     2.210    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.609 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     2.609    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 0.447ns (24.686%)  route 1.364ns (75.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.723ns (routing 0.265ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.723     0.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y236        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y236        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.856 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           1.364     2.220    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.627 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     2.627    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.016ns  (logic 0.538ns (17.850%)  route 2.478ns (82.150%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.187ns (routing 0.437ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.538     0.538 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.538 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.478     3.016    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out
    SLICE_X45Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        1.187     1.319    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X45Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.173ns (12.955%)  route 1.164ns (87.045%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.855ns (routing 0.300ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.173     0.173 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.173    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.173 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.164     1.337    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out
    SLICE_X45Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1575, routed)        0.855     0.971    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X45Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





