{
    "Citedpaper": [
        {
            "ArticleName": "Masaitsu Nakajima , Hiraku Nakano , Yasuhiro Nakakura , Tadahiro Yoshida , Yoshiyuki Goi , Yuji Nakai , Reiji Segawa , Takeshi Kishida , Hiroshi Kadota, OHMEGA: a VLSI superscalar processor architecture for numerical applications, ACM SIGARCH Computer Architecture News, v.19 n.3, p.160-168, May 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=115969"
        }, 
        {
            "ArticleName": "Takaaki Kato , Toshihisa Ono , Nader Bagherzadeh, Performance analysis and design methodology for a scalable superscalar architecture, ACM SIGMICRO Newsletter, v.23 n.1-2, p.246-255, Dec. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=145820"
        }, 
        {
            "ArticleName": "Akira Fukuda , Kazuaki Murakami , Shinji Tomita, Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels, IEEE Micro, v.11 n.4, p.16-19, 50-61, July 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=623627"
        }, 
        {
            "ArticleName": "Hiroaki Hirata , Kozo Kimura , Satoshi Nagamine , Yoshiyuki Mochizuki , Akio Nishimura , Yoshimori Nakase , Teiji Nishizawa, An elementary processor architecture with simultaneous instruction issuing from multiple threads, ACM SIGARCH Computer Architecture News, v.20 n.2, p.136-145, May 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=139710"
        }, 
        {
            "ArticleName": "Robert P. Colwell , W. Eric Hall , Chandra S. Joshi , David B. Papworth , Paul K. Rodman , James E. Tornes, Architecture and implementation of a VLIW supercomputer, Proceedings of the 1990 conference on Supercomputing, p.910-919, October 1990, New York, New York, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=110622"
        }, 
        {
            "ArticleName": "Tetsuya Hara , Hideki Ando , Chikako Nakanishi , Masao Nakaya, Performance comparison of ILP machines with cycle time evaluation, ACM SIGARCH Computer Architecture News, v.24 n.2, p.213-224, May 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=232995"
        }, 
        {
            "ArticleName": "Monica S. Lam , Robert P. Wilson, Limits of control flow on parallelism, ACM SIGARCH Computer Architecture News, v.20 n.2, p.46-57, May 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=139702"
        }, 
        {
            "ArticleName": "Gurindar S. Sohi , Manoj Franklin, High-bandwidth data memory systems for superscalar processors, ACM SIGARCH Computer Architecture News, v.19 n.2, p.53-62, Apr. 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=106980"
        }, 
        {
            "ArticleName": "J. K. Pickett , D. G. Meyer, Enhanced superscalar hardware: the schedule table, Proceedings of the 1993 ACM/IEEE conference on Supercomputing, p.636-644, December 1993, Portland, Oregon, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=169812"
        }, 
        {
            "ArticleName": "Hans-Joachim Bungartz , Christoph Riesinger , Martin Schreiber , Gregor Snelting , Andreas Zwinkau, Invasive computing in HPC with X10, Proceedings of the third ACM SIGPLAN X10 Workshop, p.12-19, June 20-20, 2013, Seattle, Washington", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2481274"
        }, 
        {
            "ArticleName": "Manoj Franklin , Gurindar S. Sohi, The expandable split window paradigm for exploiting fine-grain parallelsim, ACM SIGARCH Computer Architecture News, v.20 n.2, p.58-67, May 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=139703"
        }, 
        {
            "ArticleName": "Augustus K. Uht, A Theory of Reduced and Minimal Procedural Dependencies, IEEE Transactions on Computers, v.40 n.6, p.681-692, June 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=114036"
        }, 
        {
            "ArticleName": "Manoj Franklin , Gurindar S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, ACM SIGMICRO Newsletter, v.23 n.1-2, p.236-245, Dec. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=145818"
        }, 
        {
            "ArticleName": "Hideki Ando , Chikako Nakanishi , Tetsuya Hara , Masao Nakaya, Unconstrained speculative execution with predicated state buffering, ACM SIGARCH Computer Architecture News, v.23 n.2, p.126-137, May 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=224367"
        }, 
        {
            "ArticleName": "Michael D. Smith , Monica S. Lam , Mark A. Horowitz, Boosting beyond static scheduling in a superscalar processor, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.344-354, June 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=325160"
        }, 
        {
            "ArticleName": "Tobias Eggendorfer , Gerhard Schwarz, Configuring a real time radio signal processor on an embedded system using compiled XML, Proceedings of the Ninth IASTED International Conference on Signal and Image Processing, August 20-22, 2007, Honolulu, Hawaii", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1659957"
        }, 
        {
            "ArticleName": "Meng-chou Chang , Feipei Lai, Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme, IEEE Transactions on Computers, v.45 n.3, p.278-293, March 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=627137"
        }, 
        {
            "ArticleName": "Morihiro Kuga , Kazuaki Murakami , Shinji Tomita, DSNS (dynamically-hazard-resolved statically-code-scheduled, nonuniform superscalar): yet another superscalar processor architecture, ACM SIGARCH Computer Architecture News, v.19 n.4, p.14-29, June 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=122578"
        }, 
        {
            "ArticleName": "Barton J. Sano , Alvin M. Despain, The 16-fold way: a microparallel taxonomy, Proceedings of the 26th annual international symposium on Microarchitecture, p.60-69, December 01-03, 1993, Austin, Texas, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=255256"
        }, 
        {
            "ArticleName": "Eric Rotenberg , Jim Smith, Control independence in trace processors, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.4-15, November 16-18, 1999, Haifa, Israel", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=320084"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 19, 
        "Downloads_6Weeks": 3, 
        "Downloads_cumulative": 789, 
        "CitationCount": 20
    }, 
    "Title": "SIMP (Single Instruction stream/Multiple instruction Pipelining): a novel high-speed single-processor architecture", 
    "Abstract": "SIMP is a novel multiple instruction-pipeline parallel architecture. It is targeted for enhancing the performance of SISD processors drastically by exploiting both temporal and spatial parallelisms, and for keeping program compatibility as well. Degree of performance enhancement achieved by SIMP depends on; i) how to supply multiple instructions continuously, and ii) how to resolve data and control dependencies effectively. We have devised the outstanding techniques for instruction fetch and dependency resolution. The instruction fetch mechanism employs unique schemes of; i) prefetching multiple instructions with the help of branch prediction, ii) squashing instructions selectively, and iii) providing multiple conditional modes as a result. The dependency resolution mechanism permits out-of-order execution of sequential instruction stream. Our out-of-order execution model is based on Tomasulo's algorithm which has been used in single instruction-pipeline processors. However, it is greatly extended and accommodated to multiple instruction pipelining with; i) detecting and identifying multiple dependencies simultaneously, ii) alleviating the effects of control dependencies with both eager execution and advance execution, and iii) ensuring a precise machine state against branches and interrupts. By taking advantage of these techniques, SIMP is one of the most promising architectures toward the coming generation of high-speed single processors.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "R D Acosta , J Kjelstrup , H C Torng, An instruction issuing approach to enhancing performance in multiple functinal unit processors, IEEE Transactions on Computers, v.35 n.9, p.815-828, Sept. 1986", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.1986.1676841", 
            "DOIname": "10.1109/TC.1986.1676841", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=16453"
        }, 
        {
            "ArticleName": "Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace scheduling compiler, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.180-192, October 1987, Palo Alto, California, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/36206.36201", 
            "DOIname": "10.1145/36206.36201", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=36201"
        }, 
        {
            "ArticleName": "J.A.Fisher, \"Trace Scheduling: A Technique for Global Microcode Compaction,\" IEEE Trans. Comput., vol. C-30, no.7, pp.478-490, July 1981."
        }, 
        {
            "ArticleName": "Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden", 
            "DOIhref": "http://doi.acm.org/10.1145/800046.801649", 
            "DOIname": "10.1145/800046.801649", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=801649"
        }, 
        {
            "ArticleName": "H.Hagiwara, STomita, S.Oyanagi, and K.Shibayama, \"A Dynamically Microprogrammable Computer with Low-Level Parallelism,\" IEEE Trans. Comput., vol.C-29, no.7, pp.577-695, July 1980."
        }, 
        {
            "ArticleName": "W.-M. W. Hwu , Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, IEEE Transactions on Computers, v.36 n.12, p.1496-1514, Dec. 1987", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.1987.5009500", 
            "DOIname": "10.1109/TC.1987.5009500", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=40946"
        }, 
        {
            "ArticleName": "N.Irie, M.Kuga, K.Murakami, and S.Tomita, \"Speedup Mechanisms and Performance Estimate for the SIMP Processor Prototype (in Japanese),\" ZPSJ WGARC report 73-11, Nov. 1988."
        }, 
        {
            "ArticleName": "M.Kuga, K.Murakami, and STomita, \"Low-level Parallel Processing Algorithms for the SIMP Processor Prototype (in Japanese),\" Proc. IPSJ Joint Symp. Parallel Processing'89, pp.163-170, Feb. 1989."
        }, 
        {
            "ArticleName": "M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/53990.54022", 
            "DOIname": "10.1145/53990.54022", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=54022"
        }, 
        {
            "ArticleName": "J.K.F.Lee and A.J.Smith, \"Branch Prediction Strategies and Branch Target Buffer Design,\" IEEE Computer, vol.17, no.1, pp.6-22, Jan. 1984."
        }, 
        {
            "ArticleName": "K.Murakami,A.Fukuda, T.Sueyoshi, and STomita, \"SIMP:Single Instruction stream/Multiple instruction Pipelining (in Japanese),\" IPSJ WGARC report 69-4, Jan. 1988."
        }, 
        {
            "ArticleName": "Y. N. Patt , W. M. Hwu , M. Shebanow, HPS, a new microarchitecture: rationale and introduction, Proceedings of the 18th annual workshop on Microprogramming, p.103-108, December 03-06, 1985, Pacific Grove, California, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/18927.18916", 
            "DOIname": "10.1145/18927.18916", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=18916"
        }, 
        {
            "ArticleName": "A. R. Pleszkun , G. S. Sohi, The performance potential of multiple functional unit processors, Proceedings of the 15th Annual International Symposium on Computer architecture, p.37-44, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52405"
        }, 
        {
            "ArticleName": "B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989", 
            "DOIhref": "https://dx.doi.org/10.1109/2.19820", 
            "DOIname": "10.1109/2.19820", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=58555"
        }, 
        {
            "ArticleName": "James E. Smith , Andrew R. Pleszkun, Implementation of precise interrupts in pipelined processors, Proceedings of the 12th annual international symposium on Computer architecture, p.36-44, June 17-19, 1985, Boston, Massachusetts, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/327010.327125", 
            "DOIname": "10.1145/327010.327125", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=327125"
        }, 
        {
            "ArticleName": "G. S. Sohi , S. Vajapeyam, Instruction issue logic for high-performance, interruptable pipelined processors, Proceedings of the 14th annual international symposium on Computer architecture, p.27-34, June 02-05, 1987, Pittsburgh, Pennsylvania, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/30350.30354", 
            "DOIname": "10.1145/30350.30354", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=30354"
        }, 
        {
            "ArticleName": "GSTjaden and M.J.Flynn, \"Detection and Parallel Execution of independent instructions,\" IEEE Trans. Cornput., vol.C-19,no.l0, pp.889-895, Oct. 1970."
        }, 
        {
            "ArticleName": "R.M.Tomasulo, \"An Efficient Algorithm for Exploiting Multiple Arithmetic Units.\" IBM J. Res. Develop., vol.ll,pp.25-33, Jan. 1967."
        }, 
        {
            "ArticleName": "Shinji Tomita , Kiyoshi Shibayama , Toshiaki Kitamura , Toshiyuki Nakata , Hiroshi Hagiwara, A user-microprogrammable, local host computer with low-level parallelism, Proceedings of the 10th annual international symposium on Computer architecture, p.151-157, June 13-17, 1983, Stockholm, Sweden", 
            "DOIhref": "http://doi.acm.org/10.1145/800046.801650", 
            "DOIname": "10.1145/800046.801650", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=801650"
        }, 
        {
            "ArticleName": "S. Tomita , K. Shibayama , T. Nakata , S. Yuasa , H. Hagiwara, A computer with low-level parallelism QA-2: its applications to 3-D graphics and Prolog/Lisp machines, Proceedings of the 13th annual international symposium on Computer architecture, p.280-289, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17389", 
            "DOIname": "10.1145/17407.17389", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17389"
        }, 
        {
            "ArticleName": "Shlomo Weiss , James E. Smith, Instruction issue logic for pipelined supercomputers, Proceedings of the 11th annual international symposium on Computer architecture, p.110-118, January 1984", 
            "DOIhref": "http://doi.acm.org/10.1145/800015.808172", 
            "DOIname": "10.1145/800015.808172", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=808172"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, Fukuoka, 816 JAPAN", 
            "Name": "K. Murakami"
        }, 
        {
            "Affiliation": "Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, Fukuoka, 816 JAPAN", 
            "Name": "N. Irie"
        }, 
        {
            "Affiliation": "Department of Information Systems, Interdisciplinary Graduate School of Engineering Sciences, Kyushu University, Fukuoka, 816 JAPAN", 
            "Name": "S. Tomita"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74935&preflayout=flat"
}