Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 25 18:35:05 2023
| Host         : Sabarish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.394      -84.415                    744                22822        0.021        0.000                      0                22822        7.500        0.000                       0                  5774  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.394      -84.415                    744                22364        0.021        0.000                      0                22364        7.500        0.000                       0                  5774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.812        0.000                      0                  458        0.674        0.000                      0                  458  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          744  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation      -84.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.075ns  (logic 4.005ns (23.456%)  route 13.070ns (76.544%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT4=3 LUT5=3 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 20.167 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.894    17.675    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.799 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7/O
                         net (fo=64, routed)          1.045    18.844    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.968 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77_i_2/O
                         net (fo=2, routed)           1.108    20.076    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/DIB
    SLICE_X46Y16         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.487    20.167    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/WCLK
    SLICE_X46Y16         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMB/CLK
                         clock pessimism              0.115    20.281    
                         clock uncertainty           -0.265    20.017    
    SLICE_X46Y16         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    19.682    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMB
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.066ns  (logic 4.005ns (23.468%)  route 13.061ns (76.532%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT4=3 LUT5=3 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 20.156 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.894    17.675    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.799 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7/O
                         net (fo=64, routed)          0.943    18.742    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.866 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203_i_1/O
                         net (fo=2, routed)           1.201    20.067    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/DIA
    SLICE_X50Y15         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.476    20.156    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/WCLK
    SLICE_X50Y15         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/RAMA/CLK
                         clock pessimism              0.115    20.270    
                         clock uncertainty           -0.265    20.006    
    SLICE_X50Y15         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.679    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/RAMA
  -------------------------------------------------------------------
                         required time                         19.679    
                         arrival time                         -20.067    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_198_200/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.075ns  (logic 4.005ns (23.456%)  route 13.070ns (76.544%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 20.170 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.821    17.602    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X57Y50         LUT3 (Prop_lut3_I0_O)        0.124    17.726 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           1.067    18.793    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_1/O
                         net (fo=2, routed)           1.159    20.076    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_198_200/DIA
    SLICE_X34Y36         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_198_200/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.491    20.170    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_198_200/WCLK
    SLICE_X34Y36         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_198_200/RAMA/CLK
                         clock pessimism              0.115    20.285    
                         clock uncertainty           -0.265    20.021    
    SLICE_X34Y36         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.694    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_198_200/RAMA
  -------------------------------------------------------------------
                         required time                         19.694    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.054ns  (logic 4.005ns (23.484%)  route 13.049ns (76.516%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 20.156 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.821    17.602    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X57Y50         LUT3 (Prop_lut3_I0_O)        0.124    17.726 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5/O
                         net (fo=8, routed)           1.067    18.793    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    18.917 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_1/O
                         net (fo=2, routed)           1.138    20.055    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200/DIA
    SLICE_X50Y14         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.477    20.156    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200/WCLK
    SLICE_X50Y14         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200/RAMA/CLK
                         clock pessimism              0.115    20.271    
                         clock uncertainty           -0.265    20.007    
    SLICE_X50Y14         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.680    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200/RAMA
  -------------------------------------------------------------------
                         required time                         19.680    
                         arrival time                         -20.055    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_171_173/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.063ns  (logic 4.005ns (23.472%)  route 13.058ns (76.528%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT4=3 LUT5=3 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 20.230 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.894    17.675    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.799 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7/O
                         net (fo=64, routed)          1.303    19.102    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.226 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_171_173_i_1/O
                         net (fo=2, routed)           0.838    20.064    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_171_173/DIA
    SLICE_X58Y11         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_171_173/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.551    20.230    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_171_173/WCLK
    SLICE_X58Y11         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_171_173/RAMA/CLK
                         clock pessimism              0.115    20.345    
                         clock uncertainty           -0.265    20.081    
    SLICE_X58Y11         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.754    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_171_173/RAMA
  -------------------------------------------------------------------
                         required time                         19.754    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.993ns  (logic 4.005ns (23.569%)  route 12.988ns (76.431%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT4=3 LUT5=3 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 20.167 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.894    17.675    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.799 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7/O
                         net (fo=64, routed)          1.048    18.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.971 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77_i_3/O
                         net (fo=2, routed)           1.023    19.994    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/DIC
    SLICE_X46Y16         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.487    20.167    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/WCLK
    SLICE_X46Y16         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMC/CLK
                         clock pessimism              0.115    20.281    
                         clock uncertainty           -0.265    20.017    
    SLICE_X46Y16         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.686    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/RAMC
  -------------------------------------------------------------------
                         required time                         19.686    
                         arrival time                         -19.994    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.983ns  (logic 4.005ns (23.583%)  route 12.978ns (76.417%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT4=3 LUT5=3 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 20.161 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.894    17.675    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.799 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7/O
                         net (fo=64, routed)          0.976    18.775    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.899 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140_i_3/O
                         net (fo=2, routed)           1.085    19.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140/DIC
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.482    20.161    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140/WCLK
    SLICE_X46Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140/RAMC/CLK
                         clock pessimism              0.115    20.276    
                         clock uncertainty           -0.265    20.012    
    SLICE_X46Y21         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.681    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140/RAMC
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                         -19.984    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.982ns  (logic 4.005ns (23.584%)  route 12.977ns (76.416%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT4=3 LUT5=3 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 20.166 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.894    17.675    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.799 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7/O
                         net (fo=64, routed)          1.052    18.850    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_15_17_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.974 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206_i_2/O
                         net (fo=2, routed)           1.009    19.983    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206/DIB
    SLICE_X46Y17         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.486    20.166    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206/WCLK
    SLICE_X46Y17         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206/RAMB/CLK
                         clock pessimism              0.115    20.280    
                         clock uncertainty           -0.265    20.016    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    19.681    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206/RAMB
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.969ns  (logic 4.005ns (23.602%)  route 12.964ns (76.398%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 20.157 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.504    12.834    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.958 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5/O
                         net (fo=87, routed)          0.928    13.885    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/address_next[4]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52/O
                         net (fo=1, routed)           0.802    14.811    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_52_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.935 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.809    15.744    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.868 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7/O
                         net (fo=5, routed)           0.789    16.656    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.780 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6/O
                         net (fo=54, routed)          0.529    17.310    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_way_buff
    SLICE_X59Y51         LUT3 (Prop_lut3_I1_O)        0.124    17.434 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4/O
                         net (fo=64, routed)          1.156    18.590    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_63_65_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.124    18.714 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95_i_2/O
                         net (fo=2, routed)           1.256    19.970    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95/DIB
    SLICE_X36Y25         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.478    20.157    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95/WCLK
    SLICE_X36Y25         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95/RAMB/CLK
                         clock pessimism              0.115    20.272    
                         clock uncertainty           -0.265    20.008    
    SLICE_X36Y25         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    19.673    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95/RAMB
  -------------------------------------------------------------------
                         required time                         19.673    
                         arrival time                         -19.970    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 4.689ns (27.970%)  route 12.076ns (72.030%))
  Logic Levels:           22  (CARRY4=5 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 20.154 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.707     3.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X57Y63         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.456     3.457 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
                         net (fo=21, routed)          0.614     4.071    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.195 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.606     4.801    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.925 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.339     5.264    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.388 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
                         net (fo=6, routed)           0.476     5.864    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
                         net (fo=5, routed)           0.454     6.442    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.013     7.580    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRC1
    SLICE_X58Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.733 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.690     8.423    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1[4]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.331     8.754 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.588     9.342    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_i_40
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.466    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/S[1]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.016 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.016    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_40_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.130    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_27_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.358 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_18/CO[2]
                         net (fo=1, routed)           0.428    10.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.313    11.099 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
                         net (fo=3, routed)           0.172    11.271    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.395 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4/O
                         net (fo=30, routed)          0.811    12.206    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22/O
                         net (fo=8, routed)           0.349    12.679    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.803 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_387_389_i_2/O
                         net (fo=47, routed)          1.288    14.091    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_9_9/A1
    SLICE_X54Y54         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.114    14.206 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_9_9/SP/O
                         net (fo=2, routed)           0.989    15.195    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/L0_in[9]
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.124    15.319 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_25/O
                         net (fo=1, routed)           0.000    15.319    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_25_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.720 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.720    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_9_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.948 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_5/CO[2]
                         net (fo=2, routed)           0.661    16.609    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X56Y51         LUT4 (Prop_lut4_I0_O)        0.313    16.922 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_4/O
                         net (fo=7, routed)           0.335    17.257    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_4_n_0
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.124    17.381 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_16/O
                         net (fo=4, routed)           0.340    17.722    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_16_n_0
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.846 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4/O
                         net (fo=684, routed)         1.921    19.767    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/WE
    SLICE_X50Y16         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.475    20.154    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/WCLK
    SLICE_X50Y16         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/RAMA/CLK
                         clock pessimism              0.115    20.269    
                         clock uncertainty           -0.265    20.005    
    SLICE_X50Y16         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.472    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/RAMA
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                         -19.767    
  -------------------------------------------------------------------
                         slack                                 -0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.208%)  route 0.219ns (60.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X51Y55         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[29]/Q
                         net (fo=1, routed)           0.219     1.247    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/Q[27]
    SLICE_X47Y56         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.824     1.190    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X47Y56         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.071     1.226    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.203%)  route 0.219ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.551     0.887    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X51Y58         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[31]/Q
                         net (fo=1, routed)           0.219     1.246    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/Q[29]
    SLICE_X45Y58         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.823     1.189    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X45Y58         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[31]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.066     1.220    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.683%)  route 0.224ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.553     0.889    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X53Y52         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[19]/Q
                         net (fo=1, routed)           0.224     1.253    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/mem_wr_addr[17]
    SLICE_X48Y55         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.824     1.190    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/aclk
    SLICE_X48Y55         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[19]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y55         FDRE (Hold_fdre_C_D)         0.066     1.221    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.991%)  route 0.230ns (62.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X52Y54         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[12]/Q
                         net (fo=1, routed)           0.230     1.259    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/Q[10]
    SLICE_X47Y54         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.824     1.190    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X47Y54         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.556     0.892    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y94         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.119     1.152    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y93         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.824     1.190    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/fifo_reg_0_7_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.204%)  route 0.297ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.559     0.895    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X53Y48         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[15]/Q
                         net (fo=1, routed)           0.297     1.332    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/fifo_reg_0_7_12_17/DIB1
    SLICE_X38Y49         RAMD32                                       r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/fifo_reg_0_7_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.830     1.196    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/fifo_reg_0_7_12_17/WCLK
    SLICE_X38Y49         RAMD32                                       r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/fifo_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.035     1.161    
    SLICE_X38Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.285    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/fifo_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.662%)  route 0.245ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.574     0.910    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y52         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[50]/Q
                         net (fo=1, routed)           0.245     1.303    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/m_axi_rdata[0]
    SLICE_X26Y47         SRLC32E                                      r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.860     1.226    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/aclk
    SLICE_X26Y47         SRLC32E                                      r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.251    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.334%)  route 0.247ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X52Y54         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[16]/Q
                         net (fo=1, routed)           0.247     1.276    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/Q[14]
    SLICE_X47Y57         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.823     1.189    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X47Y57         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[16]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.070     1.224    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.028%)  route 0.240ns (62.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.565     0.901    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X35Y49         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][14]/Q
                         net (fo=2, routed)           0.240     1.281    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[86]
    SLICE_X35Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.826     1.192    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X35Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][14]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.066     1.228    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][14]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.742%)  route 0.259ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.565     0.901    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X34Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/Q
                         net (fo=2, routed)           0.259     1.324    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/w_accum_mesg[0]
    SLICE_X36Y50         SRLC32E                                      r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.825     1.191    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/aclk
    SLICE_X36Y50         SRLC32E                                      r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.270    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X1Y8     design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X2Y8     design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X1Y8     design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X2Y8     design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X33Y42    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X33Y39    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X33Y41    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X33Y39    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X32Y43    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X83Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X83Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[32]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X83Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.779    design_2_i/cpu_0/U0/counter_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X83Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X83Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[33]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X83Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.779    design_2_i/cpu_0/U0/counter_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X83Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X83Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[34]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X83Y63         FDCE (Recov_fdce_C_CLR)     -0.405    19.779    design_2_i/cpu_0/U0/counter_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.913ns  (logic 0.580ns (5.851%)  route 9.333ns (94.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 20.209 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.237    12.919    design_2_i/cpu_0/U0/mlite_cpu_inst/AR[0]
    SLICE_X80Y73         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.530    20.209    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                         clock pessimism              0.229    20.438    
                         clock uncertainty           -0.265    20.173    
    SLICE_X80Y73         FDCE (Recov_fdce_C_CLR)     -0.405    19.768    design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.768    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.913ns  (logic 0.580ns (5.851%)  route 9.333ns (94.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 20.209 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.237    12.919    design_2_i/cpu_0/U0/mlite_cpu_inst/AR[0]
    SLICE_X80Y73         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.530    20.209    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                         clock pessimism              0.229    20.438    
                         clock uncertainty           -0.265    20.173    
    SLICE_X80Y73         FDCE (Recov_fdce_C_CLR)     -0.405    19.768    design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.768    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X82Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X82Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[35]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.319    19.865    design_2_i/cpu_0/U0/counter_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X82Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X82Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[37]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.319    19.865    design_2_i/cpu_0/U0/counter_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X82Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X82Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[38]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.319    19.865    design_2_i/cpu_0/U0/counter_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.580ns (5.823%)  route 9.381ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 20.220 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.285    12.967    design_2_i/cpu_0/U0/reset_in
    SLICE_X82Y63         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.541    20.220    design_2_i/cpu_0/U0/aclk
    SLICE_X82Y63         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[39]/C
                         clock pessimism              0.229    20.449    
                         clock uncertainty           -0.265    20.184    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.319    19.865    design_2_i/cpu_0/U0/counter_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.819ns  (logic 0.580ns (5.907%)  route 9.239ns (94.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 20.221 - 17.500 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          5.096     8.558    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124     8.682 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=189, routed)         4.143    12.825    design_2_i/cpu_0/U0/reset_in
    SLICE_X83Y62         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.542    20.221    design_2_i/cpu_0/U0/aclk
    SLICE_X83Y62         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[32]/C
                         clock pessimism              0.229    20.450    
                         clock uncertainty           -0.265    20.185    
    SLICE_X83Y62         FDCE (Recov_fdce_C_CLR)     -0.405    19.780    design_2_i/cpu_0/U0/counter_hi_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  6.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.301%)  route 0.408ns (68.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.158     1.501    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X80Y74         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.836     1.202    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X80Y74         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[10]/C
                         clock pessimism             -0.283     0.919    
    SLICE_X80Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (27.992%)  route 0.478ns (72.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.229     1.571    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y79         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.841     1.207    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y79         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[14]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X81Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.851    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.644%)  route 0.539ns (74.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.289     1.632    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y80         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.842     1.208    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y80         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[15]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X81Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.492%)  route 0.544ns (74.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.294     1.636    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X80Y80         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.842     1.208    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X80Y80         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[14]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X80Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aa_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.312%)  route 0.579ns (75.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.329     1.672    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X62Y73         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.833     1.199    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X62Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[7]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X62Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/lower_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.487%)  route 0.574ns (75.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.324     1.666    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X81Y75         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.836     1.202    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X81Y75         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[7]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X81Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.348%)  route 0.578ns (75.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.328     1.671    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X80Y75         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.836     1.202    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X80Y75         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X80Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.348%)  route 0.578ns (75.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.328     1.671    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X80Y75         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.836     1.202    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X80Y75         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]/C
                         clock pessimism             -0.264     0.938    
    SLICE_X80Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.673%)  route 0.634ns (77.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.385     1.727    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/reset_reg_reg[3]
    SLICE_X80Y76         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.837     1.203    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aclk
    SLICE_X80Y76         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[9]/C
                         clock pessimism             -0.264     0.939    
    SLICE_X80Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/upper_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.901%)  route 0.663ns (78.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.571     0.907    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y73         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[2]/Q
                         net (fo=4, routed)           0.250     1.297    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_1[2]
    SLICE_X80Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=444, routed)         0.413     1.756    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[0]_7
    SLICE_X58Y69         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.837     1.203    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X58Y69         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[2]/C
                         clock pessimism             -0.264     0.939    
    SLICE_X58Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.884    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.043ns  (logic 0.604ns (8.575%)  route 6.439ns (91.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.712     3.006    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X80Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.456     3.462 f  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=99, routed)          6.439     9.901    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.148    10.049 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000    10.049    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X36Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.471     2.650    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X36Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.460%)  route 1.983ns (75.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.366     4.821    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.616     5.562    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y78         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.509     2.688    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y78         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.460%)  route 1.983ns (75.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.366     4.821    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.616     5.562    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y78         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.509     2.688    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y78         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.460%)  route 1.983ns (75.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.366     4.821    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.616     5.562    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y78         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.509     2.688    design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y78         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.671ns (26.118%)  route 1.898ns (73.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.366     4.821    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.153     4.974 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     5.506    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y79         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.510     2.689    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y79         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.671ns (26.118%)  route 1.898ns (73.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.366     4.821    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.153     4.974 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     5.506    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y79         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.510     2.689    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y79         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.671ns (26.118%)  route 1.898ns (73.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.366     4.821    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.153     4.974 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     5.506    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y79         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.510     2.689    design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y79         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 0.671ns (28.399%)  route 1.692ns (71.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.056     4.511    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.153     4.664 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     5.300    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y81         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.515     2.694    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y81         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 0.671ns (28.399%)  route 1.692ns (71.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.056     4.511    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.153     4.664 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     5.300    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y81         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.515     2.694    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y81         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 0.671ns (28.399%)  route 1.692ns (71.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.643     2.937    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.056     4.511    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.153     4.664 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     5.300    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X29Y81         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.515     2.694    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y81         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.333%)  route 0.312ns (62.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.557     0.893    design_2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.312     1.346    design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.391 r  design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.391    design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.823     1.189    design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y91         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.188%)  route 0.353ns (62.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.174     1.225    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.450    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y81         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.816     1.182    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y81         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.188%)  route 0.353ns (62.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.174     1.225    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.450    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y81         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.816     1.182    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y81         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.188%)  route 0.353ns (62.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.174     1.225    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.450    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y81         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.816     1.182    design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y81         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.213ns (35.716%)  route 0.383ns (64.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.174     1.225    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.049     1.274 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.210     1.484    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y80         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.815     1.181    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y80         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.213ns (35.716%)  route 0.383ns (64.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.174     1.225    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.049     1.274 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.210     1.484    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y80         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.815     1.181    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y80         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.213ns (35.716%)  route 0.383ns (64.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.174     1.225    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.049     1.274 f  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.210     1.484    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y80         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.815     1.181    design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y80         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.846%)  route 0.570ns (73.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.390     1.442    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.487 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.666    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y79         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.813     1.179    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y79         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.846%)  route 0.570ns (73.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.390     1.442    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.487 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.666    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y79         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.813     1.179    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y79         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.846%)  route 0.570ns (73.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.552     0.888    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X34Y82         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.390     1.442    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.487 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.666    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y79         FDCE                                         f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.813     1.179    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y79         FDCE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            gpio_io_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 4.028ns (50.807%)  route 3.900ns (49.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.946    design_2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           3.900     7.302    gpio_io_o_0_OBUF[0]
    N16                  OBUF (Prop_obuf_I_O)         3.572    10.875 r  gpio_io_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.875    gpio_io_o_0[0]
    N16                                                               r  gpio_io_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/uart_0/U0/one_hz_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            clk_debug_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.048ns (56.205%)  route 3.154ns (43.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.710     3.004    design_2_i/uart_0/U0/aclk
    SLICE_X66Y86         FDCE                                         r  design_2_i/uart_0/U0/one_hz_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.518     3.522 r  design_2_i/uart_0/U0/one_hz_pulse_reg/Q
                         net (fo=2, routed)           3.154     6.676    clk_debug_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.206 r  clk_debug_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.206    clk_debug_0
    R14                                                               r  clk_debug_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/uart_0/U0/one_hz_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            clk_debug_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.395ns (55.771%)  route 1.106ns (44.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.575     0.911    design_2_i/uart_0/U0/aclk
    SLICE_X66Y86         FDCE                                         r  design_2_i/uart_0/U0/one_hz_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.164     1.075 r  design_2_i/uart_0/U0/one_hz_pulse_reg/Q
                         net (fo=2, routed)           1.106     2.181    clk_debug_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.411 r  clk_debug_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.411    clk_debug_0
    R14                                                               r  clk_debug_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            gpio_io_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.414ns (48.935%)  route 1.475ns (51.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.557     0.893    design_2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.475     2.509    gpio_io_o_0_OBUF[0]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.782 r  gpio_io_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    gpio_io_o_0[0]
    N16                                                               r  gpio_io_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.124ns (3.335%)  route 3.594ns (96.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.602     3.718    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.831    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.124ns (3.335%)  route 3.594ns (96.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.602     3.718    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.831    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.124ns (3.335%)  route 3.594ns (96.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.602     3.718    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.831    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.124ns (3.335%)  route 3.594ns (96.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.602     3.718    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.831    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 0.124ns (3.459%)  route 3.461ns (96.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.468     3.585    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.651     2.830    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 0.124ns (3.459%)  route 3.461ns (96.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.468     3.585    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.651     2.830    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.124ns (3.463%)  route 3.457ns (96.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.464     3.581    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X44Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.651     2.830    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X44Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.124ns (3.463%)  route 3.457ns (96.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.464     3.581    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X44Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.651     2.830    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X44Y108        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.428ns  (logic 0.124ns (3.617%)  route 3.304ns (96.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.312     3.428    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X46Y105        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.831    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X46Y105        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.297ns  (logic 0.124ns (3.761%)  route 3.173ns (96.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           1.992     1.992    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.116 r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_1/O
                         net (fo=25, routed)          1.181     3.297    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X45Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        1.652     2.831    design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X45Y106        FDRE                                         r  design_2_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.045ns (11.181%)  route 0.357ns (88.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.188     0.402    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/SR[0]
    SLICE_X26Y89         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.841     1.207    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.045ns (11.181%)  route 0.357ns (88.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.188     0.402    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/SR[0]
    SLICE_X26Y89         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.841     1.207    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.045ns (8.949%)  route 0.458ns (91.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.288     0.503    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG_n_183
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.824     1.190    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.000ns (0.000%)  route 0.578ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.578     0.578    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X36Y96         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.824     1.190    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y96         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.045ns (7.099%)  route 0.589ns (92.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.589     0.589    design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.634 r  design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.634    design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.825     1.191    design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X43Y97         FDRE                                         r  design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.045ns (6.700%)  route 0.627ns (93.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.457     0.672    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/SR[0]
    SLICE_X32Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X32Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.045ns (6.700%)  route 0.627ns (93.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.457     0.672    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/SR[0]
    SLICE_X32Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X32Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.160%)  route 0.686ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.516     0.731    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/SR[0]
    SLICE_X35Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.160%)  route 0.686ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.516     0.731    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/SR[0]
    SLICE_X35Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.825     1.191    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X35Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.055%)  route 0.698ns (93.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=7, routed)           0.170     0.170    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.215 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d[1]_i_1/O
                         net (fo=9, routed)           0.528     0.743    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]
    SLICE_X31Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5775, routed)        0.844     1.210    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y95         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]/C





