               ramulator.active_cycles_0            64129839                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            64129839                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           251886146                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            3.595325                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0            64129839                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            64866471                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           251886146                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            3.595325                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            38145700                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            38145700                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            62448232                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.891362                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            13079069                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            13079069                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            14665563                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.209331                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            13634261                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            13634261                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            15380018                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.219528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            14150940                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            14150940                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            15886886                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.226763                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            14699809                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            14699809                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            16515765                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.235740                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            39660807                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            39660807                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            68281985                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.974630                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            12731331                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            12731331                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            14282954                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.203869                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            12328283                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            12328283                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            13871441                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.197996                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            16613927                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            16613927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            18719704                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.267198                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            18397700                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            18397700                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            21407886                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.305568                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            37669617                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            37669617                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            61960415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.884399                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            15023792                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            15023792                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            16783860                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.239566                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            13777184                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            13777184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            15408143                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.219930                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            13057491                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            13057491                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            14599971                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.208394                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            13567419                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            13567419                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            15168441                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.216508                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            36827138                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            36827138                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            59195464                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.844933                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            13440476                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            13440476                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            15029557                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.214526                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            14388345                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            14388345                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            16057852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.229204                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            12248045                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            12248045                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            13738119                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.196093                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            12824225                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            12824225                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            14369933                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.205111                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           250357376                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           121711936                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             2157662                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              251905                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             3404016                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             1859564                                      # Number of row hits for read requests per channel per core
                                     [0]           1859564.0                                      # 
ramulator.read_row_misses_channel_0_core              183973                                      # Number of row misses for read requests per channel per core
                                     [0]            183973.0                                      # 
ramulator.read_row_conflicts_channel_0_core             1868297                                      # Number of row conflicts for read requests per channel per core
                                     [0]           1868297.0                                      # 
 ramulator.write_row_hits_channel_0_core              298098                                      # Number of row hits for write requests per channel per core
                                     [0]            298098.0                                      # 
ramulator.write_row_misses_channel_0_core               67932                                      # Number of row misses for write requests per channel per core
                                     [0]             67932.0                                      # 
ramulator.write_row_conflicts_channel_0_core             1535719                                      # Number of row conflicts for write requests per channel per core
                                     [0]           1535719.0                                      # 
      ramulator.useless_activates_0_core               17537                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           68.141622                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           266758232                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            7.738879                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           542180908                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            3.273962                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           229371682                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            4.464917                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           312809226                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           1859564.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           1859564.0                                      # 
            ramulator.record_read_misses            183973.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            183973.0                                      # 
         ramulator.record_read_conflicts           1868297.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           1868297.0                                      # 
             ramulator.record_write_hits            298098.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            298098.0                                      # 
           ramulator.record_write_misses             67932.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             67932.0                                      # 
        ramulator.record_write_conflicts           1535719.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           1535719.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            70059356                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             5816515                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             3914762                                      # Number of incoming read requests to DRAM per core
                                     [0]           3914762.0                                      # 
                ramulator.write_requests             1901753                                      # Number of incoming write requests to DRAM per core
                                     [0]           1901753.0                                      # 
       ramulator.ramulator_active_cycles            64129840                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           5816515.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           5816515.0                                      # 
ramulator.incoming_read_reqs_per_channel           3914762.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           3914762.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           542180908                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           229371682                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           312809226                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            7.738879                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            3.273962                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            4.464917                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           3914762.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           3914762.0                                      # 
         ramulator.record_write_requests           1901753.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1901753.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           186824948                                      # cpu cycle number
            ramulator.record_cycs_core_0           186824948                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            63419542                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000003                                      # cpu instruction number
