###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        28779   # Number of WRITE/WRITEP commands
num_reads_done                 =       926528   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       755541   # Number of read row buffer hits
num_read_cmds                  =       926523   # Number of READ/READP commands
num_writes_done                =        28780   # Number of read requests issued
num_write_row_hits             =        17005   # Number of write row buffer hits
num_act_cmds                   =       183622   # Number of ACT commands
num_pre_cmds                   =       183594   # Number of PRE commands
num_ondemand_pres              =       161160   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9403203   # Cyles of rank active rank.0
rank_active_cycles.1           =      9120160   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       596797   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       879840   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       893609   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15473   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9176   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6233   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2224   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2315   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3614   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2512   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          463   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          328   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19361   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           24   # Write cmd latency (cycles)
write_latency[80-99]           =           39   # Write cmd latency (cycles)
write_latency[100-119]         =           38   # Write cmd latency (cycles)
write_latency[120-139]         =           83   # Write cmd latency (cycles)
write_latency[140-159]         =          125   # Write cmd latency (cycles)
write_latency[160-179]         =          218   # Write cmd latency (cycles)
write_latency[180-199]         =          255   # Write cmd latency (cycles)
write_latency[200-]            =        27993   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       319614   # Read request latency (cycles)
read_latency[40-59]            =       113592   # Read request latency (cycles)
read_latency[60-79]            =       103485   # Read request latency (cycles)
read_latency[80-99]            =        57329   # Read request latency (cycles)
read_latency[100-119]          =        45266   # Read request latency (cycles)
read_latency[120-139]          =        41470   # Read request latency (cycles)
read_latency[140-159]          =        31738   # Read request latency (cycles)
read_latency[160-179]          =        25829   # Read request latency (cycles)
read_latency[180-199]          =        21450   # Read request latency (cycles)
read_latency[200-]             =       166750   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.43665e+08   # Write energy
read_energy                    =  3.73574e+09   # Read energy
act_energy                     =   5.0239e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.86463e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.22323e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8676e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69098e+09   # Active standby energy rank.1
average_read_latency           =      134.315   # Average read request latency (cycles)
average_interarrival           =      10.4676   # Average request interarrival latency (cycles)
total_energy                   =  1.73538e+10   # Total energy (pJ)
average_power                  =      1735.38   # Average power (mW)
average_bandwidth              =      8.15196   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        29516   # Number of WRITE/WRITEP commands
num_reads_done                 =       977424   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       784709   # Number of read row buffer hits
num_read_cmds                  =       977420   # Number of READ/READP commands
num_writes_done                =        29519   # Number of read requests issued
num_write_row_hits             =        17010   # Number of write row buffer hits
num_act_cmds                   =       206056   # Number of ACT commands
num_pre_cmds                   =       206029   # Number of PRE commands
num_ondemand_pres              =       182779   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9314625   # Cyles of rank active rank.0
rank_active_cycles.1           =      9263768   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       685375   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       736232   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       945383   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15553   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9403   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5828   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2154   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2391   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3730   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2365   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          435   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          337   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19364   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           30   # Write cmd latency (cycles)
write_latency[100-119]         =           37   # Write cmd latency (cycles)
write_latency[120-139]         =           81   # Write cmd latency (cycles)
write_latency[140-159]         =          124   # Write cmd latency (cycles)
write_latency[160-179]         =          206   # Write cmd latency (cycles)
write_latency[180-199]         =          305   # Write cmd latency (cycles)
write_latency[200-]            =        28708   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       318199   # Read request latency (cycles)
read_latency[40-59]            =       120905   # Read request latency (cycles)
read_latency[60-79]            =       115825   # Read request latency (cycles)
read_latency[80-99]            =        65665   # Read request latency (cycles)
read_latency[100-119]          =        51497   # Read request latency (cycles)
read_latency[120-139]          =        47388   # Read request latency (cycles)
read_latency[140-159]          =        35228   # Read request latency (cycles)
read_latency[160-179]          =        28619   # Read request latency (cycles)
read_latency[180-199]          =        23543   # Read request latency (cycles)
read_latency[200-]             =       170551   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.47344e+08   # Write energy
read_energy                    =  3.94096e+09   # Read energy
act_energy                     =  5.63769e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2898e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.53391e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81233e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78059e+09   # Active standby energy rank.1
average_read_latency           =      129.567   # Average read request latency (cycles)
average_interarrival           =      9.93086   # Average request interarrival latency (cycles)
total_energy                   =   1.7632e+10   # Total energy (pJ)
average_power                  =       1763.2   # Average power (mW)
average_bandwidth              =      8.59258   # Average bandwidth
