

                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_16_synp.tcl -log Bundle_16.log -zlog 1 
# start time is Wed May 14 18:56:37 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup : Tcl executable is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/ztclsh
#   step Setup : Tcl version is 8.6
#   step Setup : Tcl patch level is 8.6.6
#   step Setup : Tcl library directory is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl/tcl8.6
#   step Setup : execing Tcl status is 1
#   step Setup : execing passed (something written to stderr, which is why Tcl status was 1)
#   step Setup : Path to zFe is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin
#   step Setup : zFe's current directory is /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group
#   step Setup : 'which zfast' is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zfast
#   step Setup : 'which zCui' is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zCui
#   step Setup : pid_hostname is 4131458_vgzeburtdc264.internal.synopsys.com_6824bd35 
#   step Setup : Environment variable ZEBU_ROOT is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step Setup : Have set the data path to /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step Setup : Environment variable THARAS_ROOT has been set to /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64, because it was not set.
#   step Setup : Environment variable HCS_USECONFIG has been set to vcs, because it was not set.
#   step Setup : Environment variable EVE_VHDL_PACKAGE_ROOT has been set to /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/vhdl/vhdl_packages/x86_64, because it was not set.
#   step Setup : Environment variable VHDL_PDIR has been set to /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/vhdl/vhdl_packages/x86_64, because it was not set.
#   step Setup : Environment variable JAGUAR_HOME has been set to ., because it was not set.
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
#   step Setup : Sourcing file concat_Bundle_16_log_4131458_vgzeburtdc264.internal.synopsys.com_6824bd35
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup : Start of copy of file /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui, which has user attributes.
#-------------------------------------------------------------------------------
# Copyright (c) 2014 Synopsys Emulation and Verification
#-------------------------------------------------------------------------------

# Variables for zCui

ZmemDirectory = zmem
XcuiDirectory = xcui

# Use of zlog as log files
Error:MtfDll = libtclzlog.so
Error:MtfName = zfastlog
Error:FpcName = setLogFile

# Compress edif files
Compile:CompressEDIF = true

# Keep spaces in escaped names.
Compile:NoSpaceInEdifNames = false

# Name for readmem.dump file produced by zFast.
Compile:ReadmemDump = readmem_zfast.dump

# Do not write ZFS_RNAME_SHOW attributes.
Compile:PrintZdbProperty = false

# Leave UseCarry4 unset for vtx7 and vtx8.
# zfast can distinguish between true, false, and unset,
# and when unset, can choose different defaults for UC1 vs UC2.
# Compile:UseCarry4=true
(onset Technology
   (switch -nocase (get Technology)
      "vtx5"
         (block
            (set Compile:UseCarry4 false)
         )
      "vtx6"
         (block
            (set Compile:UseCarry4 false)
         )
   )
)

#limit of 4 selector bits (up to MUXF8, as in Virtex7
Compile:Expand:EncMuxLimit = 4

# Support new tristate macros (zebu_PULLUP, zebu_PULLDOWN, zebu_KEEPER) 
Compile:OptimizePullMacros = true
#   step Setup : End of copy of file /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup : Start of copy of file /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/global_utf.hcsrc, which has user attributes.
Compile:DPI:Enable=true
Compile:CCall:SupportDollarDisplay=true
@Compile:DPI:ImplementAsProbe=false
UceSynth=true
Compile:SimplifySenseExpr=true
hcs:sva=true
Compile:Sva:FullModeAll=false
Compile:SVA:InfiniteRange=20
Internal:DumpMacroBodies=false
Compile:UseVFS=false
# Begin global optimization options
Zview=reg
# End optimization options
#   step Setup : End of copy of file /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/global_utf.hcsrc
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/global_utf.hcsrc
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup : Start of copy of file /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc, which has user attributes.
# /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/utf/default_commands.utf 37
# /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/utf/default_commands.utf 37
# ???
Zview=dump
Compile:ConvertStrength=1
Compile:ConvertMos=1
Compile:ConvertTranif=1
#   step Setup : End of copy of file /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/global_utf.hcsrc
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup : Start of copy of file /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc, which has user attributes.
#   step Setup : End of copy of file /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/global_utf.hcsrc
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup : Start of copy of file hcsrc.iba, which has user attributes.
TILEC=true
Esx:UnNamedBlockPrefix=(unnamed$$$$_)


Compile:InseparableModules = ( rl_wtree_comp612 mss_bus_switch_ibp2pack_0002 mss_bus_switch_fifo_0000_0000 mss_bus_switch_fifo_0000_0005 mss_bus_switch_fifo_0000 alb_mss_fab_ibp2pack_0000 apb_dummy_slave alb_mss_fab_fifo_0001_0007 alb_mss_fab_ibp2pack mss_bus_switch_ibp2pack_0000 alb_mss_fab_fifo_0001_0006 rl_wtree_comp312 odd_pty_qual_dec_wrap_0000_0000 mss_bus_switch_ibpx2ibpy_0000_0001 mss_bus_switch_fifo_0000_0003 odd_pty_dec_0000 odd_pty_qual_dec_wrap_0000 alb_mss_mem_ibp2pack mss_bus_switch_fifo_0000_0009 alb_mss_fab_fifo_0001 ls_compare_unit_0003 alb_mss_mem_pack2ibp ls_compare_unit_0008 mss_bus_switch_pack2ibp_0001 mss_bus_switch_pack2ibp ls_compare_unit_0007 odd_pty_dec_0002 zz_Encrypt_3 odd_pty_enc_0001_0002 ls_compare_unit_0006 odd_pty_dec mss_bus_switch_fifo_0000_0007 alb_mss_fab_fifo_0001_0004 odd_pty_enc_0001_0001 alb_mss_fab_pack2ibp_0003 zz_Encrypt_13 ls_compare_unit_000F odd_pty_enc_0001_0000 zz_Encrypt_10 rl_wtree_comp432 mss_bus_switch_ibpx2ibpy_0000 mss_bus_switch_fifo_0000_0001 mss_bus_switch_fifo_0000_0006 alb_mss_fab_fifo_0001_0002 alb_mss_fab_pack2ibp_0001 alb_mss_fab_ibp2pack_0003 alb_mss_fab_fifo_0001_0009 DWbb_bcm00_maj rl_wtree_comp522 rl_wtree_comp302 alb_mss_fab_fifo_0001_0008 odd_pty_enc_0001 mss_bus_switch_ibp2pack_0003 odd_pty_qual_di_dec_wrap_0000_0001 mss_bus_switch_fifo_0000_0004 odd_pty_di_dec_wrap_0000 alb_mss_fab_ibp2pack_0001 odd_pty_enc_0000 odd_pty_qual_di_dec_wrap_0000 alb_mss_fab_pack2ibp mss_bus_switch_ibp2pack_0001 odd_pty_qual_di_dec_wrap_0000_0000 multi_bit_comparator_0000 ls_multi_bit_comparator_0006 mss_bus_switch_fifo_0000_0002 alb_mss_fab_fifo_0001_0000 mss_bus_switch_ibp2pack odd_pty_qual_dec_wrap_0000_0001 ls_multi_bit_comparator_0002 mss_bus_switch_pack2ibp_0002 odd_pty_dec_0003 zz_Encrypt_4 zz_Encrypt_14 alb_mss_fab_fifo_0001_0005 odd_pty_dec_wrap_0000 alb_mss_mem_ibp_split_0000 mss_bus_switch_pack2ibp_0000 odd_pty_dec_0001 mss_bus_switch_ibpx2ibpy_0000_0000 alb_mss_fab_fifo_0001_0003 alb_mss_fab_pack2ibp_0004 zz_Encrypt_15 ls_compare_unit_000E mss_bus_switch_fifo_0000_0008 rl_wtree_comp222 dw_dbp_stubs rl_logic_unit mss_bus_switch_ibp_cwbind_0000_0000 ls_multi_bit_comparator_0001 alb_mss_fab_pack2ibp_0002 alb_mss_fab_ibp2pack_0004 ls_multi_bit_comparator_0003 rl_wtree_comp622 rl_wtree_comp402 mss_bus_switch_ibp_cwbind_0000 alb_mss_fab_pack2ibp_0000 alb_mss_fab_fifo_0001_000A alb_mss_fab_ibp2pack_0002 zz_Encrypt_11 alb_mss_fab_fifo_0001_0001 )
#   step Setup : End of copy of file hcsrc.iba
#   step Setup : Debug flag = 0
#   step Setup : Attribute files read: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zfs
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vhs/hcsrc.zcui
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/global_utf.hcsrc
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/new_global_utf_config.hcsrc
     /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group/dut.hcsrc
     hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step Synth : Deleting edif_tmp/edif/rl_parity_gen_0000_0003/rl_parity_gen_0000_0003.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_gen_0000_0003/rl_parity_gen_0000_0003.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_gen_0000_0003_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_gen_0000_0003_ccall.h
#   step Synth : Deleting edif_tmp/edif/arcv_timer_synch/arcv_timer_synch.edf.gz
#   step Synth : Deleting edif_tmp/edif/arcv_timer_synch/arcv_timer_synch.edf.gz_subedifs
#   step Synth : Deleting zdpi/arcv_timer_synch_ccall.cc
#   step Synth : Deleting zdpi/arcv_timer_synch_ccall.h
#   step Synth : Deleting edif_tmp/edif/reset_handshake/reset_handshake.edf.gz
#   step Synth : Deleting edif_tmp/edif/reset_handshake/reset_handshake.edf.gz_subedifs
#   step Synth : Deleting zdpi/reset_handshake_ccall.cc
#   step Synth : Deleting zdpi/reset_handshake_ccall.h
#   step Synth : Deleting edif_tmp/edif/sfty_dmsi_down_tgt_e2e_wrap_0000/sfty_dmsi_down_tgt_e2e_wrap_0000.edf.gz
#   step Synth : Deleting edif_tmp/edif/sfty_dmsi_down_tgt_e2e_wrap_0000/sfty_dmsi_down_tgt_e2e_wrap_0000.edf.gz_subedifs
#   step Synth : Deleting zdpi/sfty_dmsi_down_tgt_e2e_wrap_0000_ccall.cc
#   step Synth : Deleting zdpi/sfty_dmsi_down_tgt_e2e_wrap_0000_ccall.h
#   step Synth : Deleting edif_tmp/edif/io_pad_ring/io_pad_ring.edf.gz
#   step Synth : Deleting edif_tmp/edif/io_pad_ring/io_pad_ring.edf.gz_subedifs
#   step Synth : Deleting zdpi/io_pad_ring_ccall.cc
#   step Synth : Deleting zdpi/io_pad_ring_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0001/rl_parity_chk_0001.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0001/rl_parity_chk_0001.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_chk_0001_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_chk_0001_ccall.h
#   step Synth : Deleting edif_tmp/edif/zebu_ts_orion_tick_clk_mod/zebu_ts_orion_tick_clk_mod.edf.gz
#   step Synth : Deleting edif_tmp/edif/zebu_ts_orion_tick_clk_mod/zebu_ts_orion_tick_clk_mod.edf.gz_subedifs
#   step Synth : Deleting zdpi/zebu_ts_orion_tick_clk_mod_ccall.cc
#   step Synth : Deleting zdpi/zebu_ts_orion_tick_clk_mod_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002_0001/rl_parity_chk_0002_0001.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002_0001/rl_parity_chk_0002_0001.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_chk_0002_0001_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_chk_0002_0001_ccall.h
#   step Synth : Deleting edif_tmp/edif/dwt_reset_ctrl_0000/dwt_reset_ctrl_0000.edf.gz
#   step Synth : Deleting edif_tmp/edif/dwt_reset_ctrl_0000/dwt_reset_ctrl_0000.edf.gz_subedifs
#   step Synth : Deleting zdpi/dwt_reset_ctrl_0000_ccall.cc
#   step Synth : Deleting zdpi/dwt_reset_ctrl_0000_ccall.h
#   step Synth : Deleting edif_tmp/edif/arcv_wd_parity_0000/arcv_wd_parity_0000.edf.gz
#   step Synth : Deleting edif_tmp/edif/arcv_wd_parity_0000/arcv_wd_parity_0000.edf.gz_subedifs
#   step Synth : Deleting zdpi/arcv_wd_parity_0000_ccall.cc
#   step Synth : Deleting zdpi/arcv_wd_parity_0000_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002_0003/rl_parity_chk_0002_0003.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002_0003/rl_parity_chk_0002_0003.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_chk_0002_0003_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_chk_0002_0003_ccall.h
#   step Synth : Deleting edif_tmp/edif/arcv_wd_parity/arcv_wd_parity.edf.gz
#   step Synth : Deleting edif_tmp/edif/arcv_wd_parity/arcv_wd_parity.edf.gz_subedifs
#   step Synth : Deleting zdpi/arcv_wd_parity_ccall.cc
#   step Synth : Deleting zdpi/arcv_wd_parity_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_bitscan_4b/rl_bitscan_4b.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_bitscan_4b/rl_bitscan_4b.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_bitscan_4b_ccall.cc
#   step Synth : Deleting zdpi/rl_bitscan_4b_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_gen_0000_0002/rl_parity_gen_0000_0002.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_gen_0000_0002/rl_parity_gen_0000_0002.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_gen_0000_0002_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_gen_0000_0002_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_reset_ctrl_synch/rl_reset_ctrl_synch.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_reset_ctrl_synch/rl_reset_ctrl_synch.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_reset_ctrl_synch_ccall.cc
#   step Synth : Deleting zdpi/rl_reset_ctrl_synch_ccall.h
#   step Synth : Deleting edif_tmp/edif/simple_parity_0000/simple_parity_0000.edf.gz
#   step Synth : Deleting edif_tmp/edif/simple_parity_0000/simple_parity_0000.edf.gz_subedifs
#   step Synth : Deleting zdpi/simple_parity_0000_ccall.cc
#   step Synth : Deleting zdpi/simple_parity_0000_ccall.h
#   step Synth : Deleting edif_tmp/edif/simple_parity/simple_parity.edf.gz
#   step Synth : Deleting edif_tmp/edif/simple_parity/simple_parity.edf.gz_subedifs
#   step Synth : Deleting zdpi/simple_parity_ccall.cc
#   step Synth : Deleting zdpi/simple_parity_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_chk_0002_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_chk_0002_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002_0002/rl_parity_chk_0002_0002.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_chk_0002_0002/rl_parity_chk_0002_0002.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_chk_0002_0002_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_chk_0002_0002_ccall.h
#   step Synth : Deleting edif_tmp/edif/DWbb_bcm21_atv_0001/DWbb_bcm21_atv_0001.edf.gz
#   step Synth : Deleting edif_tmp/edif/DWbb_bcm21_atv_0001/DWbb_bcm21_atv_0001.edf.gz_subedifs
#   step Synth : Deleting zdpi/DWbb_bcm21_atv_0001_ccall.cc
#   step Synth : Deleting zdpi/DWbb_bcm21_atv_0001_ccall.h
#   step Synth : Deleting edif_tmp/edif/dwt_reset_ctrl/dwt_reset_ctrl.edf.gz
#   step Synth : Deleting edif_tmp/edif/dwt_reset_ctrl/dwt_reset_ctrl.edf.gz_subedifs
#   step Synth : Deleting zdpi/dwt_reset_ctrl_ccall.cc
#   step Synth : Deleting zdpi/dwt_reset_ctrl_ccall.h
#   step Synth : Deleting edif_tmp/edif/rl_parity_gen_0000_0001/rl_parity_gen_0000_0001.edf.gz
#   step Synth : Deleting edif_tmp/edif/rl_parity_gen_0000_0001/rl_parity_gen_0000_0001.edf.gz_subedifs
#   step Synth : Deleting zdpi/rl_parity_gen_0000_0001_ccall.cc
#   step Synth : Deleting zdpi/rl_parity_gen_0000_0001_ccall.h
#   step Synth : Deleting edif_tmp/edif/dm_cgm/dm_cgm.edf.gz
#   step Synth : Deleting edif_tmp/edif/dm_cgm/dm_cgm.edf.gz_subedifs
#   step Synth : Deleting zdpi/dm_cgm_ccall.cc
#   step Synth : Deleting zdpi/dm_cgm_ccall.h
#   step Synth : Deleting edif/rl_parity_gen_0000_0003/rl_parity_gen_0000_0003.edf.gz
#   step Synth : Deleting edif/arcv_timer_synch/arcv_timer_synch.edf.gz
#   step Synth : Deleting edif/reset_handshake/reset_handshake.edf.gz
#   step Synth : Deleting edif/sfty_dmsi_down_tgt_e2e_wrap_0000/sfty_dmsi_down_tgt_e2e_wrap_0000.edf.gz
#   step Synth : Deleting edif/io_pad_ring/io_pad_ring.edf.gz
#   step Synth : Deleting edif/rl_parity_chk_0001/rl_parity_chk_0001.edf.gz
#   step Synth : Deleting edif/zebu_ts_orion_tick_clk_mod/zebu_ts_orion_tick_clk_mod.edf.gz
#   step Synth : Deleting edif/rl_parity_chk_0002_0001/rl_parity_chk_0002_0001.edf.gz
#   step Synth : Deleting edif/dwt_reset_ctrl_0000/dwt_reset_ctrl_0000.edf.gz
#   step Synth : Deleting edif/arcv_wd_parity_0000/arcv_wd_parity_0000.edf.gz
#   step Synth : Deleting edif/rl_parity_chk_0002_0003/rl_parity_chk_0002_0003.edf.gz
#   step Synth : Deleting edif/arcv_wd_parity/arcv_wd_parity.edf.gz
#   step Synth : Deleting edif/rl_bitscan_4b/rl_bitscan_4b.edf.gz
#   step Synth : Deleting edif/rl_parity_gen_0000_0002/rl_parity_gen_0000_0002.edf.gz
#   step Synth : Deleting edif/rl_reset_ctrl_synch/rl_reset_ctrl_synch.edf.gz
#   step Synth : Deleting edif/simple_parity_0000/simple_parity_0000.edf.gz
#   step Synth : Deleting edif/simple_parity/simple_parity.edf.gz
#   step Synth : Deleting edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz
#   step Synth : Deleting edif/rl_parity_chk_0002_0002/rl_parity_chk_0002_0002.edf.gz
#   step Synth : Deleting edif/DWbb_bcm21_atv_0001/DWbb_bcm21_atv_0001.edf.gz
#   step Synth : Deleting edif/dwt_reset_ctrl/dwt_reset_ctrl.edf.gz
#   step Synth : Deleting edif/rl_parity_gen_0000_0001/rl_parity_gen_0000_0001.edf.gz
#   step Synth : Deleting edif/dm_cgm/dm_cgm.edf.gz
#   step Synth : Execing the following command:
#   step Synth :    zfast +hcs+atf work_dir_Bundle_16_log_4131458_vgzeburtdc264.internal.synopsys.com_6824bd35/hcsrc_zfast_01.parsed_args
#   step ALWAYS : 

                                    ZeBu (R)
                                     zfast

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

#   step REPORT : Synthesizing module : dm_cgm
#   step REPORT : Synthesizing module : rl_parity_gen_0000_0001
#   step REPORT : Synthesizing module : dwt_reset_ctrl
#   step REPORT : Synthesizing module : DWbb_bcm21_atv_0001
#   step REPORT : Synthesizing module : rl_parity_chk_0002_0002
#   step REPORT : Synthesizing module : rl_parity_chk_0002
#   step REPORT : Synthesizing module : simple_parity
#   step REPORT : Synthesizing module : simple_parity_0000
#   step REPORT : Synthesizing module : rl_reset_ctrl_synch
#   step REPORT : Synthesizing module : rl_parity_gen_0000_0002
#   step REPORT : Synthesizing module : rl_parity_chk_0002_0003
#   step REPORT : Synthesizing module : rl_bitscan_4b
#   step REPORT : Synthesizing module : arcv_wd_parity
#   step REPORT : Synthesizing module : arcv_wd_parity_0000
#   step REPORT : Synthesizing module : dwt_reset_ctrl_0000
#   step REPORT : Synthesizing module : rl_parity_chk_0002_0001
#   step REPORT : Synthesizing module : zebu_ts_orion_tick_clk_mod
#   step REPORT : Synthesizing module : rl_parity_chk_0001
#   step REPORT : Synthesizing module : io_pad_ring
#   step REPORT : Synthesizing module : sfty_dmsi_down_tgt_e2e_wrap_0000
#   step REPORT : Synthesizing module : odd_pty_enc_0000
#   step REPORT : Synthesizing module : odd_pty_dec
#   step REPORT : Synthesizing module : odd_pty_dec_wrap_0000
#   step REPORT : Synthesizing module : reset_handshake
#   step REPORT : Synthesizing module : arcv_timer_synch
#   step REPORT : Synthesizing module : rl_parity_gen_0000_0003
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : dm_cgm
#   step REPORT : [39.350] Instance count of module dm_cgm is 1
#   step REPORT : [6.1691] Total net count: 11
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 4
#   step REPORT : [6.1697]   (FF)   : 4
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dm_cgm' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   4 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   5 |                   1 |                   0 |                   0 |                   0 || dm_cgm
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dm_cgm' to 'edif/dm_cgm/dm_cgm.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dm_cgm/dm_cgm.edf.gz'
#   step SERIALIZE : #bytes in: 568, #bytes out: 435, compression ratio: 1.305747
#   step REPORT : [87.28] Resource usage for dm_cgm: 0.249s 112.2M
#   step REPORT : [39.349] Optimizing module : rl_parity_gen_0000_0001
#   step REPORT : [39.350] Instance count of module rl_parity_gen_0000_0001 is 4
#   step REPORT : [6.1691] Total net count: 9
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_gen_0000_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   6 |                   0 |                   0 |                   0 |                   0 || rl_parity_gen_0000_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_gen_0000_0001' to 'edif/rl_parity_gen_0000_0001/rl_parity_gen_0000_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_gen_0000_0001/rl_parity_gen_0000_0001.edf.gz'
#   step SERIALIZE : #bytes in: 480, #bytes out: 347, compression ratio: 1.383285
#   step REPORT : [87.28] Resource usage for rl_parity_gen_0000_0001: 0.086s 0.0M
#   step REPORT : [39.349] Optimizing module : dwt_reset_ctrl
#   step REPORT : [39.350] Instance count of module dwt_reset_ctrl is 1
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dwt_reset_ctrl' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   4 |                   1 |                   0 |                   0 |                   0 || dwt_reset_ctrl
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dwt_reset_ctrl' to 'edif/dwt_reset_ctrl/dwt_reset_ctrl.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dwt_reset_ctrl/dwt_reset_ctrl.edf.gz'
#   step SERIALIZE : #bytes in: 541, #bytes out: 414, compression ratio: 1.306763
#   step REPORT : [87.28] Resource usage for dwt_reset_ctrl: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : DWbb_bcm21_atv_0001
#   step REPORT : [39.350] Instance count of module DWbb_bcm21_atv_0001 is 3
#   step REPORT : [6.1691] Total net count: 15
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'DWbb_bcm21_atv_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   6 |                   3 |                   0 |                   0 |                   0 || DWbb_bcm21_atv_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'DWbb_bcm21_atv_0001' to 'edif/DWbb_bcm21_atv_0001/DWbb_bcm21_atv_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/DWbb_bcm21_atv_0001/DWbb_bcm21_atv_0001.edf.gz'
#   step SERIALIZE : #bytes in: 817, #bytes out: 444, compression ratio: 1.840090
#   step REPORT : [87.28] Resource usage for DWbb_bcm21_atv_0001: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0002_0002
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0002_0002 is 6
#   step REPORT : [6.1691] Total net count: 11
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0002_0002' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   7 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0002_0002
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0002_0002' to 'edif/rl_parity_chk_0002_0002/rl_parity_chk_0002_0002.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0002_0002/rl_parity_chk_0002_0002.edf.gz'
#   step SERIALIZE : #bytes in: 603, #bytes out: 449, compression ratio: 1.342984
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0002_0002: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0002
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0002 is 64
#   step REPORT : [6.1691] Total net count: 17
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 3
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0002' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  11 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0002
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0002' to 'edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz'
#   step SERIALIZE : #bytes in: 761, #bytes out: 526, compression ratio: 1.446768
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0002: 0.088s 0.0M
#   step REPORT : [39.349] Optimizing module : simple_parity
#   step REPORT : [39.350] Instance count of module simple_parity is 1
#   step REPORT : [6.1691] Total net count: 7
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 2
#   step REPORT : [6.1697]   (FF)   : 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'simple_parity' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   2 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 || simple_parity
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'simple_parity' to 'edif/simple_parity/simple_parity.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/simple_parity/simple_parity.edf.gz'
#   step SERIALIZE : #bytes in: 366, #bytes out: 316, compression ratio: 1.158228
#   step REPORT : [87.28] Resource usage for simple_parity: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : simple_parity_0000
#   step REPORT : [39.350] Instance count of module simple_parity_0000 is 2
#   step REPORT : [6.1691] Total net count: 14
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] State    : 3
#   step REPORT : [6.1697]   (FF)   : 3
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'simple_parity_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   3 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   7 |                   0 |                   0 |                   0 |                   0 || simple_parity_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'simple_parity_0000' to 'edif/simple_parity_0000/simple_parity_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/simple_parity_0000/simple_parity_0000.edf.gz'
#   step SERIALIZE : #bytes in: 528, #bytes out: 390, compression ratio: 1.353846
#   step REPORT : [87.28] Resource usage for simple_parity_0000: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_reset_ctrl_synch
#   step REPORT : [39.350] Instance count of module rl_reset_ctrl_synch is 1
#   step REPORT : [6.1691] Total net count: 26
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_reset_ctrl_synch' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  23 |                  10 |                   0 |                   0 |                   0 || rl_reset_ctrl_synch
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_reset_ctrl_synch' to 'edif/rl_reset_ctrl_synch/rl_reset_ctrl_synch.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_reset_ctrl_synch/rl_reset_ctrl_synch.edf.gz'
#   step SERIALIZE : #bytes in: 1437, #bytes out: 781, compression ratio: 1.839949
#   step REPORT : [87.28] Resource usage for rl_reset_ctrl_synch: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_gen_0000_0002
#   step REPORT : [39.350] Instance count of module rl_parity_gen_0000_0002 is 4
#   step REPORT : [6.1691] Total net count: 13
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_gen_0000_0002' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   4 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   8 |                   0 |                   0 |                   0 |                   0 || rl_parity_gen_0000_0002
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_gen_0000_0002' to 'edif/rl_parity_gen_0000_0002/rl_parity_gen_0000_0002.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_gen_0000_0002/rl_parity_gen_0000_0002.edf.gz'
#   step SERIALIZE : #bytes in: 551, #bytes out: 404, compression ratio: 1.363861
#   step REPORT : [87.28] Resource usage for rl_parity_gen_0000_0002: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0002_0003
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0002_0003 is 6
#   step REPORT : [6.1691] Total net count: 16
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 5-input LUTs: 2
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 3
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0002_0003' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  10 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0002_0003
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0002_0003' to 'edif/rl_parity_chk_0002_0003/rl_parity_chk_0002_0003.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0002_0003/rl_parity_chk_0002_0003.edf.gz'
#   step SERIALIZE : #bytes in: 705, #bytes out: 498, compression ratio: 1.415663
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0002_0003: 0.091s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_bitscan_4b
#   step REPORT : [39.350] Instance count of module rl_bitscan_4b is 48
#   step REPORT : [6.1691] Total net count: 9
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 2
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 3
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_bitscan_4b' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   6 |                   0 |                   0 |                   0 |                   0 || rl_bitscan_4b
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_bitscan_4b' to 'edif/rl_bitscan_4b/rl_bitscan_4b.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_bitscan_4b/rl_bitscan_4b.edf.gz'
#   step SERIALIZE : #bytes in: 441, #bytes out: 354, compression ratio: 1.245763
#   step REPORT : [87.28] Resource usage for rl_bitscan_4b: 0.077s 0.0M
#   step REPORT : [39.349] Optimizing module : arcv_wd_parity
#   step REPORT : [39.350] Instance count of module arcv_wd_parity is 2
#   step REPORT : [6.1691] Total net count: 18
#   step REPORT : [6.1690] There are 0 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1697] State    : 8
#   step REPORT : [6.1697]   (FF)   : 8
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'arcv_wd_parity' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   8 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  18 |                   0 |                   0 |                   0 |                   0 || arcv_wd_parity
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'arcv_wd_parity' to 'edif/arcv_wd_parity/arcv_wd_parity.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/arcv_wd_parity/arcv_wd_parity.edf.gz'
#   step SERIALIZE : #bytes in: 534, #bytes out: 383, compression ratio: 1.394256
#   step REPORT : [87.28] Resource usage for arcv_wd_parity: 0.080s 0.0M
#   step REPORT : [39.349] Optimizing module : arcv_wd_parity_0000
#   step REPORT : [39.350] Instance count of module arcv_wd_parity_0000 is 2
#   step REPORT : [6.1691] Total net count: 14
#   step REPORT : [6.1690] There are 0 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1697] State    : 6
#   step REPORT : [6.1697]   (FF)   : 6
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'arcv_wd_parity_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   6 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  14 |                   0 |                   0 |                   0 |                   0 || arcv_wd_parity_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'arcv_wd_parity_0000' to 'edif/arcv_wd_parity_0000/arcv_wd_parity_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/arcv_wd_parity_0000/arcv_wd_parity_0000.edf.gz'
#   step SERIALIZE : #bytes in: 450, #bytes out: 335, compression ratio: 1.343284
#   step REPORT : [87.28] Resource usage for arcv_wd_parity_0000: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : dwt_reset_ctrl_0000
#   step REPORT : [39.350] Instance count of module dwt_reset_ctrl_0000 is 1
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dwt_reset_ctrl_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   4 |                   1 |                   0 |                   0 |                   0 || dwt_reset_ctrl_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dwt_reset_ctrl_0000' to 'edif/dwt_reset_ctrl_0000/dwt_reset_ctrl_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dwt_reset_ctrl_0000/dwt_reset_ctrl_0000.edf.gz'
#   step SERIALIZE : #bytes in: 556, #bytes out: 417, compression ratio: 1.333333
#   step REPORT : [87.28] Resource usage for dwt_reset_ctrl_0000: 0.081s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0002_0001
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0002_0001 is 6
#   step REPORT : [6.1691] Total net count: 13
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0002_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   4 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   8 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0002_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0002_0001' to 'edif/rl_parity_chk_0002_0001/rl_parity_chk_0002_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0002_0001/rl_parity_chk_0002_0001.edf.gz'
#   step SERIALIZE : #bytes in: 637, #bytes out: 469, compression ratio: 1.358209
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0002_0001: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : zebu_ts_orion_tick_clk_mod
#   step REPORT : [39.350] Instance count of module zebu_ts_orion_tick_clk_mod is 1
#   step REPORT : [6.1691] Total net count: 7
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'zebu_ts_orion_tick_clk_mod' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   1 |                   2 |                   0 |                   0 |                   0 || zebu_ts_orion_tick_clk_mod
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'zebu_ts_orion_tick_clk_mod' to 'edif/zebu_ts_orion_tick_clk_mod/zebu_ts_orion_tick_clk_mod.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/zebu_ts_orion_tick_clk_mod/zebu_ts_orion_tick_clk_mod.edf.gz'
#   step SERIALIZE : #bytes in: 681, #bytes out: 447, compression ratio: 1.523490
#   step REPORT : [87.28] Resource usage for zebu_ts_orion_tick_clk_mod: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0001
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0001 is 10
#   step REPORT : [6.1691] Total net count: 9
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0001' to 'edif/rl_parity_chk_0001/rl_parity_chk_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0001/rl_parity_chk_0001.edf.gz'
#   step SERIALIZE : #bytes in: 460, #bytes out: 372, compression ratio: 1.236559
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0001: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : io_pad_ring
#   step REPORT : [39.350] Instance count of module io_pad_ring is 1
#   step REPORT : [6.1691] Total net count: 39
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1696] Total LUT area: 0
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'io_pad_ring' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  38 |                   0 |                   0 |                   0 |                   0 || io_pad_ring
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'io_pad_ring' to 'edif/io_pad_ring/io_pad_ring.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/io_pad_ring/io_pad_ring.edf.gz'
#   step SERIALIZE : #bytes in: 1401, #bytes out: 811, compression ratio: 1.727497
#   step REPORT : [87.28] Resource usage for io_pad_ring: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : sfty_dmsi_down_tgt_e2e_wrap_0000
#   step REPORT : [39.350] Instance count of module sfty_dmsi_down_tgt_e2e_wrap_0000 is 2
#   step REPORT : [6.1691] Total net count: 59
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'sfty_dmsi_down_tgt_e2e_wrap_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  21 |                   2 |                   0 |                   0 |                   0 || sfty_dmsi_down_tgt_e2e_wrap_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'sfty_dmsi_down_tgt_e2e_wrap_0000' to 'edif/sfty_dmsi_down_tgt_e2e_wrap_0000/sfty_dmsi_down_tgt_e2e_wrap_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/sfty_dmsi_down_tgt_e2e_wrap_0000/sfty_dmsi_down_tgt_e2e_wrap_0000.edf.gz'
#   step SERIALIZE : #bytes in: 2906, #bytes out: 1088, compression ratio: 2.670956
#   step REPORT : [87.28] Resource usage for sfty_dmsi_down_tgt_e2e_wrap_0000: 0.086s 0.0M
#   step REPORT : [39.349] Optimizing module : reset_handshake
#   step REPORT : [39.350] Instance count of module reset_handshake is 10
#   step REPORT : [6.1691] Total net count: 7
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'reset_handshake' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 || reset_handshake
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'reset_handshake' to 'edif/reset_handshake/reset_handshake.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/reset_handshake/reset_handshake.edf.gz'
#   step SERIALIZE : #bytes in: 346, #bytes out: 306, compression ratio: 1.130719
#   step REPORT : [87.28] Resource usage for reset_handshake: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : arcv_timer_synch
#   step REPORT : [39.350] Instance count of module arcv_timer_synch is 1
#   step REPORT : [6.1691] Total net count: 11
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'arcv_timer_synch' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   5 |                   2 |                   0 |                   0 |                   0 || arcv_timer_synch
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'arcv_timer_synch' to 'edif/arcv_timer_synch/arcv_timer_synch.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/arcv_timer_synch/arcv_timer_synch.edf.gz'
#   step SERIALIZE : #bytes in: 693, #bytes out: 490, compression ratio: 1.414286
#   step REPORT : [87.28] Resource usage for arcv_timer_synch: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_gen_0000_0003
#   step REPORT : [39.350] Instance count of module rl_parity_gen_0000_0003 is 4
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_gen_0000_0003' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 || rl_parity_gen_0000_0003
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_gen_0000_0003' to 'edif/rl_parity_gen_0000_0003/rl_parity_gen_0000_0003.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_gen_0000_0003/rl_parity_gen_0000_0003.edf.gz'
#   step SERIALIZE : #bytes in: 449, #bytes out: 338, compression ratio: 1.328402
#   step REPORT : [87.28] Resource usage for rl_parity_gen_0000_0003: 0.084s 0.0M
#   step Synth : execing Tcl status is 0
#   step Synth : execing passed (nothing written to stderr)
#   step Synth : Deleting synthesis_log_dir/rl_parity_gen_0000_0003.log
#   step Synth : Deleting synthesis_log_dir/arcv_timer_synch.log
#   step Synth : Deleting synthesis_log_dir/reset_handshake.log
#   step Synth : Deleting synthesis_log_dir/sfty_dmsi_down_tgt_e2e_wrap_0000.log
#   step Synth : Deleting synthesis_log_dir/io_pad_ring.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_chk_0001.log
#   step Synth : Deleting synthesis_log_dir/zebu_ts_orion_tick_clk_mod.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_chk_0002_0001.log
#   step Synth : Deleting synthesis_log_dir/dwt_reset_ctrl_0000.log
#   step Synth : Deleting synthesis_log_dir/arcv_wd_parity_0000.log
#   step Synth : Deleting synthesis_log_dir/arcv_wd_parity.log
#   step Synth : Deleting synthesis_log_dir/rl_bitscan_4b.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_chk_0002_0003.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_gen_0000_0002.log
#   step Synth : Deleting synthesis_log_dir/rl_reset_ctrl_synch.log
#   step Synth : Deleting synthesis_log_dir/simple_parity_0000.log
#   step Synth : Deleting synthesis_log_dir/simple_parity.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_chk_0002.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_chk_0002_0002.log
#   step Synth : Deleting synthesis_log_dir/DWbb_bcm21_atv_0001.log
#   step Synth : Deleting synthesis_log_dir/dwt_reset_ctrl.log
#   step Synth : Deleting synthesis_log_dir/rl_parity_gen_0000_0001.log
#   step Synth : Deleting synthesis_log_dir/dm_cgm.log
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Deleting Bundle_16_mods.list
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
#   step Synth : Execing the following command:
#   step Synth :    /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_16,rl_parity_gen_0000_0003,arcv_timer_synch,reset_handshake,sfty_dmsi_down_tgt_e2e_wrap_0000,io_pad_ring,rl_parity_chk_0001,zebu_ts_orion_tick_clk_mod,rl_parity_chk_0002_0001,dwt_reset_ctrl_0000,arcv_wd_parity_0000,rl_parity_chk_0002_0003,arcv_wd_parity,rl_bitscan_4b,rl_parity_gen_0000_0002,rl_reset_ctrl_synch,simple_parity_0000,simple_parity,rl_parity_chk_0002,rl_parity_chk_0002_0002,DWbb_bcm21_atv_0001,dwt_reset_ctrl,rl_parity_gen_0000_0001,dm_cgm,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group
#   step Synth : execing Tcl status is 0
#   step Synth : execing passed (nothing written to stderr)
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_16,rl_parity_gen_0000_0003,arcv_timer_synch,reset_handshake,sfty_dmsi_down_tgt_e2e_wrap_0000,io_pad_ring,rl_parity_chk_0001,zebu_ts_orion_tick_clk_mod,rl_parity_chk_0002_0001,dwt_reset_ctrl_0000,arcv_wd_parity_0000,rl_parity_chk_0002_0003,arcv_wd_parity,rl_bitscan_4b,rl_parity_gen_0000_0002,rl_reset_ctrl_synch,simple_parity_0000,simple_parity,rl_parity_chk_0002,rl_parity_chk_0002_0002,DWbb_bcm21_atv_0001,dwt_reset_ctrl,rl_parity_gen_0000_0001,dm_cgm,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'
#   step Synth : Deleting work_dir_Bundle_16_log_4131458_vgzeburtdc264.internal.synopsys.com_6824bd35
#   step Synth : Sourcing file concat_Bundle_16_log_4131458_vgzeburtdc264.internal.synopsys.com_6824bd35 returned the result string '0'
#   step Synth : Sourcing file concat_Bundle_16_log_4131458_vgzeburtdc264.internal.synopsys.com_6824bd35 has completed.
#   step Synth : Deleting concat_Bundle_16_log_4131458_vgzeburtdc264.internal.synopsys.com_6824bd35

#   step exec summary : time 0m6.64950s
#   exec summary : Total memory: 147000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:43 EEST 2025
