Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jan 16 12:11:19 2024
| Host         : cimeld106.cime.inpg.fr running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pgcd_simple_top_timing_summary_routed.rpt -rpx pgcd_simple_top_timing_summary_routed.rpx
| Design       : pgcd_simple_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.405        0.000                      0                  223        0.151        0.000                      0                  223        3.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.405        0.000                      0                  143        0.151        0.000                      0                  143        3.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.345        0.000                      0                   80        0.424        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 2.440ns (28.732%)  route 6.052ns (71.268%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT6=14)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.309    12.783    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.907 r  pgcd_i/po/reg1n/Q_S[28]_i_2/O
                         net (fo=3, routed)           0.185    13.092    pgcd_i/po/reg1n/sub1n/C_S_28
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    13.216 r  pgcd_i/po/reg1n/Q_S[31]_i_5/O
                         net (fo=2, routed)           0.616    13.832    pgcd_i/po/reg1n/sub1n/C_S_30
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124    13.956 r  pgcd_i/po/reg1n/Q_S[30]_i_1/O
                         net (fo=2, routed)           0.609    14.565    pgcd_i/po/reg2n/D[30]
    SLICE_X111Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg2n/CLK
    SLICE_X111Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[30]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X111Y111       FDCE (Setup_fdce_C_D)       -0.081    14.970    pgcd_i/po/reg2n/Q_S_reg[30]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 2.316ns (28.929%)  route 5.690ns (71.071%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.601    13.075    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X111Y111       LUT5 (Prop_lut5_I0_O)        0.124    13.199 r  pgcd_i/po/reg1n/Q_S[27]_i_2/O
                         net (fo=1, routed)           0.403    13.602    pgcd_i/po/reg1n/sub1n/C_S_27
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124    13.726 r  pgcd_i/po/reg1n/Q_S[27]_i_1/O
                         net (fo=2, routed)           0.353    14.079    pgcd_i/po/reg2n/D[27]
    SLICE_X111Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg2n/CLK
    SLICE_X111Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[27]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X111Y111       FDCE (Setup_fdce_C_D)       -0.067    14.984    pgcd_i/po/reg2n/Q_S_reg[27]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 2.440ns (30.425%)  route 5.580ns (69.575%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.309    12.783    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.907 r  pgcd_i/po/reg1n/Q_S[28]_i_2/O
                         net (fo=3, routed)           0.443    13.350    pgcd_i/po/reg1n/sub1n/C_S_28
    SLICE_X112Y111       LUT5 (Prop_lut5_I0_O)        0.124    13.474 r  pgcd_i/po/reg1n/Q_S[29]_i_2/O
                         net (fo=1, routed)           0.171    13.645    pgcd_i/po/reg1n/sub1n/C_S_29
    SLICE_X112Y111       LUT4 (Prop_lut4_I0_O)        0.124    13.769 r  pgcd_i/po/reg1n/Q_S[29]_i_1/O
                         net (fo=2, routed)           0.324    14.092    pgcd_i/po/reg2n/D[29]
    SLICE_X111Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg2n/CLK
    SLICE_X111Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[29]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X111Y111       FDCE (Setup_fdce_C_D)       -0.040    15.011    pgcd_i/po/reg2n/Q_S_reg[29]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.316ns (28.987%)  route 5.674ns (71.013%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.601    13.075    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X111Y111       LUT5 (Prop_lut5_I0_O)        0.124    13.199 r  pgcd_i/po/reg1n/Q_S[27]_i_2/O
                         net (fo=1, routed)           0.403    13.602    pgcd_i/po/reg1n/sub1n/C_S_27
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.124    13.726 r  pgcd_i/po/reg1n/Q_S[27]_i_1/O
                         net (fo=2, routed)           0.337    14.063    pgcd_i/po/reg1n/Q_S_reg[31]_0[18]
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[27]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X112Y111       FDCE (Setup_fdce_C_D)       -0.045    15.006    pgcd_i/po/reg1n/Q_S_reg[27]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 2.440ns (30.688%)  route 5.511ns (69.312%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.309    12.783    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.907 r  pgcd_i/po/reg1n/Q_S[28]_i_2/O
                         net (fo=3, routed)           0.185    13.092    pgcd_i/po/reg1n/sub1n/C_S_28
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    13.216 r  pgcd_i/po/reg1n/Q_S[31]_i_5/O
                         net (fo=2, routed)           0.305    13.521    pgcd_i/po/reg1n/sub1n/C_S_30
    SLICE_X111Y111       LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  pgcd_i/po/reg1n/Q_S[31]_i_2/O
                         net (fo=2, routed)           0.379    14.024    pgcd_i/po/reg1n/Q_S_reg[31]_0[22]
    SLICE_X110Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg1n/CLK
    SLICE_X110Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[31]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X110Y111       FDCE (Setup_fdce_C_D)       -0.081    14.970    pgcd_i/po/reg1n/Q_S_reg[31]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 2.186ns (28.518%)  route 5.479ns (71.482%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT6=12)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.601    13.075    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X111Y111       LUT4 (Prop_lut4_I0_O)        0.118    13.193 r  pgcd_i/po/reg1n/Q_S[26]_i_1/O
                         net (fo=2, routed)           0.545    13.738    pgcd_i/po/reg2n/D[26]
    SLICE_X113Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg2n/CLK
    SLICE_X113Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[26]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X113Y111       FDCE (Setup_fdce_C_D)       -0.249    14.802    pgcd_i/po/reg2n/Q_S_reg[26]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 2.440ns (30.952%)  route 5.443ns (69.048%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT6=14)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.309    12.783    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.907 r  pgcd_i/po/reg1n/Q_S[28]_i_2/O
                         net (fo=3, routed)           0.185    13.092    pgcd_i/po/reg1n/sub1n/C_S_28
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    13.216 r  pgcd_i/po/reg1n/Q_S[31]_i_5/O
                         net (fo=2, routed)           0.616    13.832    pgcd_i/po/reg1n/sub1n/C_S_30
    SLICE_X110Y111       LUT4 (Prop_lut4_I0_O)        0.124    13.956 r  pgcd_i/po/reg1n/Q_S[30]_i_1/O
                         net (fo=2, routed)           0.000    13.956    pgcd_i/po/reg1n/Q_S_reg[31]_0[21]
    SLICE_X110Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg1n/CLK
    SLICE_X110Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[30]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X110Y111       FDCE (Setup_fdce_C_D)        0.029    15.080    pgcd_i/po/reg1n/Q_S_reg[30]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.956    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.192ns (28.493%)  route 5.501ns (71.507%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 14.644 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.603    12.636    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT5 (Prop_lut5_I0_O)        0.124    12.760 r  pgcd_i/po/reg1n/Q_S[25]_i_2/O
                         net (fo=1, routed)           0.491    13.251    pgcd_i/po/reg1n/sub1n/C_S_25
    SLICE_X110Y112       LUT4 (Prop_lut4_I0_O)        0.124    13.375 r  pgcd_i/po/reg1n/Q_S[25]_i_1/O
                         net (fo=2, routed)           0.391    13.766    pgcd_i/po/reg2n/D[25]
    SLICE_X111Y112       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.856    14.644    pgcd_i/po/reg2n/CLK
    SLICE_X111Y112       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[25]/C
                         clock pessimism              0.441    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X111Y112       FDCE (Setup_fdce_C_D)       -0.081    14.969    pgcd_i/po/reg2n/Q_S_reg[25]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 2.192ns (28.673%)  route 5.453ns (71.326%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 14.644 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.603    12.636    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT5 (Prop_lut5_I0_O)        0.124    12.760 r  pgcd_i/po/reg1n/Q_S[25]_i_2/O
                         net (fo=1, routed)           0.491    13.251    pgcd_i/po/reg1n/sub1n/C_S_25
    SLICE_X110Y112       LUT4 (Prop_lut4_I0_O)        0.124    13.375 r  pgcd_i/po/reg1n/Q_S[25]_i_1/O
                         net (fo=2, routed)           0.343    13.717    pgcd_i/po/reg1n/Q_S_reg[31]_0[16]
    SLICE_X110Y112       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.856    14.644    pgcd_i/po/reg1n/CLK
    SLICE_X110Y112       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[25]/C
                         clock pessimism              0.441    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X110Y112       FDCE (Setup_fdce_C_D)       -0.081    14.969    pgcd_i/po/reg1n/Q_S_reg[25]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -13.718    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 2.316ns (30.434%)  route 5.294ns (69.566%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT6=13)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 14.645 - 9.000 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.975     6.073    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     6.529 r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/Q
                         net (fo=25, routed)          0.676     7.205    pgcd_i/pc/out0[1]
    SLICE_X108Y110       LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  pgcd_i/pc/Q_S[31]_i_8/O
                         net (fo=14, routed)          0.715     8.044    pgcd_i/po/reg1n/SEL_XY_S
    SLICE_X108Y109       LUT6 (Prop_lut6_I4_O)        0.124     8.168 r  pgcd_i/po/reg1n/Q_S[4]_i_3/O
                         net (fo=3, routed)           0.303     8.472    pgcd_i/po/reg1n/sub1n/C_S_4
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  pgcd_i/po/reg1n/Q_S[8]_i_3/O
                         net (fo=3, routed)           0.170     8.766    pgcd_i/po/reg1n/sub1n/C_S_6
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  pgcd_i/po/reg1n/Q_S[8]_i_2/O
                         net (fo=4, routed)           0.318     9.208    pgcd_i/po/reg1n/sub1n/C_S_8
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.332 r  pgcd_i/po/reg1n/Q_S[10]_i_3/O
                         net (fo=3, routed)           0.287     9.619    pgcd_i/po/reg1n/sub1n/C_S_10
    SLICE_X107Y110       LUT6 (Prop_lut6_I2_O)        0.124     9.743 r  pgcd_i/po/reg1n/Q_S[12]_i_3/O
                         net (fo=3, routed)           0.307    10.049    pgcd_i/po/reg1n/sub1n/C_S_12
    SLICE_X107Y111       LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  pgcd_i/po/reg1n/Q_S[16]_i_3/O
                         net (fo=3, routed)           0.311    10.485    pgcd_i/po/reg1n/sub1n/C_S_14
    SLICE_X106Y112       LUT6 (Prop_lut6_I2_O)        0.124    10.609 r  pgcd_i/po/reg1n/Q_S[16]_i_2/O
                         net (fo=3, routed)           0.302    10.910    pgcd_i/po/reg1n/sub1n/C_S_16
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  pgcd_i/po/reg1n/Q_S[18]_i_2/O
                         net (fo=3, routed)           0.164    11.198    pgcd_i/po/reg1n/sub1n/C_S_18
    SLICE_X107Y113       LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  pgcd_i/po/reg1n/Q_S[20]_i_2/O
                         net (fo=3, routed)           0.301    11.623    pgcd_i/po/reg1n/sub1n/C_S_20
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    11.747 r  pgcd_i/po/reg1n/Q_S[22]_i_2/O
                         net (fo=3, routed)           0.162    11.909    pgcd_i/po/reg1n/sub1n/C_S_22
    SLICE_X107Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.033 r  pgcd_i/po/reg1n/Q_S[24]_i_2/O
                         net (fo=3, routed)           0.317    12.350    pgcd_i/po/reg1n/sub1n/C_S_24
    SLICE_X110Y112       LUT6 (Prop_lut6_I2_O)        0.124    12.474 r  pgcd_i/po/reg1n/Q_S[26]_i_2/O
                         net (fo=3, routed)           0.309    12.783    pgcd_i/po/reg1n/sub1n/C_S_26
    SLICE_X110Y111       LUT6 (Prop_lut6_I2_O)        0.124    12.907 r  pgcd_i/po/reg1n/Q_S[28]_i_2/O
                         net (fo=3, routed)           0.462    13.369    pgcd_i/po/reg1n/sub1n/C_S_28
    SLICE_X113Y111       LUT4 (Prop_lut4_I0_O)        0.124    13.493 r  pgcd_i/po/reg1n/Q_S[28]_i_1/O
                         net (fo=2, routed)           0.190    13.683    pgcd_i/po/reg1n/Q_S_reg[31]_0[19]
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.857    14.645    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[28]/C
                         clock pessimism              0.441    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X112Y111       FDCE (Setup_fdce_C_D)       -0.028    15.023    pgcd_i/po/reg1n/Q_S_reg[28]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 get_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            genres_i/STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    get_sync_i/CLK
    SLICE_X113Y112       FDCE                                         r  get_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     1.966 f  get_sync_i/SYNC_R_reg[0]/Q
                         net (fo=2, routed)           0.098     2.065    pgcd_i/pc/SYNC_R_reg[0][0]
    SLICE_X112Y112       LUT6 (Prop_lut6_I4_O)        0.045     2.110 r  pgcd_i/pc/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    genres_i/D[0]
    SLICE_X112Y112       FDCE                                         r  genres_i/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.990     2.357    genres_i/CLK
    SLICE_X112Y112       FDCE                                         r  genres_i/STATE_reg[0]/C
                         clock pessimism             -0.518     1.838    
    SLICE_X112Y112       FDCE (Hold_fdce_C_D)         0.120     1.958    genres_i/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 get_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            genres_i/STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    get_sync_i/CLK
    SLICE_X113Y112       FDCE                                         r  get_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     1.966 r  get_sync_i/SYNC_R_reg[0]/Q
                         net (fo=2, routed)           0.102     2.069    genres_i/SYNC_R_reg[0]_0[0]
    SLICE_X112Y112       LUT3 (Prop_lut3_I1_O)        0.045     2.114 r  genres_i/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.114    genres_i/NEXT_STATE[1]
    SLICE_X112Y112       FDCE                                         r  genres_i/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.990     2.357    genres_i/CLK
    SLICE_X112Y112       FDCE                                         r  genres_i/STATE_reg[1]/C
                         clock pessimism             -0.518     1.838    
    SLICE_X112Y112       FDCE (Hold_fdce_C_D)         0.121     1.959    genres_i/STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pgcd_i/po/reg1n/Q_S_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.716     1.826    pgcd_i/po/reg1n/CLK
    SLICE_X106Y109       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDCE (Prop_fdce_C_Q)         0.141     1.967 r  pgcd_i/po/reg1n/Q_S_reg[8]/Q
                         net (fo=8, routed)           0.122     2.090    pgcd_i/po/reg1n/Q[8]
    SLICE_X107Y109       LUT4 (Prop_lut4_I2_O)        0.045     2.135 r  pgcd_i/po/reg1n/Q_S[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.135    pgcd_i/po/reg2n/D[8]
    SLICE_X107Y109       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.990     2.357    pgcd_i/po/reg2n/CLK
    SLICE_X107Y109       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[8]/C
                         clock pessimism             -0.517     1.839    
    SLICE_X107Y109       FDCE (Hold_fdce_C_D)         0.092     1.931    pgcd_i/po/reg2n/Q_S_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pgcd_i/po/reg2n/Q_S_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    pgcd_i/po/reg2n/CLK
    SLICE_X107Y110       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDCE (Prop_fdce_C_Q)         0.141     1.966 r  pgcd_i/po/reg2n/Q_S_reg[2]/Q
                         net (fo=7, routed)           0.133     2.100    pgcd_i/po/reg1n/Q_S_reg[31]_2[2]
    SLICE_X106Y110       LUT5 (Prop_lut5_I2_O)        0.045     2.145 r  pgcd_i/po/reg1n/Q_S[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.145    pgcd_i/po/reg1n/D[2]
    SLICE_X106Y110       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.989     2.356    pgcd_i/po/reg1n/CLK
    SLICE_X106Y110       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[2]/C
                         clock pessimism             -0.517     1.838    
    SLICE_X106Y110       FDCE (Hold_fdce_C_D)         0.092     1.930    pgcd_i/po/reg1n/Q_S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pgcd_i/po/reg2n/Q_S_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.231ns (64.103%)  route 0.129ns (35.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.716     1.826    pgcd_i/po/reg2n/CLK
    SLICE_X113Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDCE (Prop_fdce_C_Q)         0.141     1.967 r  pgcd_i/po/reg2n/Q_S_reg[28]/Q
                         net (fo=6, routed)           0.077     2.045    pgcd_i/po/reg1n/Q_S_reg[31]_2[28]
    SLICE_X112Y111       LUT5 (Prop_lut5_I4_O)        0.045     2.090 r  pgcd_i/po/reg1n/Q_S[29]_i_2/O
                         net (fo=1, routed)           0.052     2.142    pgcd_i/po/reg1n/sub1n/C_S_29
    SLICE_X112Y111       LUT4 (Prop_lut4_I0_O)        0.045     2.187 r  pgcd_i/po/reg1n/Q_S[29]_i_1/O
                         net (fo=2, routed)           0.000     2.187    pgcd_i/po/reg1n/Q_S_reg[31]_0[20]
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[29]/C
                         clock pessimism             -0.519     1.839    
    SLICE_X112Y111       FDCE (Hold_fdce_C_D)         0.121     1.960    pgcd_i/po/reg1n/Q_S_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pgcd_i/po/reg1n/Q_S_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.359%)  route 0.150ns (44.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.714     1.824    pgcd_i/po/reg1n/CLK
    SLICE_X106Y112       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDCE (Prop_fdce_C_Q)         0.141     1.965 r  pgcd_i/po/reg1n/Q_S_reg[23]/Q
                         net (fo=6, routed)           0.150     2.115    pgcd_i/po/reg1n/Q[23]
    SLICE_X107Y112       LUT4 (Prop_lut4_I1_O)        0.045     2.160 r  pgcd_i/po/reg1n/Q_S[23]_i_1/O
                         net (fo=2, routed)           0.000     2.160    pgcd_i/po/reg2n/D[23]
    SLICE_X107Y112       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.987     2.354    pgcd_i/po/reg2n/CLK
    SLICE_X107Y112       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[23]/C
                         clock pessimism             -0.516     1.837    
    SLICE_X107Y112       FDCE (Hold_fdce_C_D)         0.092     1.929    pgcd_i/po/reg2n/Q_S_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pgcd_i/po/reg2n/Q_S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.881%)  route 0.147ns (44.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    pgcd_i/po/reg2n/CLK
    SLICE_X107Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDCE (Prop_fdce_C_Q)         0.141     1.966 r  pgcd_i/po/reg2n/Q_S_reg[0]/Q
                         net (fo=7, routed)           0.147     2.113    pgcd_i/po/reg1n/Q_S_reg[31]_2[0]
    SLICE_X107Y111       LUT4 (Prop_lut4_I3_O)        0.045     2.158 r  pgcd_i/po/reg1n/Q_S[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.158    pgcd_i/po/reg2n/D[0]
    SLICE_X107Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.989     2.356    pgcd_i/po/reg2n/CLK
    SLICE_X107Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[0]/C
                         clock pessimism             -0.530     1.825    
    SLICE_X107Y111       FDCE (Hold_fdce_C_D)         0.092     1.917    pgcd_i/po/reg2n/Q_S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pgcd_i/pc/FSM_onehot_state_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/pc/FSM_onehot_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.777%)  route 0.147ns (44.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.688     1.798    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.141     1.939 f  pgcd_i/pc/FSM_onehot_state_q_reg[2]/Q
                         net (fo=88, routed)          0.147     2.087    pgcd_i/pc/out0[0]
    SLICE_X105Y110       LUT5 (Prop_lut5_I0_O)        0.045     2.132 r  pgcd_i/pc//FSM_onehot_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.132    pgcd_i/pc//FSM_onehot_state_q[4]_i_1_n_0
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.963     2.330    pgcd_i/pc/CLK
    SLICE_X105Y110       FDCE                                         r  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
                         clock pessimism             -0.531     1.798    
    SLICE_X105Y110       FDCE (Hold_fdce_C_D)         0.092     1.890    pgcd_i/pc/FSM_onehot_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 go_sync_i/SYNC_R_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            go_sync_i/SYNC_R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    go_sync_i/CLK
    SLICE_X113Y112       FDCE                                         r  go_sync_i/SYNC_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     1.966 r  go_sync_i/SYNC_R_reg[1]/Q
                         net (fo=1, routed)           0.172     2.139    go_sync_i/SYNC_R_reg_n_0_[1]
    SLICE_X113Y112       FDCE                                         r  go_sync_i/SYNC_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.990     2.357    go_sync_i/CLK
    SLICE_X113Y112       FDCE                                         r  go_sync_i/SYNC_R_reg[0]/C
                         clock pessimism             -0.531     1.825    
    SLICE_X113Y112       FDCE (Hold_fdce_C_D)         0.070     1.895    go_sync_i/SYNC_R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 switch_sync_gen[1].switch_sync_i/SYNC_R_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            switch_sync_gen[1].switch_sync_i/SYNC_R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.717     1.827    switch_sync_gen[1].switch_sync_i/CLK
    SLICE_X113Y108       FDCE                                         r  switch_sync_gen[1].switch_sync_i/SYNC_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.141     1.968 r  switch_sync_gen[1].switch_sync_i/SYNC_R_reg[1]/Q
                         net (fo=1, routed)           0.176     2.145    switch_sync_gen[1].switch_sync_i/SYNC_R_reg_n_0_[1]
    SLICE_X113Y108       FDCE                                         r  switch_sync_gen[1].switch_sync_i/SYNC_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.993     2.360    switch_sync_gen[1].switch_sync_i/CLK
    SLICE_X113Y108       FDCE                                         r  switch_sync_gen[1].switch_sync_i/SYNC_R_reg[0]/C
                         clock pessimism             -0.532     1.827    
    SLICE_X113Y108       FDCE (Hold_fdce_C_D)         0.070     1.897    switch_sync_gen[1].switch_sync_i/SYNC_R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         9.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         9.000       6.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X112Y112  genres_i/STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X112Y112  genres_i/STATE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X113Y112  get_sync_i/SYNC_R_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X113Y112  get_sync_i/SYNC_R_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X113Y112  go_sync_i/SYNC_R_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X113Y112  go_sync_i/SYNC_R_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X110Y113  pgcd_i/pc/FSM_onehot_state_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X105Y110  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.000       8.000      SLICE_X110Y113  pgcd_i/pc/FSM_onehot_state_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X105Y110  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y110  pgcd_i/po/reg1n/Q_S_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y110  pgcd_i/po/reg1n/Q_S_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y111  pgcd_i/po/reg1n/Q_S_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y110  pgcd_i/po/reg1n/Q_S_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y111  pgcd_i/po/reg1n/Q_S_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y111  pgcd_i/po/reg1n/Q_S_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y111  pgcd_i/po/reg1n/Q_S_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y111  pgcd_i/po/reg1n/Q_S_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X106Y110  pgcd_i/po/reg1n/Q_S_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y112  genres_i/STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y112  genres_i/STATE_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y112  get_sync_i/SYNC_R_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y112  get_sync_i/SYNC_R_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y112  go_sync_i/SYNC_R_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y112  go_sync_i/SYNC_R_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  pgcd_i/pc/FSM_onehot_state_q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y110  pgcd_i/pc/FSM_onehot_state_q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y113  pgcd_i/pc/FSM_onehot_state_q_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y110  pgcd_i/po/reg1n/Q_S_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.419ns (14.106%)  route 2.551ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.551     9.121    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X106Y113       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg2n/CLK
    SLICE_X106Y113       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[17]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg2n/Q_S_reg[17]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.419ns (14.106%)  route 2.551ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.551     9.121    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X106Y113       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg2n/CLK
    SLICE_X106Y113       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[18]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg2n/Q_S_reg[18]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.419ns (14.106%)  route 2.551ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.551     9.121    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X106Y113       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg2n/CLK
    SLICE_X106Y113       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[20]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg2n/Q_S_reg[20]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.419ns (14.106%)  route 2.551ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.551     9.121    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X106Y113       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg2n/CLK
    SLICE_X106Y113       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[21]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X106Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg2n/Q_S_reg[21]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.419ns (14.127%)  route 2.547ns (85.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.547     9.117    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X107Y113       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg1n/CLK
    SLICE_X107Y113       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[17]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X107Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg1n/Q_S_reg[17]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.419ns (14.127%)  route 2.547ns (85.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.547     9.117    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X107Y113       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg1n/CLK
    SLICE_X107Y113       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[18]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X107Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg1n/Q_S_reg[18]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.419ns (14.127%)  route 2.547ns (85.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.547     9.117    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X107Y113       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg1n/CLK
    SLICE_X107Y113       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[20]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X107Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg1n/Q_S_reg[20]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.419ns (14.127%)  route 2.547ns (85.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 14.640 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.547     9.117    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X107Y113       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.852    14.640    pgcd_i/po/reg1n/CLK
    SLICE_X107Y113       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[21]/C
                         clock pessimism              0.441    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X107Y113       FDCE (Recov_fdce_C_CLR)     -0.580    14.466    pgcd_i/po/reg1n/Q_S_reg[21]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.419ns (14.835%)  route 2.405ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 14.641 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.405     8.975    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X106Y112       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.853    14.641    pgcd_i/po/reg1n/CLK
    SLICE_X106Y112       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[16]/C
                         clock pessimism              0.441    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X106Y112       FDCE (Recov_fdce_C_CLR)     -0.580    14.467    pgcd_i/po/reg1n/Q_S_reg[16]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.419ns (14.835%)  route 2.405ns (85.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 14.641 - 9.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          2.053     6.151    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.419     6.570 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          2.405     8.975    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X106Y112       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
    K17                                               0.000     9.000 r  CLK (IN)
                         net (fo=0)                   0.000     9.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    10.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    12.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.853    14.641    pgcd_i/po/reg1n/CLK
    SLICE_X106Y112       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[19]/C
                         clock pessimism              0.441    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X106Y112       FDCE (Recov_fdce_C_CLR)     -0.580    14.467    pgcd_i/po/reg1n/Q_S_reg[19]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            switch_sync_gen[0].switch_sync_i/SYNC_R_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.192     2.146    switch_sync_gen[0].switch_sync_i/AR[0]
    SLICE_X112Y110       FDCE                                         f  switch_sync_gen[0].switch_sync_i/SYNC_R_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    switch_sync_gen[0].switch_sync_i/CLK
    SLICE_X112Y110       FDCE                                         r  switch_sync_gen[0].switch_sync_i/SYNC_R_reg[0]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X112Y110       FDCE (Remov_fdce_C_CLR)     -0.121     1.721    switch_sync_gen[0].switch_sync_i/SYNC_R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            switch_sync_gen[0].switch_sync_i/SYNC_R_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.955%)  route 0.192ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.192     2.146    switch_sync_gen[0].switch_sync_i/AR[0]
    SLICE_X112Y110       FDCE                                         f  switch_sync_gen[0].switch_sync_i/SYNC_R_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    switch_sync_gen[0].switch_sync_i/CLK
    SLICE_X112Y110       FDCE                                         r  switch_sync_gen[0].switch_sync_i/SYNC_R_reg[1]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X112Y110       FDCE (Remov_fdce_C_CLR)     -0.121     1.721    switch_sync_gen[0].switch_sync_i/SYNC_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X112Y111       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[15]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X112Y111       FDCE (Remov_fdce_C_CLR)     -0.121     1.721    pgcd_i/po/reg1n/Q_S_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X112Y111       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[27]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X112Y111       FDCE (Remov_fdce_C_CLR)     -0.121     1.721    pgcd_i/po/reg1n/Q_S_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X112Y111       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[28]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X112Y111       FDCE (Remov_fdce_C_CLR)     -0.121     1.721    pgcd_i/po/reg1n/Q_S_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg1n/Q_S_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg1n/SYNC_R_reg[0]_1[0]
    SLICE_X112Y111       FDCE                                         f  pgcd_i/po/reg1n/Q_S_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg1n/CLK
    SLICE_X112Y111       FDCE                                         r  pgcd_i/po/reg1n/Q_S_reg[29]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X112Y111       FDCE (Remov_fdce_C_CLR)     -0.121     1.721    pgcd_i/po/reg1n/Q_S_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X113Y111       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg2n/CLK
    SLICE_X113Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[15]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X113Y111       FDCE (Remov_fdce_C_CLR)     -0.146     1.696    pgcd_i/po/reg2n/Q_S_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X113Y111       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg2n/CLK
    SLICE_X113Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[26]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X113Y111       FDCE (Remov_fdce_C_CLR)     -0.146     1.696    pgcd_i/po/reg2n/Q_S_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            pgcd_i/po/reg2n/Q_S_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.370%)  route 0.215ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.215     2.168    pgcd_i/po/reg2n/SYNC_R_reg[0][0]
    SLICE_X113Y111       FDCE                                         f  pgcd_i/po/reg2n/Q_S_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.992     2.359    pgcd_i/po/reg2n/CLK
    SLICE_X113Y111       FDCE                                         r  pgcd_i/po/reg2n/Q_S_reg[28]/C
                         clock pessimism             -0.516     1.842    
    SLICE_X113Y111       FDCE (Remov_fdce_C_CLR)     -0.146     1.696    pgcd_i/po/reg2n/Q_S_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 rst_sync_i/SYNC_R_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Destination:            genres_i/STATE_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.715     1.825    rst_sync_i/CLK
    SLICE_X113Y112       FDPE                                         r  rst_sync_i/SYNC_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  rst_sync_i/SYNC_R_reg[0]/Q
                         net (fo=80, routed)          0.268     2.221    genres_i/SYNC_R_reg[0]_1[0]
    SLICE_X112Y112       FDCE                                         f  genres_i/STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.990     2.357    genres_i/CLK
    SLICE_X112Y112       FDCE                                         r  genres_i/STATE_reg[0]/C
                         clock pessimism             -0.518     1.838    
    SLICE_X112Y112       FDCE (Remov_fdce_C_CLR)     -0.121     1.717    genres_i/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.504    





