#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 18 16:09:41 2023
# Process ID: 10296
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1
# Command line: vivado.exe -log system_axi_bram_reader_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_reader_1_0.tcl
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/system_axi_bram_reader_1_0.vds
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
source system_axi_bram_reader_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.551 ; gain = 76.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_1_0
Command: synth_design -top system_axi_bram_reader_1_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1148
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.223 ; gain = 408.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_bram_reader_1_0' [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axi_bram_reader_1_0/synth/system_axi_bram_reader_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_bram_reader_v1_0' [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ipshared/6db2/src/axi_bram_reader.v:4]
INFO: [Synth 8-6157] synthesizing module 'bram_reader_v1_0_S00_AXI' [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ipshared/6db2/src/bram_reader_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_reader_v1_0_S00_AXI' (0#1) [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ipshared/6db2/src/bram_reader_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_bram_reader_v1_0' (0#1) [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ipshared/6db2/src/axi_bram_reader.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_bram_reader_1_0' (0#1) [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axi_bram_reader_1_0/synth/system_axi_bram_reader_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ipshared/6db2/src/bram_reader_v1_0_S00_AXI.v:166]
WARNING: [Synth 8-6014] Unused sequential element axi_rvalid_d_reg was removed.  [c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ipshared/6db2/src/bram_reader_v1_0_S00_AXI.v:343]
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module bram_reader_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.656 ; gain = 501.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.656 ; gain = 501.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.656 ; gain = 501.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1309.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_en driven by constant 1
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[31] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[30] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[29] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[28] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[27] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[26] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[25] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[24] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[23] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[22] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[21] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[20] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[19] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[18] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[17] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[16] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[15] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[14] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[13] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[12] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[11] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[10] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[9] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[8] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[7] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[6] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[5] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[4] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[3] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[2] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[1] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_din[0] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_we[3] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_we[2] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_we[1] driven by constant 0
INFO: [Synth 8-3917] design system_axi_bram_reader_1_0 has port bram_porta_we[0] driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awaddr[17] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[16] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[15] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[14] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[13] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[12] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[11] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[10] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[9] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[8] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[7] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[6] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[5] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[4] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[3] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[2] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[1] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[0] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[31] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[30] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[29] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[28] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[27] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[26] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[25] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[24] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[23] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[22] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[21] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[20] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[19] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[18] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[17] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[16] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[15] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[14] in module system_axi_bram_reader_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[13] in module system_axi_bram_reader_1_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT6 |     1|
|6     |FDRE |    21|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1400.059 ; gain = 592.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1400.059 ; gain = 501.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.059 ; gain = 592.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fff1c9da
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1400.059 ; gain = 969.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/system_axi_bram_reader_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_bram_reader_1_0, cache-ID = 29b597f6c4db5ad2
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/system_axi_bram_reader_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_bram_reader_1_0_utilization_synth.rpt -pb system_axi_bram_reader_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 18 16:10:30 2023...
