GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda10-matrixmul/sm86_a6000/input-wa512-ha512-wb512-hb512/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/cuda10-matrixmul/sm86_a6000/input-wa512-ha512-wb512-hb512/results/traces/kernel-1.traceg
-kernel name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii
-kernel id = 1
-grid dim = (16,16,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 30
-binary version = 61
-cuda stream id = 94647715523312
-shmem base_addr = 0x00007fb82e000000
-local mem base_addr = 0x00007fb82c000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-matrixmul/sm86_a6000/input-wa512-ha512-wb512-hb512/results/traces/kernel-1.traceg
launching kernel name: _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,2,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,3,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,3,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,3,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,4,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,4,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,4,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,4,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,4,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,4,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,4,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,4,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,5,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,5,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,5,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,5,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,6,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,6,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,6,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,6,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,6,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,6,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,7,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,7,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,7,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,7,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,7,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,7,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,8,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,8,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,8,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,8,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,8,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,8,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,8,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,8,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,8,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,8,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,8,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,8,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,8,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,8,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,9,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,9,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,9,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,9,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,9,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,9,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,9,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,9,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,9,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,9,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,9,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,9,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,9,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,9,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,10,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,10,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,10,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,10,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,10,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,10,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,10,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,10,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,10,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,10,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,10,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,10,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,10,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,10,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,10,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,11,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,11,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,11,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,11,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,11,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,11,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,11,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,11,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,11,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,11,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,11,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,11,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,11,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,11,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,12,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,12,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,12,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,12,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,12,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,12,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,12,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,12,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,12,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,12,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,12,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,12,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,12,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,12,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,13,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,13,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,13,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,13,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,13,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,13,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,13,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,13,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,13,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,13,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,13,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,13,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,13,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,13,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,14,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,14,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,14,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,14,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,14,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,14,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,14,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,14,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,14,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,14,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,14,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,14,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,14,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,14,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,14,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,15,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,15,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,15,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,15,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,15,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,15,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,15,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,15,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,15,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,15,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,15,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,15,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,15,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,15,0
Destroy streams for kernel 1: size 0
kernel_name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 200091
gpu_sim_insn = 397410304
gpu_ipc =    1986.1478
gpu_tot_sim_cycle = 200091
gpu_tot_sim_insn = 397410304
gpu_tot_ipc =    1986.1478
gpu_tot_issued_cta = 256
gpu_occupancy = 66.0728% 
gpu_tot_occupancy = 66.0728% 
max_total_param_size = 0
gpu_stall_dramfull = 848409
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4043
partiton_level_parallism_total  =       5.4043
partiton_level_parallism_util =       6.3376
partiton_level_parallism_util_total  =       6.3376
L2_BW  =     243.8403 GB/Sec
L2_BW_total  =     243.8403 GB/Sec
gpu_total_sim_rate=309509

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16969
	L1D_cache_core[1]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16955
	L1D_cache_core[2]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16946
	L1D_cache_core[3]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22586
	L1D_cache_core[4]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16910
	L1D_cache_core[5]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16963
	L1D_cache_core[6]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16959
	L1D_cache_core[7]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16995
	L1D_cache_core[8]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17065
	L1D_cache_core[9]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17021
	L1D_cache_core[10]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16963
	L1D_cache_core[11]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16971
	L1D_cache_core[12]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16929
	L1D_cache_core[13]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16949
	L1D_cache_core[14]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16912
	L1D_cache_core[15]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16977
	L1D_cache_core[16]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22637
	L1D_cache_core[17]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22637
	L1D_cache_core[18]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16899
	L1D_cache_core[19]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17016
	L1D_cache_core[20]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16953
	L1D_cache_core[21]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17015
	L1D_cache_core[22]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16930
	L1D_cache_core[23]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16920
	L1D_cache_core[24]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16966
	L1D_cache_core[25]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16904
	L1D_cache_core[26]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16924
	L1D_cache_core[27]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16975
	L1D_cache_core[28]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17000
	L1D_cache_core[29]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16903
	L1D_cache_core[30]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16944
	L1D_cache_core[31]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17008
	L1D_cache_core[32]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16906
	L1D_cache_core[33]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17013
	L1D_cache_core[34]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17009
	L1D_cache_core[35]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16932
	L1D_cache_core[36]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16924
	L1D_cache_core[37]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16936
	L1D_cache_core[38]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17059
	L1D_cache_core[39]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16903
	L1D_cache_core[40]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17031
	L1D_cache_core[41]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16965
	L1D_cache_core[42]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[43]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16916
	L1D_cache_core[44]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16987
	L1D_cache_core[45]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16994
	L1D_cache_core[46]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17029
	L1D_cache_core[47]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16973
	L1D_cache_core[48]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16979
	L1D_cache_core[49]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16979
	L1D_cache_core[50]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16987
	L1D_cache_core[51]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16932
	L1D_cache_core[52]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16961
	L1D_cache_core[53]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16944
	L1D_cache_core[54]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16949
	L1D_cache_core[55]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16958
	L1D_cache_core[56]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16962
	L1D_cache_core[57]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16972
	L1D_cache_core[58]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16955
	L1D_cache_core[59]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16929
	L1D_cache_core[60]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16939
	L1D_cache_core[61]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16963
	L1D_cache_core[62]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16961
	L1D_cache_core[63]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16991
	L1D_cache_core[64]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16992
	L1D_cache_core[65]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16958
	L1D_cache_core[66]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16903
	L1D_cache_core[67]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16925
	L1D_cache_core[68]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16931
	L1D_cache_core[69]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16923
	L1D_cache_core[70]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16932
	L1D_cache_core[71]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16973
	L1D_cache_core[72]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16947
	L1D_cache_core[73]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16922
	L1D_cache_core[74]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16970
	L1D_cache_core[75]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16979
	L1D_cache_core[76]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17008
	L1D_cache_core[77]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16962
	L1D_cache_core[78]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[79]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16934
	L1D_cache_core[80]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22625
	L1D_cache_core[81]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17038
	L1D_cache_core[82]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16932
	L1D_cache_core[83]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16936
	L1D_total_cache_accesses = 1081344
	L1D_total_cache_misses = 1081344
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1447343
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1406410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1406410
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40933
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 
gpgpu_n_tot_thrd_icount = 397934592
gpgpu_n_tot_w_icount = 12435456
gpgpu_n_stall_shd_mem = 456356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1048576
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 176160768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 456356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14762878	W0_Idle:3995308	W0_Scoreboard:24687822	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12419072
single_issue_nums: WS0:3108864	WS1:3108864	WS2:3108864	WS3:3108864	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8388608 {8:1048576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 4215 
max_icnt2mem_latency = 4024 
maxmrqlatency = 113 
max_icnt2sh_latency = 215 
averagemflatency = 780 
avg_icnt2mem_latency = 429 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 5 
mrq_lat_table:59306 	1560 	838 	1523 	2031 	260 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41990 	345442 	439380 	221008 	33523 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	93630 	197599 	268392 	203323 	213364 	88689 	16347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	802946 	132271 	61607 	42909 	29615 	11338 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	65 	249 	48 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        96        96        96        96        96        96        96        96        96        96        96        92        64        96        96 
dram[1]:        96        96        96        96        96        96        96        96        96        96        96        96        85        60        96        91 
dram[2]:        96        96        96        96        96        96        96        96        96        96        96        96        89        61        96        94 
dram[3]:        96        96        96        96        96        96        96        96        96        96        96        96        86        64        96        96 
dram[4]:        48        48        48        48        48        48        48        48        48        48        48        48        44        32        48        48 
dram[5]:        48        48        48        48        48        48        48        48        48        48        48        48        42        36        48        48 
dram[6]:        48        48        48        48        48        48        48        48        48        48        48        48        48        32        48        48 
dram[7]:        48        48        48        48        48        48        48        48        48        48        48        48        40        32        48        48 
dram[8]:        48        48        48        48        48        48        48        48        48        48        48        48        44        36        48        48 
dram[9]:        48        48        48        48        48        48        48        48        48        48        48        48        48        36        48        48 
dram[10]:        48        48        48        48        48        48        48        48        48        48        48        48        44        37        48        48 
dram[11]:        48        48        48        48        48        48        48        48        48        48        48        48        48        37        48        48 
maximum service time to same row:
dram[0]:     52372     52823     52387     52764     52601     52397     53501     53527     52957     53130     58570     59122     21836     21126     69579     68723 
dram[1]:     52384     52707     52365     52693     52570     52297     53765     53421     52897     53331     52835     53053     20772     20987     68765     69119 
dram[2]:     52367     52931     52401     52908     53100     52713     53969     53745     53189     53764     53263     54156     20837     21117     69099     69565 
dram[3]:     52390     52636     53037     53450     52404     52368     53444     53631     52782     53452     52743     53803     21783     21167     69661     69006 
dram[4]:     52335     52591     52737     53386     52520     52508     53640     53316     52805     52880     64481     65219     22185     20934     70035     68585 
dram[5]:     52372     52605     51784     51666     52236     51818     53726     52966     52788     52940     69878     70387     15665     21122     61636     68366 
dram[6]:     52380     52573     53147     52493     53996     53640     53635     53309     52864     52987     52432     52009     27115     26412     69825     68459 
dram[7]:     52399     52577     52748     53387     52543     52489     53676     53265     52810     52962     58547     59344     15995     20756     61988     68506 
dram[8]:     52381     52566     52021     51667     52515     52486     53681     53575     52830     52839     52819     52985     22436     21122     70277     68548 
dram[9]:     52384     52622     52988     53401     54023     53642     53658     53312     52806     52961     52583     51986     22454     21109     70288     68454 
dram[10]:     52389     52605     52057     51700     52522     52479     53694     53320     52806     52997     58526     59382     22236     21132     70033     68427 
dram[11]:     52389     52601     52417     52669     52419     52155     53585     53016     52822     52982     52402     52063     22255     20968     70195     68595 
average row accesses per activate:
dram[0]: 21.333334 48.000000 30.315790 16.941177 22.153847 14.048780 22.153847 27.428572 72.000000 16.941177 22.400000 14.933333 21.333334 21.333334 64.000000 48.000000 
dram[1]: 19.862068 26.181818 21.333334 20.571428 16.941177 25.043478 28.799999 30.315790 41.142857 24.000000 18.666666  9.739130 17.454546 17.454546 48.000000 38.400002 
dram[2]: 16.457144 15.157895 18.580645 18.000000 16.000000 15.567568 24.000000 41.142857 48.000000 18.000000 20.363636 10.181818 24.000000 13.714286 38.400002 32.000000 
dram[3]: 25.043478 24.000000 25.043478 16.941177 22.153847 19.200001 24.000000 25.043478 48.000000 19.200001 18.666666 18.666666 17.454546 24.000000 48.000000 38.400002 
dram[4]: 13.714286 36.000000 16.941177 20.571428 14.400000 26.181818 28.799999 32.000000 36.000000 36.000000 15.714286 18.333334 19.200001 12.000000 32.000000 24.000000 
dram[5]: 22.153847 28.799999 22.153847  9.600000 16.000000 26.181818 28.799999 24.000000 36.000000 14.400000 18.333334 13.750000 16.000000 10.666667 24.000000 24.000000 
dram[6]: 15.157895 36.000000 20.571428  9.600000 20.571428 26.181818 24.000000 32.000000 36.000000 18.000000 13.750000 15.714286 24.000000 12.000000 32.000000 24.000000 
dram[7]: 14.400000 20.571428 26.181818 20.571428 18.000000 18.000000 28.799999 32.000000 36.000000 18.000000 13.750000 11.000000 12.000000 19.200001 24.000000 32.000000 
dram[8]: 15.157895 28.799999 24.000000 13.090909 18.000000 18.000000 24.000000 28.799999 36.000000 20.571428 19.000000 16.285715 16.000000 16.000000 24.000000 24.000000 
dram[9]: 16.941177 28.799999 19.200001 12.000000 18.000000 12.521739 18.000000 26.181818 36.000000 20.571428 19.000000 12.666667 24.000000 12.000000 32.000000 24.000000 
dram[10]: 14.400000 24.000000 22.153847 16.000000 16.000000 20.571428 20.571428 26.181818 36.000000 14.400000 19.000000 14.250000 16.000000  9.600000 32.000000 19.200001 
dram[11]:  9.931034 36.000000 22.153847 16.000000 14.400000 32.000000 16.000000 32.000000 36.000000 28.799999 12.666667 16.285715 19.200001 12.000000 32.000000 24.000000 
average row locality = 65536/3191 = 20.537762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       576       576       576       576       576       576       576       576       576       576       448       448       384       384       384       384 
dram[1]:       576       576       576       576       576       576       576       576       576       576       448       448       384       384       384       384 
dram[2]:       576       576       576       576       576       576       576       576       576       576       448       448       384       384       384       384 
dram[3]:       576       576       576       576       576       576       576       576       576       576       448       448       384       384       384       384 
dram[4]:       288       288       288       288       288       288       288       288       288       288       220       220       192       192       192       192 
dram[5]:       288       288       288       288       288       288       288       288       288       288       220       220       192       192       192       192 
dram[6]:       288       288       288       288       288       288       288       288       288       288       220       220       192       192       192       192 
dram[7]:       288       288       288       288       288       288       288       288       288       288       220       220       192       192       192       192 
dram[8]:       288       288       288       288       288       288       288       288       288       288       228       228       192       192       192       192 
dram[9]:       288       288       288       288       288       288       288       288       288       288       228       228       192       192       192       192 
dram[10]:       288       288       288       288       288       288       288       288       288       288       228       228       192       192       192       192 
dram[11]:       288       288       288       288       288       288       288       288       288       288       228       228       192       192       192       192 
total dram reads = 65536
bank skew: 576/192 = 3.00
chip skew: 8192/4088 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18278     18105     17096     15982     16277     14792     16918     15464     15005     13090     16227     14128     16729     15137     15329     15554
dram[1]:      20051     18885     18505     17711     18348     16825     19702     17017     16470     13921     17859     16002     18013     17008     15902     16644
dram[2]:      19653     18614     18169     17146     17464     16009     18324     16059     16349     13708     17142     15995     17623     16918     15986     16497
dram[3]:      18424     18309     17006     15632     16208     14427     16928     15150     15241     13131     16652     13880     16744     14881     14666     14889
dram[4]:      10562     10285      9468      9462     10028      8858     10393      9003      8811      8778      9017      8981      9173      8441      8155      8474
dram[5]:      10538      9659      9761      9049      9404      8559      9576      8905      8835      7981      9658      8565      9007      8486      8320      8561
dram[6]:      10422      9691      9861      8852      9732      8875     10387      9080      8621      7802      9319      8411      9724      8408      8162      8260
dram[7]:      11101     10245      9707      8716      9305      8477     10638      9037      8977      8219      9333      8389      9237      8585      8502      8498
dram[8]:      10569      9702      9609      9063      9288      8854     10048      9170      9002      8296      8847      8155      9044      8336      8214      8235
dram[9]:      10456      9891      9563      9099      9734      8524      9998      8715      8660      8153      9381      8476      9239      8323      8031      8680
dram[10]:      10747      9706     10013      9077      9475      8761      9674      9021      8611      8030      9406      8502      8930      8386      8082      8526
dram[11]:      10956      9986     10307      8979      9719      8893     10560      9614      9014      8469      9372      8798      8884      8417      8415      8427
maximum mf latency per bank:
dram[0]:       3989      3903      3978      3790      3370      3471      3493      3484      3185      2758      3564      2759      3594      2511      3031      2538
dram[1]:       3834      3829      4008      4004      3843      4036      3885      3994      3718      3604      3631      3422      3346      2849      3133      3541
dram[2]:       4012      3886      3636      3846      3882      3529      4215      3975      3731      3237      3574      3073      3714      3059      3219      3153
dram[3]:       4094      4085      3999      4082      3864      3032      3426      3095      3376      2419      3718      2561      3752      2514      3375      2529
dram[4]:       3212      3212      3404      3206      2860      1918      3075      2772      2294      1957      2689      1950      2527      2136      1992      2133
dram[5]:       3213      3211      3209      3215      2529      2067      3081      2774      2422      2137      2694      1826      2698      1632      1986      2130
dram[6]:       3211      3206      3211      3206      3077      2770      2685      2773      2209      1956      2694      1735      2732      1847      1993      2137
dram[7]:       3594      3596      3592      3584      2420      2069      3049      2771      2612      2166      2316      1931      3461      2050      2933      1874
dram[8]:       3212      3204      3408      3209      2272      1964      3078      2771      2281      2165      2423      1790      2700      1821      2541      2139
dram[9]:       3212      3209      3208      3203      2860      2771      2685      2769      2303      1960      3149      1950      2728      2135      2158      2136
dram[10]:       3207      3215      3210      3205      3081      2771      2858      2667      2282      1956      2771      1845      2701      2136      1996      2138
dram[11]:       3208      3213      3400      3389      2467      2172      2861      2684      2241      2134      2692      1934      2371      1866      1994      1543
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=558764 n_act=348 n_pre=332 n_ref_event=0 n_req=8192 n_rd=8192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05773
n_activity=105388 dram_eff=0.3109
bk0: 576a 565041i bk1: 576a 565979i bk2: 576a 565927i bk3: 576a 564870i bk4: 576a 565474i bk5: 576a 564365i bk6: 576a 565264i bk7: 576a 565269i bk8: 576a 566311i bk9: 576a 564500i bk10: 448a 565887i bk11: 448a 565212i bk12: 384a 566072i bk13: 384a 565868i bk14: 384a 566339i bk15: 384a 566322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957520
Row_Buffer_Locality_read = 0.957520
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375359
Bank_Level_Parallism_Col = 1.283811
Bank_Level_Parallism_Ready = 1.082369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171219 

BW Util details:
bwutil = 0.057728 
total_CMD = 567632 
util_bw = 32768 
Wasted_Col = 8312 
Wasted_Row = 4834 
Idle = 521718 

BW Util Bottlenecks: 
RCDc_limit = 6108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3263 
rwq = 0 
CCDLc_limit_alone = 3263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 558764 
Read = 8192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 8192 
total_req = 8192 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 8192 
Row_Bus_Util =  0.001198 
CoL_Bus_Util = 0.014432 
Either_Row_CoL_Bus_Util = 0.015623 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000451 
queue_avg = 0.061448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0614483
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=558723 n_act=372 n_pre=356 n_ref_event=0 n_req=8192 n_rd=8192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05773
n_activity=104685 dram_eff=0.313
bk0: 576a 565103i bk1: 576a 565540i bk2: 576a 565359i bk3: 576a 565171i bk4: 576a 564848i bk5: 576a 565528i bk6: 576a 565715i bk7: 576a 565756i bk8: 576a 565920i bk9: 576a 565358i bk10: 448a 565700i bk11: 448a 564399i bk12: 384a 565808i bk13: 384a 565687i bk14: 384a 566674i bk15: 384a 566481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954590
Row_Buffer_Locality_read = 0.954590
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356390
Bank_Level_Parallism_Col = 1.240320
Bank_Level_Parallism_Ready = 1.059303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157562 

BW Util details:
bwutil = 0.057728 
total_CMD = 567632 
util_bw = 32768 
Wasted_Col = 8361 
Wasted_Row = 4945 
Idle = 521558 

BW Util Bottlenecks: 
RCDc_limit = 6207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3323 
rwq = 0 
CCDLc_limit_alone = 3323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 558723 
Read = 8192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 8192 
total_req = 8192 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 8192 
Row_Bus_Util =  0.001283 
CoL_Bus_Util = 0.014432 
Either_Row_CoL_Bus_Util = 0.015695 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001235 
queue_avg = 0.044913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0449129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=558623 n_act=423 n_pre=407 n_ref_event=0 n_req=8192 n_rd=8192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05773
n_activity=107295 dram_eff=0.3054
bk0: 576a 564678i bk1: 576a 564638i bk2: 576a 564988i bk3: 576a 565082i bk4: 576a 564682i bk5: 576a 564669i bk6: 576a 565334i bk7: 576a 565834i bk8: 576a 566072i bk9: 576a 564783i bk10: 448a 565718i bk11: 448a 564418i bk12: 384a 566190i bk13: 384a 565431i bk14: 384a 566552i bk15: 384a 566479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948364
Row_Buffer_Locality_read = 0.948364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.366252
Bank_Level_Parallism_Col = 1.231435
Bank_Level_Parallism_Ready = 1.060658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153223 

BW Util details:
bwutil = 0.057728 
total_CMD = 567632 
util_bw = 32768 
Wasted_Col = 9663 
Wasted_Row = 5632 
Idle = 519569 

BW Util Bottlenecks: 
RCDc_limit = 7400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3383 
rwq = 0 
CCDLc_limit_alone = 3383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 558623 
Read = 8192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 423 
n_pre = 407 
n_ref = 0 
n_req = 8192 
total_req = 8192 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 8192 
Row_Bus_Util =  0.001462 
CoL_Bus_Util = 0.014432 
Either_Row_CoL_Bus_Util = 0.015871 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001443 
queue_avg = 0.048657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0486565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=558758 n_act=353 n_pre=337 n_ref_event=0 n_req=8192 n_rd=8192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05773
n_activity=105432 dram_eff=0.3108
bk0: 576a 565468i bk1: 576a 565376i bk2: 576a 565639i bk3: 576a 565019i bk4: 576a 565365i bk5: 576a 565026i bk6: 576a 565297i bk7: 576a 565490i bk8: 576a 566263i bk9: 576a 564902i bk10: 448a 565980i bk11: 448a 565593i bk12: 384a 565812i bk13: 384a 566192i bk14: 384a 566571i bk15: 384a 566559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956909
Row_Buffer_Locality_read = 0.956909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.332068
Bank_Level_Parallism_Col = 1.211065
Bank_Level_Parallism_Ready = 1.049872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141089 

BW Util details:
bwutil = 0.057728 
total_CMD = 567632 
util_bw = 32768 
Wasted_Col = 8247 
Wasted_Row = 4685 
Idle = 521932 

BW Util Bottlenecks: 
RCDc_limit = 5976 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3413 
rwq = 0 
CCDLc_limit_alone = 3413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 558758 
Read = 8192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 353 
n_pre = 337 
n_ref = 0 
n_req = 8192 
total_req = 8192 

Dual Bus Interface Util: 
issued_total_row = 690 
issued_total_col = 8192 
Row_Bus_Util =  0.001216 
CoL_Bus_Util = 0.014432 
Either_Row_CoL_Bus_Util = 0.015633 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000902 
queue_avg = 0.052603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0526027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563177 n_act=192 n_pre=176 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02881
n_activity=63793 dram_eff=0.2563
bk0: 288a 566130i bk1: 288a 566925i bk2: 288a 566468i bk3: 288a 566654i bk4: 288a 566234i bk5: 288a 566675i bk6: 288a 566834i bk7: 288a 566855i bk8: 288a 566871i bk9: 288a 566790i bk10: 220a 566636i bk11: 220a 566856i bk12: 192a 566947i bk13: 192a 566480i bk14: 192a 567085i bk15: 192a 566992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953033
Row_Buffer_Locality_read = 0.953033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213116
Bank_Level_Parallism_Col = 1.148017
Bank_Level_Parallism_Ready = 1.025434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101288 

BW Util details:
bwutil = 0.028807 
total_CMD = 567632 
util_bw = 16352 
Wasted_Col = 4866 
Wasted_Row = 2946 
Idle = 543468 

BW Util Bottlenecks: 
RCDc_limit = 3687 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1635 
rwq = 0 
CCDLc_limit_alone = 1635 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563177 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 192 
n_pre = 176 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 368 
issued_total_col = 4088 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.007848 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000224 
queue_avg = 0.021255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.021255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563124 n_act=219 n_pre=203 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02881
n_activity=64570 dram_eff=0.2532
bk0: 288a 566659i bk1: 288a 566806i bk2: 288a 566659i bk3: 288a 565590i bk4: 288a 566260i bk5: 288a 566803i bk6: 288a 566727i bk7: 288a 566590i bk8: 288a 566840i bk9: 288a 566259i bk10: 220a 566771i bk11: 220a 566561i bk12: 192a 566668i bk13: 192a 566263i bk14: 192a 566884i bk15: 192a 566995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208218
Bank_Level_Parallism_Col = 1.152051
Bank_Level_Parallism_Ready = 1.035671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111896 

BW Util details:
bwutil = 0.028807 
total_CMD = 567632 
util_bw = 16352 
Wasted_Col = 5419 
Wasted_Row = 3796 
Idle = 542065 

BW Util Bottlenecks: 
RCDc_limit = 4259 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1664 
rwq = 0 
CCDLc_limit_alone = 1664 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563124 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 203 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 422 
issued_total_col = 4088 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.007942 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000444 
queue_avg = 0.023665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.023665
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563146 n_act=209 n_pre=193 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02881
n_activity=64319 dram_eff=0.2542
bk0: 288a 566265i bk1: 288a 566883i bk2: 288a 566604i bk3: 288a 565658i bk4: 288a 566505i bk5: 288a 566735i bk6: 288a 566606i bk7: 288a 566701i bk8: 288a 566876i bk9: 288a 566351i bk10: 220a 566599i bk11: 220a 566550i bk12: 192a 567009i bk13: 192a 566555i bk14: 192a 567166i bk15: 192a 566994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948875
Row_Buffer_Locality_read = 0.948875
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212214
Bank_Level_Parallism_Col = 1.135485
Bank_Level_Parallism_Ready = 1.029325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087681 

BW Util details:
bwutil = 0.028807 
total_CMD = 567632 
util_bw = 16352 
Wasted_Col = 5326 
Wasted_Row = 3485 
Idle = 542469 

BW Util Bottlenecks: 
RCDc_limit = 4066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1719 
rwq = 0 
CCDLc_limit_alone = 1719 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563146 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 4088 
Row_Bus_Util =  0.000708 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.007903 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000892 
queue_avg = 0.022203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0222028
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563146 n_act=210 n_pre=194 n_ref_event=0 n_req=4088 n_rd=4088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02881
n_activity=64197 dram_eff=0.2547
bk0: 288a 566273i bk1: 288a 566551i bk2: 288a 566754i bk3: 288a 566684i bk4: 288a 566465i bk5: 288a 566407i bk6: 288a 566729i bk7: 288a 566807i bk8: 288a 566945i bk9: 288a 566449i bk10: 220a 566380i bk11: 220a 566251i bk12: 192a 566530i bk13: 192a 566866i bk14: 192a 566987i bk15: 192a 567057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948630
Row_Buffer_Locality_read = 0.948630
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217389
Bank_Level_Parallism_Col = 1.146998
Bank_Level_Parallism_Ready = 1.028599
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100560 

BW Util details:
bwutil = 0.028807 
total_CMD = 567632 
util_bw = 16352 
Wasted_Col = 5337 
Wasted_Row = 3278 
Idle = 542665 

BW Util Bottlenecks: 
RCDc_limit = 4063 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1722 
rwq = 0 
CCDLc_limit_alone = 1722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563146 
Read = 4088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 210 
n_pre = 194 
n_ref = 0 
n_req = 4088 
total_req = 4088 

Dual Bus Interface Util: 
issued_total_row = 404 
issued_total_col = 4088 
Row_Bus_Util =  0.000712 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.007903 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.001337 
queue_avg = 0.022668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0226679
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563137 n_act=205 n_pre=189 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02892
n_activity=64617 dram_eff=0.2541
bk0: 288a 566157i bk1: 288a 566831i bk2: 288a 566552i bk3: 288a 566169i bk4: 288a 566497i bk5: 288a 566407i bk6: 288a 566544i bk7: 288a 566741i bk8: 288a 566929i bk9: 288a 566560i bk10: 228a 566736i bk11: 228a 566598i bk12: 192a 566774i bk13: 192a 566771i bk14: 192a 566883i bk15: 192a 567000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950049
Row_Buffer_Locality_read = 0.950049
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217303
Bank_Level_Parallism_Col = 1.155307
Bank_Level_Parallism_Ready = 1.035497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091333 

BW Util details:
bwutil = 0.028920 
total_CMD = 567632 
util_bw = 16416 
Wasted_Col = 5272 
Wasted_Row = 3309 
Idle = 542635 

BW Util Bottlenecks: 
RCDc_limit = 3959 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1820 
rwq = 0 
CCDLc_limit_alone = 1820 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563137 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 4104 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.007230 
Either_Row_CoL_Bus_Util = 0.007919 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000667 
queue_avg = 0.023181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0231805
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563100 n_act=222 n_pre=206 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02892
n_activity=64821 dram_eff=0.2533
bk0: 288a 566334i bk1: 288a 566819i bk2: 288a 566491i bk3: 288a 566194i bk4: 288a 566512i bk5: 288a 565935i bk6: 288a 566428i bk7: 288a 566526i bk8: 288a 566874i bk9: 288a 566558i bk10: 228a 566728i bk11: 228a 566395i bk12: 192a 567038i bk13: 192a 566451i bk14: 192a 567110i bk15: 192a 566990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945906
Row_Buffer_Locality_read = 0.945906
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227794
Bank_Level_Parallism_Col = 1.143944
Bank_Level_Parallism_Ready = 1.030414
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103123 

BW Util details:
bwutil = 0.028920 
total_CMD = 567632 
util_bw = 16416 
Wasted_Col = 5531 
Wasted_Row = 3547 
Idle = 542138 

BW Util Bottlenecks: 
RCDc_limit = 4358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1699 
rwq = 0 
CCDLc_limit_alone = 1699 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563100 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 222 
n_pre = 206 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 4104 
Row_Bus_Util =  0.000754 
CoL_Bus_Util = 0.007230 
Either_Row_CoL_Bus_Util = 0.007984 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0266581
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563100 n_act=224 n_pre=208 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02892
n_activity=65351 dram_eff=0.2512
bk0: 288a 566255i bk1: 288a 566632i bk2: 288a 566622i bk3: 288a 566323i bk4: 288a 566246i bk5: 288a 566629i bk6: 288a 566538i bk7: 288a 566686i bk8: 288a 566889i bk9: 288a 566327i bk10: 228a 566774i bk11: 228a 566436i bk12: 192a 566744i bk13: 192a 566201i bk14: 192a 567142i bk15: 192a 566842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945419
Row_Buffer_Locality_read = 0.945419
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.186018
Bank_Level_Parallism_Col = 1.119179
Bank_Level_Parallism_Ready = 1.028724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090211 

BW Util details:
bwutil = 0.028920 
total_CMD = 567632 
util_bw = 16416 
Wasted_Col = 5862 
Wasted_Row = 3800 
Idle = 541554 

BW Util Bottlenecks: 
RCDc_limit = 4492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1831 
rwq = 0 
CCDLc_limit_alone = 1831 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563100 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 4104 
Row_Bus_Util =  0.000761 
CoL_Bus_Util = 0.007230 
Either_Row_CoL_Bus_Util = 0.007984 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000883 
queue_avg = 0.022365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0223648
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=567632 n_nop=563117 n_act=214 n_pre=198 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02892
n_activity=64755 dram_eff=0.2535
bk0: 288a 565628i bk1: 288a 566825i bk2: 288a 566632i bk3: 288a 566301i bk4: 288a 566292i bk5: 288a 566938i bk6: 288a 566210i bk7: 288a 566853i bk8: 288a 566982i bk9: 288a 566749i bk10: 228a 566359i bk11: 228a 566551i bk12: 192a 566876i bk13: 192a 566617i bk14: 192a 567054i bk15: 192a 566960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947856
Row_Buffer_Locality_read = 0.947856
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183732
Bank_Level_Parallism_Col = 1.109065
Bank_Level_Parallism_Ready = 1.020443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083473 

BW Util details:
bwutil = 0.028920 
total_CMD = 567632 
util_bw = 16416 
Wasted_Col = 5501 
Wasted_Row = 3795 
Idle = 541920 

BW Util Bottlenecks: 
RCDc_limit = 4205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1819 
rwq = 0 
CCDLc_limit_alone = 1819 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 567632 
n_nop = 563117 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 4104 
Row_Bus_Util =  0.000726 
CoL_Bus_Util = 0.007230 
Either_Row_CoL_Bus_Util = 0.007954 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000221 
queue_avg = 0.021977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0219773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7442, Reservation_fails = 64798
L2_cache_bank[1]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7680, Reservation_fails = 67670
L2_cache_bank[2]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7488, Reservation_fails = 64777
L2_cache_bank[3]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7402, Reservation_fails = 68892
L2_cache_bank[4]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7415, Reservation_fails = 68785
L2_cache_bank[5]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7542, Reservation_fails = 67341
L2_cache_bank[6]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7631, Reservation_fails = 67516
L2_cache_bank[7]: Access = 67588, Miss = 6148, Miss_rate = 0.091, Pending_hits = 7470, Reservation_fails = 66477
L2_cache_bank[8]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 4048, Reservation_fails = 41997
L2_cache_bank[9]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3949, Reservation_fails = 39528
L2_cache_bank[10]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3989, Reservation_fails = 40343
L2_cache_bank[11]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3882, Reservation_fails = 36586
L2_cache_bank[12]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3906, Reservation_fails = 39074
L2_cache_bank[13]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3847, Reservation_fails = 36634
L2_cache_bank[14]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3931, Reservation_fails = 39093
L2_cache_bank[15]: Access = 33732, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3980, Reservation_fails = 38308
L2_cache_bank[16]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 4039, Reservation_fails = 40607
L2_cache_bank[17]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 3949, Reservation_fails = 40268
L2_cache_bank[18]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 4040, Reservation_fails = 39459
L2_cache_bank[19]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 3900, Reservation_fails = 39273
L2_cache_bank[20]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 3994, Reservation_fails = 39300
L2_cache_bank[21]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 3968, Reservation_fails = 35519
L2_cache_bank[22]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 4018, Reservation_fails = 39954
L2_cache_bank[23]: Access = 33848, Miss = 3068, Miss_rate = 0.091, Pending_hits = 3978, Reservation_fails = 40769
L2_total_cache_accesses = 1081344
L2_total_cache_misses = 98304
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 123488
L2_total_cache_reservation_fails = 1162968
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 859552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1162968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 123488
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1162968
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1081344
icnt_total_pkts_simt_to_mem=1081344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1081344
Req_Network_cycles = 200091
Req_Network_injected_packets_per_cycle =       5.4043 
Req_Network_conflicts_per_cycle =       6.0929
Req_Network_conflicts_per_cycle_util =       7.3976
Req_Bank_Level_Parallism =       6.5615
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.1228
Req_Network_out_buffer_full_per_cycle =       0.1540
Req_Network_out_buffer_avg_util =      46.6540

Reply_Network_injected_packets_num = 1081344
Reply_Network_cycles = 200091
Reply_Network_injected_packets_per_cycle =        5.4043
Reply_Network_conflicts_per_cycle =        1.7955
Reply_Network_conflicts_per_cycle_util =       2.0824
Reply_Bank_Level_Parallism =       6.2677
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8782
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0643
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 24 sec (1284 sec)
gpgpu_simulation_rate = 309509 (inst/sec)
gpgpu_simulation_rate = 155 (cycle/sec)
gpgpu_silicon_slowdown = 9096774x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
