#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffea358590 .scope module, "testbench4" "testbench4" 2 9;
 .timescale -9 -10;
v0x7fffea4202b0_0 .net "BUSY_WAIT", 0 0, v0x7fffea41ac20_0;  1 drivers
v0x7fffea420370_0 .var "CLK", 0 0;
v0x7fffea420430_0 .net "INSTRUCTION", 31 0, v0x7fffea41d5e0_0;  1 drivers
v0x7fffea4204d0_0 .net "INS_BUSYWAIT", 0 0, v0x7fffea41d540_0;  1 drivers
v0x7fffea420570_0 .net "MADDRESS", 5 0, v0x7fffea41b420_0;  1 drivers
v0x7fffea4206b0_0 .net "MEMBUSYWAIT", 0 0, v0x7fffea419260_0;  1 drivers
v0x7fffea4207a0_0 .net "MEMREAD", 0 0, v0x7fffea41b690_0;  1 drivers
v0x7fffea420890_0 .net "MEMWRITE", 0 0, v0x7fffea41b830_0;  1 drivers
v0x7fffea420980_0 .net "MREADDATA", 31 0, v0x7fffea4197c0_0;  1 drivers
v0x7fffea420a40_0 .net "MWRITEDATA", 31 0, v0x7fffea41b900_0;  1 drivers
v0x7fffea420b50_0 .net "OUT1", 7 0, v0x7fffea415d30_0;  1 drivers
v0x7fffea420c10_0 .net "PC", 31 0, v0x7fffea417610_0;  1 drivers
v0x7fffea420cd0_0 .net "READDATA", 7 0, v0x7fffea41bc70_0;  1 drivers
v0x7fffea420de0_0 .net "READ_SIGNAL", 0 0, v0x7fffea415230_0;  1 drivers
v0x7fffea420e80_0 .var "RESET", 0 0;
v0x7fffea420f20_0 .net "RESULT", 7 0, v0x7fffea4138a0_0;  1 drivers
v0x7fffea421070_0 .net "WRITE_SIGNAL", 0 0, v0x7fffea4152f0_0;  1 drivers
v0x7fffea421220_0 .net "insmaddress", 5 0, v0x7fffea41e040_0;  1 drivers
v0x7fffea4212e0_0 .net "insmbusywait", 0 0, v0x7fffea41fcd0_0;  1 drivers
v0x7fffea4213d0_0 .net "insmread", 0 0, v0x7fffea41e1e0_0;  1 drivers
v0x7fffea4214c0_0 .net "insmreaddata", 127 0, v0x7fffea420130_0;  1 drivers
S_0x7fffea358710 .scope module, "mycpu" "cpu" 2 25, 3 154 0, S_0x7fffea358590;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /OUTPUT 1 "mem_read"
    .port_info 5 /OUTPUT 1 "mem_write"
    .port_info 6 /OUTPUT 8 "RESULT"
    .port_info 7 /OUTPUT 8 "OUT1"
    .port_info 8 /INPUT 8 "mem_readdata"
    .port_info 9 /INPUT 1 "BUSYWAIT"
    .port_info 10 /INPUT 1 "INS_BUSYWAIT"
v0x7fffea416980_0 .net "ALUOP", 2 0, v0x7fffea414cf0_0;  1 drivers
v0x7fffea416a60_0 .net "BRANCH", 0 0, v0x7fffea414420_0;  1 drivers
v0x7fffea416b20_0 .var "BRANCHTARGET", 31 0;
v0x7fffea416bf0_0 .net "BUSYWAIT", 0 0, v0x7fffea41ac20_0;  alias, 1 drivers
v0x7fffea416cc0_0 .net "CLK", 0 0, v0x7fffea420370_0;  1 drivers
v0x7fffea416e00_0 .net "IMMEDIATE", 7 0, v0x7fffea414580_0;  1 drivers
v0x7fffea416ea0_0 .net "IN", 2 0, v0x7fffea414660_0;  1 drivers
v0x7fffea416f90_0 .net "INSTRUCTION", 31 0, v0x7fffea41d5e0_0;  alias, 1 drivers
v0x7fffea417030_0 .net "INS_BUSYWAIT", 0 0, v0x7fffea41d540_0;  alias, 1 drivers
v0x7fffea417160_0 .var "M_data", 7 0;
v0x7fffea417240_0 .net "OFFSET", 31 0, v0x7fffea414820_0;  1 drivers
v0x7fffea417300_0 .net "OUT1", 7 0, v0x7fffea415d30_0;  alias, 1 drivers
v0x7fffea4173a0_0 .net "OUT1ADDRESS", 2 0, v0x7fffea414900_0;  1 drivers
v0x7fffea417460_0 .net "OUT2", 7 0, v0x7fffea415e90_0;  1 drivers
v0x7fffea417520_0 .net "OUT2ADDRESS", 2 0, v0x7fffea4149e0_0;  1 drivers
v0x7fffea417610_0 .var "PC", 31 0;
v0x7fffea4176d0_0 .net "RESET", 0 0, v0x7fffea420e80_0;  1 drivers
v0x7fffea4178d0_0 .net "RESULT", 7 0, v0x7fffea4138a0_0;  alias, 1 drivers
v0x7fffea4179c0_0 .var "WRITEDATA", 7 0;
v0x7fffea417a80_0 .net "WRITEENABLE", 0 0, v0x7fffea414f10_0;  1 drivers
v0x7fffea417b70_0 .net "WRITESELECT", 0 0, v0x7fffea414fd0_0;  1 drivers
v0x7fffea417c10_0 .net "ZERO", 0 0, L_0x7fffea4227e0;  1 drivers
v0x7fffea417d00_0 .var "getPC", 0 0;
v0x7fffea417da0_0 .var "inter_PC", 31 0;
v0x7fffea417e60_0 .net "is_Decode", 0 0, v0x7fffea415170_0;  1 drivers
v0x7fffea417f00_0 .net "mem_read", 0 0, v0x7fffea415230_0;  alias, 1 drivers
v0x7fffea417fa0_0 .net "mem_readdata", 7 0, v0x7fffea41bc70_0;  alias, 1 drivers
v0x7fffea418040_0 .net "mem_write", 0 0, v0x7fffea4152f0_0;  alias, 1 drivers
v0x7fffea418110_0 .var "mux1out", 7 0;
v0x7fffea4181d0_0 .var "mux2out", 7 0;
v0x7fffea418290_0 .net "mux_select1", 0 0, v0x7fffea414db0_0;  1 drivers
v0x7fffea418360_0 .net "mux_select2", 0 0, v0x7fffea414e50_0;  1 drivers
v0x7fffea418430_0 .var "updated_PC", 31 0;
E_0x7fffea32fd60 .event edge, v0x7fffea415e90_0;
E_0x7fffea32e930 .event edge, v0x7fffea412a50_0, v0x7fffea414420_0;
E_0x7fffea32ea70 .event edge, v0x7fffea415170_0;
E_0x7fffea32ec90 .event edge, v0x7fffea417d00_0, v0x7fffea416b20_0, v0x7fffea417da0_0;
E_0x7fffea3f5d80 .event edge, v0x7fffea414c30_0;
E_0x7fffea3f6100 .event edge, v0x7fffea414fd0_0, v0x7fffea412950_0, v0x7fffea417fa0_0;
E_0x7fffea397bc0 .event edge, v0x7fffea414db0_0, v0x7fffea415e90_0, v0x7fffea417160_0;
E_0x7fffea3c2a10 .event edge, v0x7fffea414e50_0, v0x7fffea414580_0, v0x7fffea418110_0;
S_0x7fffea361be0 .scope module, "myalu" "alu" 3 260, 4 4 0, S_0x7fffea358710;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x7fffea413720_0 .net "DATA1", 7 0, v0x7fffea415d30_0;  alias, 1 drivers
v0x7fffea4137e0_0 .net "DATA2", 7 0, v0x7fffea4181d0_0;  1 drivers
v0x7fffea4138a0_0 .var "RESULT", 7 0;
v0x7fffea413940_0 .net "SELECT", 2 0, v0x7fffea414cf0_0;  alias, 1 drivers
v0x7fffea413a00_0 .net "ZERO", 0 0, L_0x7fffea4227e0;  alias, 1 drivers
v0x7fffea413aa0_0 .net "add_o", 7 0, L_0x7fffea421810;  1 drivers
v0x7fffea413b40_0 .net "and_o", 7 0, L_0x7fffea38c0f0;  1 drivers
v0x7fffea413c10_0 .net "forward_o", 7 0, L_0x7fffea38c310;  1 drivers
v0x7fffea413ce0_0 .net "or_o", 7 0, L_0x7fffea38c200;  1 drivers
E_0x7fffea3a7730/0 .event edge, v0x7fffea413940_0, v0x7fffea4125f0_0, v0x7fffea3ca760_0, v0x7fffea3d0ec0_0;
E_0x7fffea3a7730/1 .event edge, v0x7fffea4120a0_0;
E_0x7fffea3a7730 .event/or E_0x7fffea3a7730/0, E_0x7fffea3a7730/1;
S_0x7fffea361d60 .scope module, "add_" "ADD" 4 16, 4 68 0, S_0x7fffea361be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffea3e9030_0 .net "DATA1", 7 0, v0x7fffea415d30_0;  alias, 1 drivers
v0x7fffea3e9770_0 .net "DATA2", 7 0, v0x7fffea4181d0_0;  alias, 1 drivers
v0x7fffea3d0ec0_0 .net "RESULT", 7 0, L_0x7fffea421810;  alias, 1 drivers
L_0x7fffea421810 .delay 8 (20,20,20) L_0x7fffea421810/d;
L_0x7fffea421810/d .arith/sum 8, v0x7fffea415d30_0, v0x7fffea4181d0_0;
S_0x7fffea411b80 .scope module, "and_" "AND" 4 17, 4 77 0, S_0x7fffea361be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffea38c0f0/d .functor AND 8, v0x7fffea415d30_0, v0x7fffea4181d0_0, C4<11111111>, C4<11111111>;
L_0x7fffea38c0f0 .delay 8 (10,10,10) L_0x7fffea38c0f0/d;
v0x7fffea3de720_0 .net "DATA1", 7 0, v0x7fffea415d30_0;  alias, 1 drivers
v0x7fffea3c9770_0 .net "DATA2", 7 0, v0x7fffea4181d0_0;  alias, 1 drivers
v0x7fffea3ca760_0 .net "RESULT", 7 0, L_0x7fffea38c0f0;  alias, 1 drivers
S_0x7fffea411e60 .scope module, "forward" "FORWARD" 4 15, 4 59 0, S_0x7fffea361be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffea38c310/d .functor BUFZ 8, v0x7fffea4181d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffea38c310 .delay 8 (10,10,10) L_0x7fffea38c310/d;
v0x7fffea33dc50_0 .net "DATA2", 7 0, v0x7fffea4181d0_0;  alias, 1 drivers
v0x7fffea4120a0_0 .net "RESULT", 7 0, L_0x7fffea38c310;  alias, 1 drivers
S_0x7fffea4121e0 .scope module, "or_" "OR" 4 18, 4 85 0, S_0x7fffea361be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffea38c200/d .functor OR 8, v0x7fffea415d30_0, v0x7fffea4181d0_0, C4<00000000>, C4<00000000>;
L_0x7fffea38c200 .delay 8 (10,10,10) L_0x7fffea38c200/d;
v0x7fffea412400_0 .net "DATA1", 7 0, v0x7fffea415d30_0;  alias, 1 drivers
v0x7fffea412530_0 .net "DATA2", 7 0, v0x7fffea4181d0_0;  alias, 1 drivers
v0x7fffea4125f0_0 .net "RESULT", 7 0, L_0x7fffea38c200;  alias, 1 drivers
S_0x7fffea412730 .scope module, "zero_m" "ZERO_MODULE" 4 24, 4 97 0, S_0x7fffea361be0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "RESULT"
    .port_info 1 /OUTPUT 1 "ZERO"
L_0x7fffea36ee50 .functor OR 1, L_0x7fffea421e60, L_0x7fffea421f50, C4<0>, C4<0>;
L_0x7fffea36eb20 .functor OR 1, L_0x7fffea36ee50, L_0x7fffea422090, C4<0>, C4<0>;
L_0x7fffea36ed40 .functor OR 1, L_0x7fffea36eb20, L_0x7fffea4221d0, C4<0>, C4<0>;
L_0x7fffea36ec30 .functor OR 1, L_0x7fffea36ed40, L_0x7fffea422310, C4<0>, C4<0>;
L_0x7fffea422400 .functor OR 1, L_0x7fffea36ec30, L_0x7fffea4224c0, C4<0>, C4<0>;
L_0x7fffea4225f0 .functor OR 1, L_0x7fffea422400, L_0x7fffea4226f0, C4<0>, C4<0>;
L_0x7fffea4227e0 .functor NOR 1, L_0x7fffea4225f0, L_0x7fffea4228a0, C4<0>, C4<0>;
v0x7fffea412950_0 .net "RESULT", 7 0, v0x7fffea4138a0_0;  alias, 1 drivers
v0x7fffea412a50_0 .net "ZERO", 0 0, L_0x7fffea4227e0;  alias, 1 drivers
v0x7fffea412b10_0 .net *"_s10", 0 0, L_0x7fffea4221d0;  1 drivers
v0x7fffea412bd0_0 .net *"_s13", 0 0, L_0x7fffea422310;  1 drivers
v0x7fffea412cb0_0 .net *"_s16", 0 0, L_0x7fffea4224c0;  1 drivers
v0x7fffea412de0_0 .net *"_s19", 0 0, L_0x7fffea4226f0;  1 drivers
v0x7fffea412ec0_0 .net *"_s2", 0 0, L_0x7fffea421e60;  1 drivers
v0x7fffea412fa0_0 .net *"_s22", 0 0, L_0x7fffea4228a0;  1 drivers
v0x7fffea413080_0 .net *"_s4", 0 0, L_0x7fffea421f50;  1 drivers
v0x7fffea413160_0 .net *"_s7", 0 0, L_0x7fffea422090;  1 drivers
v0x7fffea413240_0 .net "a", 0 0, L_0x7fffea36ee50;  1 drivers
v0x7fffea413300_0 .net "b", 0 0, L_0x7fffea36eb20;  1 drivers
v0x7fffea4133c0_0 .net "c", 0 0, L_0x7fffea36ed40;  1 drivers
v0x7fffea413480_0 .net "d", 0 0, L_0x7fffea36ec30;  1 drivers
v0x7fffea413540_0 .net "e", 0 0, L_0x7fffea422400;  1 drivers
v0x7fffea413600_0 .net "f", 0 0, L_0x7fffea4225f0;  1 drivers
L_0x7fffea421e60 .part v0x7fffea4138a0_0, 0, 1;
L_0x7fffea421f50 .part v0x7fffea4138a0_0, 1, 1;
L_0x7fffea422090 .part v0x7fffea4138a0_0, 2, 1;
L_0x7fffea4221d0 .part v0x7fffea4138a0_0, 3, 1;
L_0x7fffea422310 .part v0x7fffea4138a0_0, 4, 1;
L_0x7fffea4224c0 .part v0x7fffea4138a0_0, 5, 1;
L_0x7fffea4226f0 .part v0x7fffea4138a0_0, 6, 1;
L_0x7fffea4228a0 .part v0x7fffea4138a0_0, 7, 1;
S_0x7fffea413ef0 .scope module, "mycu" "cu" 3 201, 3 5 0, S_0x7fffea358710;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /OUTPUT 3 "OUT1ADDRESS"
    .port_info 5 /OUTPUT 3 "OUT2ADDRESS"
    .port_info 6 /OUTPUT 8 "IMM"
    .port_info 7 /OUTPUT 3 "IN"
    .port_info 8 /OUTPUT 1 "WRITEENABLE"
    .port_info 9 /OUTPUT 3 "SELECT"
    .port_info 10 /OUTPUT 1 "SELECT1"
    .port_info 11 /OUTPUT 1 "SELECT2"
    .port_info 12 /OUTPUT 32 "JUMP"
    .port_info 13 /OUTPUT 1 "B_TARGET"
    .port_info 14 /OUTPUT 1 "is_Decode"
    .port_info 15 /OUTPUT 1 "mem_read"
    .port_info 16 /OUTPUT 1 "mem_write"
    .port_info 17 /OUTPUT 1 "WRITESELECT"
    .port_info 18 /INPUT 1 "BUSYWAIT"
v0x7fffea414340_0 .net "BUSYWAIT", 0 0, v0x7fffea41ac20_0;  alias, 1 drivers
v0x7fffea414420_0 .var "B_TARGET", 0 0;
v0x7fffea4144e0_0 .net "CLK", 0 0, v0x7fffea420370_0;  alias, 1 drivers
v0x7fffea414580_0 .var "IMM", 7 0;
v0x7fffea414660_0 .var "IN", 2 0;
v0x7fffea414740_0 .net "INSTRUCTION", 31 0, v0x7fffea41d5e0_0;  alias, 1 drivers
v0x7fffea414820_0 .var "JUMP", 31 0;
v0x7fffea414900_0 .var "OUT1ADDRESS", 2 0;
v0x7fffea4149e0_0 .var "OUT2ADDRESS", 2 0;
v0x7fffea414b50_0 .net "PC", 31 0, v0x7fffea417610_0;  alias, 1 drivers
v0x7fffea414c30_0 .net "RESET", 0 0, v0x7fffea420e80_0;  alias, 1 drivers
v0x7fffea414cf0_0 .var "SELECT", 2 0;
v0x7fffea414db0_0 .var "SELECT1", 0 0;
v0x7fffea414e50_0 .var "SELECT2", 0 0;
v0x7fffea414f10_0 .var "WRITEENABLE", 0 0;
v0x7fffea414fd0_0 .var "WRITESELECT", 0 0;
v0x7fffea415090_0 .var/i "i", 31 0;
v0x7fffea415170_0 .var "is_Decode", 0 0;
v0x7fffea415230_0 .var "mem_read", 0 0;
v0x7fffea4152f0_0 .var "mem_write", 0 0;
E_0x7fffea3c3580 .event edge, v0x7fffea414740_0;
E_0x7fffea3a7580 .event edge, v0x7fffea414b50_0;
S_0x7fffea4156b0 .scope module, "myregfile" "reg_file" 3 204, 5 5 0, S_0x7fffea358710;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fffea414090_0 .net "CLK", 0 0, v0x7fffea420370_0;  alias, 1 drivers
v0x7fffea415b70_0 .net "IN", 7 0, v0x7fffea4179c0_0;  1 drivers
v0x7fffea415c30_0 .net "INADDRESS", 2 0, v0x7fffea414660_0;  alias, 1 drivers
v0x7fffea415d30_0 .var "OUT1", 7 0;
v0x7fffea415dd0_0 .net "OUT1ADDRESS", 2 0, v0x7fffea414900_0;  alias, 1 drivers
v0x7fffea415e90_0 .var "OUT2", 7 0;
v0x7fffea415f50_0 .net "OUT2ADDRESS", 2 0, v0x7fffea4149e0_0;  alias, 1 drivers
v0x7fffea416040_0 .net "RESET", 0 0, v0x7fffea420e80_0;  alias, 1 drivers
v0x7fffea416110_0 .net "WRITE", 0 0, v0x7fffea414f10_0;  alias, 1 drivers
v0x7fffea416270_0 .var "finishWrite", 0 0;
v0x7fffea416310_0 .var/i "i", 31 0;
v0x7fffea4163b0_0 .var/i "idx", 31 0;
v0x7fffea416490_0 .var "interOUT1", 7 0;
v0x7fffea416570_0 .var "interOUT2", 7 0;
v0x7fffea416650 .array "registers", 0 7, 7 0;
v0x7fffea416650_0 .array/port v0x7fffea416650, 0;
v0x7fffea416650_1 .array/port v0x7fffea416650, 1;
v0x7fffea416650_2 .array/port v0x7fffea416650, 2;
v0x7fffea416650_3 .array/port v0x7fffea416650, 3;
E_0x7fffea335fd0/0 .event edge, v0x7fffea416650_0, v0x7fffea416650_1, v0x7fffea416650_2, v0x7fffea416650_3;
v0x7fffea416650_4 .array/port v0x7fffea416650, 4;
v0x7fffea416650_5 .array/port v0x7fffea416650, 5;
v0x7fffea416650_6 .array/port v0x7fffea416650, 6;
v0x7fffea416650_7 .array/port v0x7fffea416650, 7;
E_0x7fffea335fd0/1 .event edge, v0x7fffea416650_4, v0x7fffea416650_5, v0x7fffea416650_6, v0x7fffea416650_7;
E_0x7fffea335fd0 .event/or E_0x7fffea335fd0/0, E_0x7fffea335fd0/1;
E_0x7fffea4159e0 .event edge, v0x7fffea416270_0;
E_0x7fffea415a40 .event edge, v0x7fffea414f10_0, v0x7fffea414c30_0, v0x7fffea4149e0_0, v0x7fffea414900_0;
E_0x7fffea415ab0 .event posedge, v0x7fffea4144e0_0;
S_0x7fffea418630 .scope module, "mydata_memory" "data_memory" 2 30, 6 14 0, S_0x7fffea358590;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fffea418a00_0 .var *"_s10", 7 0; Local signal
v0x7fffea418b00_0 .var *"_s3", 7 0; Local signal
v0x7fffea418be0_0 .var *"_s4", 7 0; Local signal
v0x7fffea418cd0_0 .var *"_s5", 7 0; Local signal
v0x7fffea418db0_0 .var *"_s6", 7 0; Local signal
v0x7fffea418ee0_0 .var *"_s7", 7 0; Local signal
v0x7fffea418fc0_0 .var *"_s8", 7 0; Local signal
v0x7fffea4190a0_0 .var *"_s9", 7 0; Local signal
v0x7fffea419180_0 .net "address", 5 0, v0x7fffea41b420_0;  alias, 1 drivers
v0x7fffea419260_0 .var "busywait", 0 0;
v0x7fffea419320_0 .net "clock", 0 0, v0x7fffea420370_0;  alias, 1 drivers
v0x7fffea4193c0_0 .var/i "i", 31 0;
v0x7fffea4194a0_0 .var/i "idx", 31 0;
v0x7fffea419580 .array "memory_array", 0 255, 7 0;
v0x7fffea419640_0 .net "read", 0 0, v0x7fffea41b690_0;  alias, 1 drivers
v0x7fffea419700_0 .var "readaccess", 0 0;
v0x7fffea4197c0_0 .var "readdata", 31 0;
v0x7fffea4198a0_0 .net "reset", 0 0, v0x7fffea420e80_0;  alias, 1 drivers
v0x7fffea419940_0 .net "write", 0 0, v0x7fffea41b830_0;  alias, 1 drivers
v0x7fffea419a00_0 .var "writeaccess", 0 0;
v0x7fffea419ac0_0 .net "writedata", 31 0, v0x7fffea41b900_0;  alias, 1 drivers
E_0x7fffea418940 .event posedge, v0x7fffea414c30_0;
E_0x7fffea4189a0 .event edge, v0x7fffea419940_0, v0x7fffea419640_0;
S_0x7fffea419ca0 .scope module, "mydcache" "dcache" 2 27, 7 4 0, S_0x7fffea358590;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 6 "mem_address"
    .port_info 11 /OUTPUT 32 "mem_write_data"
    .port_info 12 /INPUT 32 "mem_read_data"
    .port_info 13 /INPUT 1 "mem_busy_wait"
P_0x7fffea419e20 .param/l "ALLOCATE" 0 7 143, C4<011>;
P_0x7fffea419e60 .param/l "IDLE" 0 7 143, C4<000>;
P_0x7fffea419ea0 .param/l "MEM_READ" 0 7 143, C4<010>;
P_0x7fffea419ee0 .param/l "MEM_WRITE" 0 7 143, C4<001>;
L_0x7fffea422b70/d .functor AND 1, L_0x7fffea422a80, v0x7fffea41bf70_0, C4<1>, C4<1>;
L_0x7fffea422b70 .delay 1 (9,9,9) L_0x7fffea422b70/d;
v0x7fffea41a610_0 .net *"_s1", 2 0, L_0x7fffea4229e0;  1 drivers
v0x7fffea41a6f0_0 .net *"_s11", 7 0, L_0x7fffea422e80;  1 drivers
v0x7fffea41a7d0_0 .net *"_s14", 7 0, L_0x7fffea422f70;  1 drivers
v0x7fffea41a890_0 .net *"_s17", 7 0, L_0x7fffea423010;  1 drivers
v0x7fffea41a970_0 .net *"_s2", 0 0, L_0x7fffea422a80;  1 drivers
v0x7fffea41aa80_0 .net *"_s8", 7 0, L_0x7fffea422de0;  1 drivers
v0x7fffea41ab60_0 .net "address", 7 0, v0x7fffea4138a0_0;  alias, 1 drivers
v0x7fffea41ac20_0 .var "busy_wait", 0 0;
v0x7fffea41ad10_0 .var "cache_block", 31 0;
v0x7fffea41adf0 .array "cache_mem", 0 7, 36 0;
v0x7fffea41afb0_0 .net "clock", 0 0, v0x7fffea420370_0;  alias, 1 drivers
v0x7fffea41b0e0_0 .var "dirty", 0 0;
v0x7fffea41b1a0_0 .net "hit", 0 0, L_0x7fffea422b70;  1 drivers
v0x7fffea41b260_0 .var/i "i", 31 0;
v0x7fffea41b340_0 .var "index", 2 0;
v0x7fffea41b420_0 .var "mem_address", 5 0;
v0x7fffea41b4e0_0 .net "mem_busy_wait", 0 0, v0x7fffea419260_0;  alias, 1 drivers
v0x7fffea41b690_0 .var "mem_read", 0 0;
v0x7fffea41b760_0 .net "mem_read_data", 31 0, v0x7fffea4197c0_0;  alias, 1 drivers
v0x7fffea41b830_0 .var "mem_write", 0 0;
v0x7fffea41b900_0 .var "mem_write_data", 31 0;
v0x7fffea41b9d0_0 .var "next_state", 2 0;
v0x7fffea41ba70_0 .var "offset", 1 0;
v0x7fffea41bb10_0 .net "read", 0 0, v0x7fffea415230_0;  alias, 1 drivers
v0x7fffea41bbb0_0 .var "read_access", 0 0;
v0x7fffea41bc70_0 .var "read_data", 7 0;
v0x7fffea41bd30_0 .net "reset", 0 0, v0x7fffea420e80_0;  alias, 1 drivers
v0x7fffea41bdd0_0 .var "state", 2 0;
v0x7fffea41be90_0 .var "tag", 2 0;
v0x7fffea41bf70_0 .var "valid", 0 0;
v0x7fffea41c030_0 .net "write", 0 0, v0x7fffea4152f0_0;  alias, 1 drivers
v0x7fffea41c0d0_0 .var "write_access", 0 0;
v0x7fffea41c190_0 .net "write_data", 7 0, v0x7fffea415d30_0;  alias, 1 drivers
E_0x7fffea41a2d0/0 .event edge, v0x7fffea414c30_0;
E_0x7fffea41a2d0/1 .event posedge, v0x7fffea4144e0_0;
E_0x7fffea41a2d0 .event/or E_0x7fffea41a2d0/0, E_0x7fffea41a2d0/1;
E_0x7fffea41a330/0 .event edge, v0x7fffea41bdd0_0, v0x7fffea412950_0, v0x7fffea41be90_0, v0x7fffea41b340_0;
E_0x7fffea41a330/1 .event edge, v0x7fffea41ad10_0, v0x7fffea4197c0_0;
E_0x7fffea41a330 .event/or E_0x7fffea41a330/0, E_0x7fffea41a330/1;
E_0x7fffea41a3b0/0 .event edge, v0x7fffea41bdd0_0, v0x7fffea415230_0, v0x7fffea4152f0_0, v0x7fffea41b0e0_0;
E_0x7fffea41a3b0/1 .event edge, v0x7fffea41b1a0_0, v0x7fffea419260_0;
E_0x7fffea41a3b0 .event/or E_0x7fffea41a3b0/0, E_0x7fffea41a3b0/1;
v0x7fffea41adf0_0 .array/port v0x7fffea41adf0, 0;
E_0x7fffea41a430/0 .event edge, v0x7fffea41bbb0_0, v0x7fffea41c0d0_0, v0x7fffea412950_0, v0x7fffea41adf0_0;
v0x7fffea41adf0_1 .array/port v0x7fffea41adf0, 1;
v0x7fffea41adf0_2 .array/port v0x7fffea41adf0, 2;
v0x7fffea41adf0_3 .array/port v0x7fffea41adf0, 3;
v0x7fffea41adf0_4 .array/port v0x7fffea41adf0, 4;
E_0x7fffea41a430/1 .event edge, v0x7fffea41adf0_1, v0x7fffea41adf0_2, v0x7fffea41adf0_3, v0x7fffea41adf0_4;
v0x7fffea41adf0_5 .array/port v0x7fffea41adf0, 5;
v0x7fffea41adf0_6 .array/port v0x7fffea41adf0, 6;
v0x7fffea41adf0_7 .array/port v0x7fffea41adf0, 7;
E_0x7fffea41a430/2 .event edge, v0x7fffea41adf0_5, v0x7fffea41adf0_6, v0x7fffea41adf0_7;
E_0x7fffea41a430 .event/or E_0x7fffea41a430/0, E_0x7fffea41a430/1, E_0x7fffea41a430/2;
E_0x7fffea41a500 .event edge, v0x7fffea4152f0_0, v0x7fffea415230_0;
E_0x7fffea41a560/0 .event edge, v0x7fffea41ba70_0, L_0x7fffea423010, L_0x7fffea422f70, L_0x7fffea422e80;
E_0x7fffea41a560/1 .event edge, L_0x7fffea422de0;
E_0x7fffea41a560 .event/or E_0x7fffea41a560/0, E_0x7fffea41a560/1;
L_0x7fffea4229e0 .part v0x7fffea4138a0_0, 5, 3;
L_0x7fffea422a80 .cmp/eq 3, v0x7fffea41be90_0, L_0x7fffea4229e0;
L_0x7fffea422de0 .part v0x7fffea41ad10_0, 0, 8;
L_0x7fffea422e80 .part v0x7fffea41ad10_0, 8, 8;
L_0x7fffea422f70 .part v0x7fffea41ad10_0, 16, 8;
L_0x7fffea423010 .part v0x7fffea41ad10_0, 24, 8;
S_0x7fffea41c6a0 .scope module, "myins_cache" "ins_cache" 2 33, 8 4 0, S_0x7fffea358590;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "busy_wait"
    .port_info 4 /OUTPUT 32 "cache_Instruction"
    .port_info 5 /OUTPUT 6 "imem_address"
    .port_info 6 /OUTPUT 1 "imem_read"
    .port_info 7 /INPUT 128 "imem_read_data"
    .port_info 8 /INPUT 1 "imem_busy_wait"
P_0x7fffea41c870 .param/l "ALLOCATE" 0 8 70, C4<10>;
P_0x7fffea41c8b0 .param/l "IDLE" 0 8 70, C4<00>;
P_0x7fffea41c8f0 .param/l "MEM_READ" 0 8 70, C4<01>;
L_0x7fffea423230/d .functor AND 1, L_0x7fffea423190, v0x7fffea41ea20_0, C4<1>, C4<1>;
L_0x7fffea423230 .delay 1 (9,9,9) L_0x7fffea423230/d;
v0x7fffea41cee0_0 .net "PC", 31 0, v0x7fffea417610_0;  alias, 1 drivers
v0x7fffea41cff0_0 .net *"_s1", 4 0, L_0x7fffea4230f0;  1 drivers
v0x7fffea41d0d0_0 .net *"_s11", 31 0, L_0x7fffea4233e0;  1 drivers
v0x7fffea41d190_0 .net *"_s14", 31 0, L_0x7fffea4234d0;  1 drivers
v0x7fffea41d270_0 .net *"_s17", 31 0, L_0x7fffea423570;  1 drivers
v0x7fffea41d3a0_0 .net *"_s2", 0 0, L_0x7fffea423190;  1 drivers
v0x7fffea41d460_0 .net *"_s8", 31 0, L_0x7fffea423340;  1 drivers
v0x7fffea41d540_0 .var "busy_wait", 0 0;
v0x7fffea41d5e0_0 .var "cache_Instruction", 31 0;
v0x7fffea41d710_0 .var "cache_block", 127 0;
v0x7fffea41d7f0 .array "cache_mem", 0 7, 133 0;
v0x7fffea41da00 .array "cache_tag", 0 7, 4 0;
v0x7fffea41dc10 .array "cache_valid", 0 7, 0 0;
v0x7fffea41de00_0 .net "clock", 0 0, v0x7fffea420370_0;  alias, 1 drivers
v0x7fffea41dea0_0 .net "hit", 0 0, L_0x7fffea423230;  1 drivers
v0x7fffea41df60_0 .var/i "i", 31 0;
v0x7fffea41e040_0 .var "imem_address", 5 0;
v0x7fffea41e120_0 .net "imem_busy_wait", 0 0, v0x7fffea41fcd0_0;  alias, 1 drivers
v0x7fffea41e1e0_0 .var "imem_read", 0 0;
v0x7fffea41e2a0_0 .net "imem_read_data", 127 0, v0x7fffea420130_0;  alias, 1 drivers
v0x7fffea41e380_0 .var "index", 2 0;
v0x7fffea41e460_0 .var "instruction", 31 0;
v0x7fffea41e540_0 .var "nextstate", 1 0;
v0x7fffea41e620_0 .var "offset", 1 0;
v0x7fffea41e700_0 .var "read_access", 0 0;
v0x7fffea41e7c0_0 .net "reset", 0 0, v0x7fffea420e80_0;  alias, 1 drivers
v0x7fffea41e860_0 .var "state", 1 0;
v0x7fffea41e940_0 .var "tag", 4 0;
v0x7fffea41ea20_0 .var "valid", 0 0;
E_0x7fffea41cbe0 .event edge, v0x7fffea41e460_0;
v0x7fffea41d7f0_0 .array/port v0x7fffea41d7f0, 0;
v0x7fffea41d7f0_1 .array/port v0x7fffea41d7f0, 1;
E_0x7fffea41cc40/0 .event edge, v0x7fffea41e700_0, v0x7fffea414b50_0, v0x7fffea41d7f0_0, v0x7fffea41d7f0_1;
v0x7fffea41d7f0_2 .array/port v0x7fffea41d7f0, 2;
v0x7fffea41d7f0_3 .array/port v0x7fffea41d7f0, 3;
v0x7fffea41d7f0_4 .array/port v0x7fffea41d7f0, 4;
v0x7fffea41d7f0_5 .array/port v0x7fffea41d7f0, 5;
E_0x7fffea41cc40/1 .event edge, v0x7fffea41d7f0_2, v0x7fffea41d7f0_3, v0x7fffea41d7f0_4, v0x7fffea41d7f0_5;
v0x7fffea41d7f0_6 .array/port v0x7fffea41d7f0, 6;
v0x7fffea41d7f0_7 .array/port v0x7fffea41d7f0, 7;
v0x7fffea41da00_0 .array/port v0x7fffea41da00, 0;
v0x7fffea41da00_1 .array/port v0x7fffea41da00, 1;
E_0x7fffea41cc40/2 .event edge, v0x7fffea41d7f0_6, v0x7fffea41d7f0_7, v0x7fffea41da00_0, v0x7fffea41da00_1;
v0x7fffea41da00_2 .array/port v0x7fffea41da00, 2;
v0x7fffea41da00_3 .array/port v0x7fffea41da00, 3;
v0x7fffea41da00_4 .array/port v0x7fffea41da00, 4;
v0x7fffea41da00_5 .array/port v0x7fffea41da00, 5;
E_0x7fffea41cc40/3 .event edge, v0x7fffea41da00_2, v0x7fffea41da00_3, v0x7fffea41da00_4, v0x7fffea41da00_5;
v0x7fffea41da00_6 .array/port v0x7fffea41da00, 6;
v0x7fffea41da00_7 .array/port v0x7fffea41da00, 7;
v0x7fffea41dc10_0 .array/port v0x7fffea41dc10, 0;
v0x7fffea41dc10_1 .array/port v0x7fffea41dc10, 1;
E_0x7fffea41cc40/4 .event edge, v0x7fffea41da00_6, v0x7fffea41da00_7, v0x7fffea41dc10_0, v0x7fffea41dc10_1;
v0x7fffea41dc10_2 .array/port v0x7fffea41dc10, 2;
v0x7fffea41dc10_3 .array/port v0x7fffea41dc10, 3;
v0x7fffea41dc10_4 .array/port v0x7fffea41dc10, 4;
v0x7fffea41dc10_5 .array/port v0x7fffea41dc10, 5;
E_0x7fffea41cc40/5 .event edge, v0x7fffea41dc10_2, v0x7fffea41dc10_3, v0x7fffea41dc10_4, v0x7fffea41dc10_5;
v0x7fffea41dc10_6 .array/port v0x7fffea41dc10, 6;
v0x7fffea41dc10_7 .array/port v0x7fffea41dc10, 7;
E_0x7fffea41cc40/6 .event edge, v0x7fffea41dc10_6, v0x7fffea41dc10_7;
E_0x7fffea41cc40 .event/or E_0x7fffea41cc40/0, E_0x7fffea41cc40/1, E_0x7fffea41cc40/2, E_0x7fffea41cc40/3, E_0x7fffea41cc40/4, E_0x7fffea41cc40/5, E_0x7fffea41cc40/6;
E_0x7fffea41cd60 .event edge, v0x7fffea41e860_0, v0x7fffea414b50_0, v0x7fffea41e2a0_0, v0x7fffea41e380_0;
E_0x7fffea41cdd0 .event edge, v0x7fffea41e860_0, v0x7fffea41dea0_0, v0x7fffea41e120_0, v0x7fffea41e540_0;
E_0x7fffea41ce70/0 .event edge, v0x7fffea41e620_0, L_0x7fffea423570, L_0x7fffea4234d0, L_0x7fffea4233e0;
E_0x7fffea41ce70/1 .event edge, L_0x7fffea423340;
E_0x7fffea41ce70 .event/or E_0x7fffea41ce70/0, E_0x7fffea41ce70/1;
L_0x7fffea4230f0 .part v0x7fffea417610_0, 7, 5;
L_0x7fffea423190 .cmp/eq 5, v0x7fffea41e940_0, L_0x7fffea4230f0;
L_0x7fffea423340 .part v0x7fffea41d710_0, 0, 32;
L_0x7fffea4233e0 .part v0x7fffea41d710_0, 32, 32;
L_0x7fffea4234d0 .part v0x7fffea41d710_0, 64, 32;
L_0x7fffea423570 .part v0x7fffea41d710_0, 96, 32;
S_0x7fffea41ec50 .scope module, "myins_memory" "ins_memory" 2 35, 9 14 0, S_0x7fffea358590;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 6 "address"
    .port_info 3 /OUTPUT 128 "readdata"
    .port_info 4 /OUTPUT 1 "busywait"
v0x7fffea41eea0_0 .var *"_s10", 7 0; Local signal
v0x7fffea41efa0_0 .var *"_s11", 7 0; Local signal
v0x7fffea41f080_0 .var *"_s12", 7 0; Local signal
v0x7fffea41f140_0 .var *"_s13", 7 0; Local signal
v0x7fffea41f220_0 .var *"_s14", 7 0; Local signal
v0x7fffea41f350_0 .var *"_s15", 7 0; Local signal
v0x7fffea41f430_0 .var *"_s16", 7 0; Local signal
v0x7fffea41f510_0 .var *"_s2", 7 0; Local signal
v0x7fffea41f5f0_0 .var *"_s3", 7 0; Local signal
v0x7fffea41f6d0_0 .var *"_s4", 7 0; Local signal
v0x7fffea41f7b0_0 .var *"_s5", 7 0; Local signal
v0x7fffea41f890_0 .var *"_s6", 7 0; Local signal
v0x7fffea41f970_0 .var *"_s7", 7 0; Local signal
v0x7fffea41fa50_0 .var *"_s8", 7 0; Local signal
v0x7fffea41fb30_0 .var *"_s9", 7 0; Local signal
v0x7fffea41fc10_0 .net "address", 5 0, v0x7fffea41e040_0;  alias, 1 drivers
v0x7fffea41fcd0_0 .var "busywait", 0 0;
v0x7fffea41fe80_0 .net "clock", 0 0, v0x7fffea420370_0;  alias, 1 drivers
v0x7fffea41ff20 .array "memory_array", 0 1023, 7 0;
v0x7fffea41ffc0_0 .net "read", 0 0, v0x7fffea41e1e0_0;  alias, 1 drivers
v0x7fffea420090_0 .var "readaccess", 0 0;
v0x7fffea420130_0 .var "readdata", 127 0;
E_0x7fffea41ee20 .event edge, v0x7fffea41e1e0_0;
    .scope S_0x7fffea413ef0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea414f10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffea413ef0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea415170_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fffea413ef0;
T_2 ;
    %wait E_0x7fffea3a7580;
    %load/vec4 v0x7fffea414b50_0;
    %cmpi/e 4294967292, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea414e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea414420_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffea413ef0;
T_3 ;
    %wait E_0x7fffea3c3580;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 8, 5;
    %pad/u 3;
    %store/vec4 v0x7fffea414900_0, 0, 3;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 0, 2;
    %pad/u 3;
    %store/vec4 v0x7fffea4149e0_0, 0, 3;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 16, 6;
    %pad/u 3;
    %store/vec4 v0x7fffea414660_0, 0, 3;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffea414580_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea414820_0, 4, 2;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 16, 6;
    %pad/u 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea414820_0, 4, 7;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x7fffea415090_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fffea415090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 1, 23, 6;
    %ix/getv/s 4, v0x7fffea415090_0;
    %store/vec4 v0x7fffea414820_0, 4, 1;
    %load/vec4 v0x7fffea415090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea415090_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea415230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea4152f0_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea414cf0_0, 0, 3;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x7fffea414420_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x7fffea415230_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x7fffea4152f0_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %store/vec4 v0x7fffea414fd0_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %store/vec4 v0x7fffea414db0_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x7fffea414e50_0, 0, 1;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffea414740_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %store/vec4 v0x7fffea414f10_0, 0, 1;
    %load/vec4 v0x7fffea415170_0;
    %inv;
    %store/vec4 v0x7fffea415170_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffea4156b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea416270_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fffea4156b0;
T_5 ;
    %vpi_call 5 20 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffea4163b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fffea4163b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_call 5 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fffea416650, v0x7fffea4163b0_0 > {0 0 0};
    %load/vec4 v0x7fffea4163b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea4163b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7fffea4156b0;
T_6 ;
    %wait E_0x7fffea415ab0;
    %load/vec4 v0x7fffea416040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffea416310_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fffea416310_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffea416310_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x7fffea416650, 0, 4;
    %load/vec4 v0x7fffea416310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea416310_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v0x7fffea416270_0;
    %inv;
    %store/vec4 v0x7fffea416270_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x7fffea416040_0;
    %nor/r;
    %load/vec4 v0x7fffea416110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %delay 10, 0;
    %load/vec4 v0x7fffea415b70_0;
    %load/vec4 v0x7fffea415c30_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffea416650, 4, 0;
    %load/vec4 v0x7fffea416270_0;
    %inv;
    %store/vec4 v0x7fffea416270_0, 0, 1;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffea4156b0;
T_7 ;
    %wait E_0x7fffea415a40;
    %load/vec4 v0x7fffea416110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffea415dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea416650, 4;
    %assign/vec4 v0x7fffea415d30_0, 20;
    %load/vec4 v0x7fffea415f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea416650, 4;
    %assign/vec4 v0x7fffea415e90_0, 20;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffea4156b0;
T_8 ;
    %wait E_0x7fffea4159e0;
    %load/vec4 v0x7fffea415dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea416650, 4;
    %store/vec4 v0x7fffea416490_0, 0, 8;
    %load/vec4 v0x7fffea415f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea416650, 4;
    %store/vec4 v0x7fffea416570_0, 0, 8;
    %delay 20, 0;
    %load/vec4 v0x7fffea416490_0;
    %store/vec4 v0x7fffea415d30_0, 0, 8;
    %load/vec4 v0x7fffea416570_0;
    %store/vec4 v0x7fffea415e90_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffea4156b0;
T_9 ;
    %wait E_0x7fffea335fd0;
    %vpi_call 5 88 "$monitor", "%d , %d , %d , %d , %d , %d , %d , %d , %d", $time, &A<v0x7fffea416650, 0>, &A<v0x7fffea416650, 1>, &A<v0x7fffea416650, 2>, &A<v0x7fffea416650, 3>, &A<v0x7fffea416650, 4>, &A<v0x7fffea416650, 5>, &A<v0x7fffea416650, 6>, &A<v0x7fffea416650, 7> {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffea361be0;
T_10 ;
    %wait E_0x7fffea3a7730;
    %load/vec4 v0x7fffea413940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7fffea413c10_0;
    %store/vec4 v0x7fffea4138a0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7fffea413aa0_0;
    %store/vec4 v0x7fffea4138a0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7fffea413b40_0;
    %store/vec4 v0x7fffea4138a0_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x7fffea413ce0_0;
    %store/vec4 v0x7fffea4138a0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffea358710;
T_11 ;
    %wait E_0x7fffea3c2a10;
    %load/vec4 v0x7fffea418360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fffea418110_0;
    %store/vec4 v0x7fffea4181d0_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffea416e00_0;
    %store/vec4 v0x7fffea4181d0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffea358710;
T_12 ;
    %wait E_0x7fffea397bc0;
    %load/vec4 v0x7fffea418290_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fffea417160_0;
    %store/vec4 v0x7fffea418110_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffea417460_0;
    %store/vec4 v0x7fffea418110_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffea358710;
T_13 ;
    %wait E_0x7fffea3f6100;
    %load/vec4 v0x7fffea417b70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fffea417fa0_0;
    %store/vec4 v0x7fffea4179c0_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffea4178d0_0;
    %store/vec4 v0x7fffea4179c0_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffea358710;
T_14 ;
    %wait E_0x7fffea3f5d80;
    %load/vec4 v0x7fffea4176d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %delay 10, 0;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7fffea417610_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffea358710;
T_15 ;
    %wait E_0x7fffea415ab0;
    %delay 10, 0;
    %load/vec4 v0x7fffea4176d0_0;
    %nor/r;
    %load/vec4 v0x7fffea416bf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffea417030_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fffea418430_0;
    %store/vec4 v0x7fffea417610_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffea358710;
T_16 ;
    %wait E_0x7fffea32ec90;
    %load/vec4 v0x7fffea417d00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fffea417da0_0;
    %store/vec4 v0x7fffea418430_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffea416b20_0;
    %store/vec4 v0x7fffea418430_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffea358710;
T_17 ;
    %wait E_0x7fffea3a7580;
    %delay 10, 0;
    %load/vec4 v0x7fffea416bf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea417030_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fffea417610_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffea417da0_0, 0, 32;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffea358710;
T_18 ;
    %wait E_0x7fffea32ea70;
    %delay 10, 0;
    %load/vec4 v0x7fffea416bf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fffea417240_0;
    %load/vec4 v0x7fffea417da0_0;
    %add;
    %store/vec4 v0x7fffea416b20_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffea358710;
T_19 ;
    %wait E_0x7fffea32e930;
    %load/vec4 v0x7fffea416bf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7fffea417610_0;
    %cmpi/e 4294967292, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea417d00_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7fffea416a60_0;
    %load/vec4 v0x7fffea417c10_0;
    %and;
    %store/vec4 v0x7fffea417d00_0, 0, 1;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fffea358710;
T_20 ;
    %wait E_0x7fffea32fd60;
    %delay 10, 0;
    %load/vec4 v0x7fffea416bf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x7fffea417460_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffea417160_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffea419ca0;
T_21 ;
    %wait E_0x7fffea41a560;
    %load/vec4 v0x7fffea41ba70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41ad10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffea41bc70_0, 0, 8;
    %jmp T_21.4;
T_21.1 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41ad10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffea41bc70_0, 0, 8;
    %jmp T_21.4;
T_21.2 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41ad10_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffea41bc70_0, 0, 8;
    %jmp T_21.4;
T_21.3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41ad10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffea41bc70_0, 0, 8;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fffea419ca0;
T_22 ;
    %wait E_0x7fffea415ab0;
    %load/vec4 v0x7fffea41bbb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea41b1a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41bbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41ac20_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fffea41c0d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea41b1a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41ac20_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fffea41ba70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.4 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41c190_0;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %jmp T_22.8;
T_22.5 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41c190_0;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %jmp T_22.8;
T_22.6 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41c190_0;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %jmp T_22.8;
T_22.7 ;
    %delay 10, 0;
    %load/vec4 v0x7fffea41c190_0;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 35, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 36, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41c0d0_0, 0, 1;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffea419ca0;
T_23 ;
    %wait E_0x7fffea41a500;
    %load/vec4 v0x7fffea41bb10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffea41c030_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_23.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 9;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.1, 9;
 ; End of false expr.
    %blend;
T_23.1;
    %pad/s 1;
    %store/vec4 v0x7fffea41ac20_0, 0, 1;
    %load/vec4 v0x7fffea41bb10_0;
    %load/vec4 v0x7fffea41c030_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %pad/s 1;
    %store/vec4 v0x7fffea41bbb0_0, 0, 1;
    %load/vec4 v0x7fffea41bb10_0;
    %nor/r;
    %load/vec4 v0x7fffea41c030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %pad/s 1;
    %store/vec4 v0x7fffea41c0d0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fffea419ca0;
T_24 ;
    %wait E_0x7fffea41a430;
    %load/vec4 v0x7fffea41bbb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffea41c0d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.0, 9;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x7fffea41b340_0, 10;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41adf0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fffea41ad10_0, 10;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41adf0, 4;
    %parti/s 3, 32, 7;
    %assign/vec4 v0x7fffea41be90_0, 10;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41adf0, 4;
    %parti/s 1, 35, 7;
    %assign/vec4 v0x7fffea41b0e0_0, 10;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41adf0, 4;
    %parti/s 1, 36, 7;
    %assign/vec4 v0x7fffea41bf70_0, 10;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x7fffea41ba70_0, 10;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffea419ca0;
T_25 ;
    %wait E_0x7fffea41a3b0;
    %load/vec4 v0x7fffea41bdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x7fffea41bb10_0;
    %load/vec4 v0x7fffea41c030_0;
    %or;
    %load/vec4 v0x7fffea41b0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffea41b1a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v0x7fffea41bb10_0;
    %load/vec4 v0x7fffea41c030_0;
    %or;
    %load/vec4 v0x7fffea41b0e0_0;
    %and;
    %load/vec4 v0x7fffea41b1a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
T_25.8 ;
T_25.6 ;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x7fffea41b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
    %jmp T_25.10;
T_25.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
T_25.10 ;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x7fffea41b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
    %jmp T_25.12;
T_25.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
T_25.12 ;
    %jmp T_25.4;
T_25.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea41b9d0_0, 0, 3;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffea419ca0;
T_26 ;
    %wait E_0x7fffea41a330;
    %load/vec4 v0x7fffea41bdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41b690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41b830_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffea41b420_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffea41b900_0, 0, 32;
    %jmp T_26.4;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea41b690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41b830_0, 0, 1;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 6, 2, 3;
    %store/vec4 v0x7fffea41b420_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffea41b900_0, 0, 32;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41b690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea41b830_0, 0, 1;
    %load/vec4 v0x7fffea41be90_0;
    %load/vec4 v0x7fffea41b340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffea41b420_0, 0, 6;
    %load/vec4 v0x7fffea41ad10_0;
    %store/vec4 v0x7fffea41b900_0, 0, 32;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41b690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41b830_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffea41b420_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffea41b900_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x7fffea41b760_0;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %load/vec4 v0x7fffea41ab60_0;
    %parti/s 3, 5, 4;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 35, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffea41b340_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 36, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41adf0, 4, 5;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffea419ca0;
T_27 ;
    %wait E_0x7fffea41a2d0;
    %load/vec4 v0x7fffea41bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffea41bdd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41ac20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffea41b260_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7fffea41b260_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 37;
    %ix/getv/s 3, v0x7fffea41b260_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x7fffea41adf0, 0, 4;
    %load/vec4 v0x7fffea41b260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea41b260_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fffea41b9d0_0;
    %store/vec4 v0x7fffea41bdd0_0, 0, 3;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fffea418630;
T_28 ;
    %vpi_call 6 39 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffea4194a0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x7fffea4194a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.1, 5;
    %vpi_call 6 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fffea419580, v0x7fffea4194a0_0 > {0 0 0};
    %load/vec4 v0x7fffea4194a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea4194a0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_0x7fffea418630;
T_29 ;
    %wait E_0x7fffea4189a0;
    %load/vec4 v0x7fffea419640_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffea419940_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_29.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.1, 9;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.1, 9;
 ; End of false expr.
    %blend;
T_29.1;
    %pad/s 1;
    %store/vec4 v0x7fffea419260_0, 0, 1;
    %load/vec4 v0x7fffea419640_0;
    %load/vec4 v0x7fffea419940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_29.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %pad/s 1;
    %store/vec4 v0x7fffea419700_0, 0, 1;
    %load/vec4 v0x7fffea419640_0;
    %nor/r;
    %load/vec4 v0x7fffea419940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_29.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.5, 8;
T_29.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.5, 8;
 ; End of false expr.
    %blend;
T_29.5;
    %pad/s 1;
    %store/vec4 v0x7fffea419a00_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fffea418630;
T_30 ;
    %wait E_0x7fffea415ab0;
    %load/vec4 v0x7fffea419700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffea419580, 4;
    %store/vec4 v0x7fffea418b00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418b00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea4197c0_0, 4, 8;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffea419580, 4;
    %store/vec4 v0x7fffea418be0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418be0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea4197c0_0, 4, 8;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffea419580, 4;
    %store/vec4 v0x7fffea418cd0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418cd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea4197c0_0, 4, 8;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffea419580, 4;
    %store/vec4 v0x7fffea418db0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418db0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea4197c0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419700_0, 0, 1;
T_30.0 ;
    %load/vec4 v0x7fffea419a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x7fffea419ac0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffea418ee0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418ee0_0;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffea419580, 4, 0;
    %load/vec4 v0x7fffea419ac0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffea418fc0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418fc0_0;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffea419580, 4, 0;
    %load/vec4 v0x7fffea419ac0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffea4190a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea4190a0_0;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffea419580, 4, 0;
    %load/vec4 v0x7fffea419ac0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffea418a00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea418a00_0;
    %load/vec4 v0x7fffea419180_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffea419580, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419a00_0, 0, 1;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffea418630;
T_31 ;
    %wait E_0x7fffea418940;
    %load/vec4 v0x7fffea4198a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffea4193c0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x7fffea4193c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffea4193c0_0;
    %store/vec4a v0x7fffea419580, 4, 0;
    %load/vec4 v0x7fffea4193c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea4193c0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea419a00_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fffea41c6a0;
T_32 ;
    %wait E_0x7fffea41ce70;
    %delay 10, 0;
    %load/vec4 v0x7fffea41e620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x7fffea41d710_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fffea41e460_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x7fffea41d710_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fffea41e460_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x7fffea41d710_0;
    %parti/s 32, 64, 8;
    %store/vec4 v0x7fffea41e460_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0x7fffea41d710_0;
    %parti/s 32, 96, 8;
    %store/vec4 v0x7fffea41e460_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffea41cee0_0;
    %cmpi/e 4294967292, 0, 32;
    %jmp/0xz  T_32.5, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffea41e460_0, 0, 32;
T_32.5 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fffea41c6a0;
T_33 ;
    %wait E_0x7fffea41cdd0;
    %load/vec4 v0x7fffea41e860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %jmp T_33.3;
T_33.0 ;
    %load/vec4 v0x7fffea41dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffea41e540_0, 0, 2;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffea41e540_0, 0, 2;
T_33.5 ;
    %jmp T_33.3;
T_33.1 ;
    %load/vec4 v0x7fffea41e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffea41e540_0, 0, 2;
    %jmp T_33.7;
T_33.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffea41e540_0, 0, 2;
T_33.7 ;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffea41e540_0, 0, 2;
    %jmp T_33.3;
T_33.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffea41dea0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffea41e540_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea41e1e0_0, 0, 1;
T_33.8 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fffea41c6a0;
T_34 ;
    %wait E_0x7fffea41cd60;
    %load/vec4 v0x7fffea41e860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %jmp T_34.3;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41e1e0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffea41e040_0, 0, 6;
    %jmp T_34.3;
T_34.1 ;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 6, 4, 4;
    %store/vec4 v0x7fffea41e040_0, 0, 6;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41e1e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fffea41e2a0_0;
    %load/vec4 v0x7fffea41e380_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffea41d7f0, 4, 5;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 5, 7, 4;
    %load/vec4 v0x7fffea41e380_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffea41da00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffea41e380_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffea41dc10, 4, 0;
    %delay 19, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41d540_0, 0, 1;
    %jmp T_34.3;
T_34.3 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fffea41c6a0;
T_35 ;
    %wait E_0x7fffea41cc40;
    %load/vec4 v0x7fffea41e700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41d7f0, 4;
    %parti/s 128, 0, 2;
    %store/vec4 v0x7fffea41d710_0, 0, 128;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41da00, 4;
    %store/vec4 v0x7fffea41e940_0, 0, 5;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41dc10, 4;
    %store/vec4 v0x7fffea41ea20_0, 0, 1;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x7fffea41e380_0, 0, 3;
    %load/vec4 v0x7fffea41cee0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fffea41e620_0, 0, 2;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fffea41c6a0;
T_36 ;
    %wait E_0x7fffea41cbe0;
    %load/vec4 v0x7fffea41dea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x7fffea41e460_0;
    %store/vec4 v0x7fffea41d5e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41e700_0, 0, 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fffea41c6a0;
T_37 ;
    %wait E_0x7fffea41a2d0;
    %load/vec4 v0x7fffea41e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffea41e860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41d540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffea41df60_0, 0, 32;
T_37.2 ;
    %load/vec4 v0x7fffea41df60_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 134;
    %ix/getv/s 4, v0x7fffea41df60_0;
    %store/vec4a v0x7fffea41d7f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffea41df60_0;
    %store/vec4a v0x7fffea41dc10, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x7fffea41df60_0;
    %store/vec4a v0x7fffea41da00, 4, 0;
    %load/vec4 v0x7fffea41df60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffea41df60_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fffea41e540_0;
    %store/vec4 v0x7fffea41e860_0, 0, 2;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fffea41c6a0;
T_38 ;
    %wait E_0x7fffea415ab0;
    %load/vec4 v0x7fffea41dea0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffea41cee0_0;
    %cmpi/e 4294967292, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41d540_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea41d540_0, 0, 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fffea41c6a0;
T_39 ;
    %wait E_0x7fffea3a7580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea41e700_0, 0, 1;
    %load/vec4 v0x7fffea41cee0_0;
    %cmpi/e 4294967292, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41e700_0, 0, 1;
T_39.0 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fffea41ec50;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea420090_0, 0, 1;
    %pushi/vec4 83886089, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 83951617, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 167772161, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 184549632, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 134348801, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 134414337, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 17039361, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 184550402, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 151322626, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 184550432, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %pushi/vec4 151388192, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffea41ff20, 4, 0;
    %end;
    .thread T_40;
    .scope S_0x7fffea41ec50;
T_41 ;
    %wait E_0x7fffea41ee20;
    %load/vec4 v0x7fffea41ffc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %pad/s 1;
    %store/vec4 v0x7fffea41fcd0_0, 0, 1;
    %load/vec4 v0x7fffea41ffc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %pad/s 1;
    %store/vec4 v0x7fffea420090_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7fffea41ec50;
T_42 ;
    %wait E_0x7fffea415ab0;
    %load/vec4 v0x7fffea420090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %delay 400, 0;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 0, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 1, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f510_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f510_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 2, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f5f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f5f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 3, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f6d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f6d0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 4, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f7b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f7b0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 5, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f890_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f890_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 6, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f970_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f970_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 7, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41fa50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41fa50_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 8, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41fb30_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41fb30_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 9, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41eea0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41eea0_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 10, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41efa0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41efa0_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 11, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f080_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f080_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 12, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f140_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f140_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 13, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f220_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f220_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 14, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f350_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f350_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %load/vec4 v0x7fffea41fc10_0;
    %concati/vec4 15, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffea41ff20, 4;
    %store/vec4 v0x7fffea41f430_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffea41f430_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffea420130_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea41fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea420090_0, 0, 1;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fffea358590;
T_43 ;
    %vpi_call 2 44 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffea358590 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea420370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea420e80_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffea420e80_0, 0, 1;
    %delay 35000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x7fffea358590;
T_44 ;
    %delay 40, 0;
    %load/vec4 v0x7fffea420370_0;
    %inv;
    %store/vec4 v0x7fffea420370_0, 0, 1;
    %jmp T_44;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./part3.v";
    "./part1.v";
    "./part2.v";
    "./memory.v";
    "./cache.v";
    "./ins_cache.v";
    "./ins_memory.v";
