=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01 results\llama3.2_3b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01.sv dataset_code-complete-iccad2023/Prob132_always_if2_test.sv dataset_code-complete-iccad2023/Prob132_always_if2_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'shut_off_computer' has 52 mismatches. First mismatch occurred at time 50.
Hint: Output 'keep_driving' has 20 mismatches. First mismatch occurred at time 80.
Hint: Total mismatched samples is 65 out of 121 samples

Simulation finished at 605 ps
Mismatches: 65 in 121 samples


--- stderr ---
