// Seed: 3858590733
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    output uwire id_6
);
  assign id_6 = -1'd0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri  id_2
);
  logic id_4;
  assign id_0 = -1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  tri  id_0,
    input  wor  id_1,
    output wor  id_2,
    input  tri1 id_3
);
  supply1 id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
