Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 21 14:47:41 2025
| Host         : DESKTOP-FEGLDB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_5x8_timing_summary_routed.rpt -pb memory_5x8_timing_summary_routed.pb -rpx memory_5x8_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_5x8
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  264         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (536)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (264)
--------------------------
 There are 264 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (536)
--------------------------------------------------
 There are 536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  544          inf        0.000                      0                  544           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           544 Endpoints
Min Delay           544 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 3.737ns (47.987%)  route 4.050ns (52.013%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.811     5.132    data_out_IOBUF[7]_inst/T
    W20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.655     7.787 r  data_out_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.787    data_out[7]
    W20                                                               r  data_out[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 3.743ns (48.909%)  route 3.910ns (51.091%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.671     4.992    data_out_IOBUF[6]_inst/T
    Y18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.661     7.654 r  data_out_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.654    data_out[6]
    Y18                                                               r  data_out[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 3.737ns (49.841%)  route 3.760ns (50.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.521     4.842    data_out_IOBUF[5]_inst/T
    Y19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.655     7.497 r  data_out_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.497    data_out[5]
    Y19                                                               r  data_out[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 3.716ns (50.721%)  route 3.610ns (49.279%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.371     4.692    data_out_IOBUF[4]_inst/T
    V16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.634     7.327 r  data_out_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.327    data_out[4]
    V16                                                               r  data_out[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 3.721ns (51.813%)  route 3.461ns (48.187%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.221     4.542    data_out_IOBUF[3]_inst/T
    W16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.639     7.182 r  data_out_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.182    data_out[3]
    W16                                                               r  data_out[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 3.696ns (52.749%)  route 3.311ns (47.251%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.071     4.393    data_out_IOBUF[2]_inst/T
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.614     7.007 r  data_out_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.007    data_out[2]
    R16                                                               r  data_out[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 3.692ns (53.875%)  route 3.161ns (46.125%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.921     4.243    data_out_IOBUF[1]_inst/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.610     6.853 r  data_out_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.853    data_out[1]
    R17                                                               r  data_out[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 3.703ns (55.153%)  route 3.011ns (44.847%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    W18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  rd_IBUF_inst/O
                         net (fo=3, routed)           1.239     2.197    rd_IBUF
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     2.321 f  data_out_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.772     4.093    data_out_IOBUF[0]_inst/T
    T17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.621     6.714 r  data_out_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.714    data_out[0]
    T17                                                               r  data_out[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e
                            (input port)
  Destination:            mem_reg[6][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.505ns  (logic 1.204ns (18.516%)  route 5.300ns (81.484%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  data_e (IN)
                         net (fo=0)                   0.000     0.000    data_e
    W19                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  data_e_IBUF_inst/O
                         net (fo=3, routed)           1.430     2.386    data_e_IBUF
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     2.510 r  mem[31][7]_i_2/O
                         net (fo=32, routed)          2.808     5.319    mem[31][7]_i_2_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  mem[6][7]_i_1/O
                         net (fo=8, routed)           1.062     6.505    mem[6][7]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  mem_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_e
                            (input port)
  Destination:            mem_reg[6][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 1.204ns (18.910%)  route 5.165ns (81.090%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  data_e (IN)
                         net (fo=0)                   0.000     0.000    data_e
    W19                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  data_e_IBUF_inst/O
                         net (fo=3, routed)           1.430     2.386    data_e_IBUF
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     2.510 r  mem[31][7]_i_2/O
                         net (fo=32, routed)          2.808     5.319    mem[31][7]_i_2_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  mem[6][7]_i_1/O
                         net (fo=8, routed)           0.927     6.369    mem[6][7]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  mem_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out[1]
                            (input port)
  Destination:            mem_reg[20][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.161ns (31.527%)  route 0.350ns (68.473%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data_out[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[1]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_out_IOBUF[1]_inst/IBUF/O
                         net (fo=32, routed)          0.350     0.511    data_out_IBUF[1]
    SLICE_X36Y11         FDRE                                         r  mem_reg[20][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[2]
                            (input port)
  Destination:            mem_reg[20][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.165ns (31.585%)  route 0.358ns (68.415%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data_out[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[2]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  data_out_IOBUF[2]_inst/IBUF/O
                         net (fo=32, routed)          0.358     0.523    data_out_IBUF[2]
    SLICE_X36Y11         FDRE                                         r  mem_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[2]
                            (input port)
  Destination:            mem_reg[21][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.165ns (31.585%)  route 0.358ns (68.415%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data_out[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[2]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  data_out_IOBUF[2]_inst/IBUF/O
                         net (fo=32, routed)          0.358     0.523    data_out_IBUF[2]
    SLICE_X37Y11         FDRE                                         r  mem_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg[11][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.379ns (70.592%)  route 0.158ns (29.408%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE                         0.000     0.000 r  mem_reg[11][2]/C
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mem_reg[11][2]/Q
                         net (fo=1, routed)           0.050     0.214    mem_reg[11][2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  read_data_reg[2]_i_10/O
                         net (fo=1, routed)           0.000     0.259    read_data_reg[2]_i_10_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.321 r  read_data_reg_reg[2]_i_4/O
                         net (fo=1, routed)           0.108     0.429    read_data_reg_reg[2]_i_4_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.108     0.537 r  read_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.537    read_data_reg[2]_i_1_n_0
    SLICE_X39Y13         FDCE                                         r  read_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[7]
                            (input port)
  Destination:            mem_reg[24][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.206ns (36.979%)  route 0.350ns (63.021%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  data_out[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[7]_inst/IO
    W20                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  data_out_IOBUF[7]_inst/IBUF/O
                         net (fo=32, routed)          0.350     0.556    data_out_IBUF[7]
    SLICE_X42Y16         FDRE                                         r  mem_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[3]
                            (input port)
  Destination:            mem_reg[28][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.190ns (33.721%)  route 0.373ns (66.279%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_out[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[3]_inst/IO
    W16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  data_out_IOBUF[3]_inst/IBUF/O
                         net (fo=32, routed)          0.373     0.563    data_out_IBUF[3]
    SLICE_X41Y14         FDRE                                         r  mem_reg[28][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[1]
                            (input port)
  Destination:            mem_reg[21][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.161ns (28.200%)  route 0.410ns (71.800%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data_out[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[1]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_out_IOBUF[1]_inst/IBUF/O
                         net (fo=32, routed)          0.410     0.571    data_out_IBUF[1]
    SLICE_X37Y11         FDRE                                         r  mem_reg[21][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[7]
                            (input port)
  Destination:            mem_reg[14][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.206ns (35.704%)  route 0.370ns (64.296%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  data_out[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[7]_inst/IO
    W20                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  data_out_IOBUF[7]_inst/IBUF/O
                         net (fo=32, routed)          0.370     0.576    data_out_IBUF[7]
    SLICE_X40Y17         FDRE                                         r  mem_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[6]
                            (input port)
  Destination:            mem_reg[29][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.212ns (36.581%)  route 0.367ns (63.419%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  data_out[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[6]_inst/IO
    Y18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  data_out_IOBUF[6]_inst/IBUF/O
                         net (fo=32, routed)          0.367     0.579    data_out_IBUF[6]
    SLICE_X43Y15         FDRE                                         r  mem_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out[5]
                            (input port)
  Destination:            mem_reg[29][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.205ns (35.345%)  route 0.375ns (64.655%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  data_out[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_out_IOBUF[5]_inst/IO
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  data_out_IOBUF[5]_inst/IBUF/O
                         net (fo=32, routed)          0.375     0.581    data_out_IBUF[5]
    SLICE_X43Y15         FDRE                                         r  mem_reg[29][5]/D
  -------------------------------------------------------------------    -------------------





