Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 05 00:42:23 2025
| Host         : Chiaro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              74 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             183 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------+-------------------------------------+------------------+----------------+
|          Clock Signal          |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------------+-------------------------------------+------------------+----------------+
|  game/VGA_Disp/divider/CLK     | game/VGA_Disp/oHSync               | game/VGA_Disp/oHSync_i_1_n_0        |                1 |              1 |
|  game/VGA_Disp/divider/clk_50M |                                    |                                     |                1 |              1 |
|  sound_ctrl/pause              |                                    |                                     |                1 |              1 |
|  dclk                          | mp3/oSI_i_1_n_0                    | sound_ctrl/oSI_reg                  |                1 |              1 |
|  dclk                          | mp3/oXCS_i_1_n_0                   | sound_ctrl/oSI_reg                  |                1 |              1 |
|  dclk                          | mp3/oXDCS_i_1_n_0                  | sound_ctrl/oSI_reg                  |                1 |              1 |
|  dclk                          | mp3/oXRESET_i_1_n_0                | sound_ctrl/oSI_reg                  |                1 |              1 |
|  iClk_IBUF_BUFG                | speed_ctrl/speed_reg[3]_i_1_n_0    |                                     |                1 |              4 |
|  dclk                          |                                    |                                     |                2 |              6 |
|  game/VGA_Disp/divider/CLK     | game/VGA_Disp/oRed[2]_i_1_n_0      |                                     |                7 |              8 |
|  game/VGA_Disp/divider/CLK     | game/VGA_Disp/VCount[9]_i_1_n_0    |                                     |                4 |             10 |
|  game/VGA_Disp/divider/CLK     |                                    |                                     |                6 |             11 |
|  dclk                          | mp3/cmdSci[25]_i_1_n_0             | mp3/cmdSci[31]_i_1_n_0              |                4 |             12 |
|  dclk                          | mp3/romAddr                        | sound_ctrl/oSI_reg                  |                4 |             13 |
|  dclk                          | mp3/cmdSci[25]_i_1_n_0             |                                     |                6 |             20 |
|  iClk_IBUF_BUFG                |                                    |                                     |               12 |             20 |
|  oVSync_OBUF_BUFG              | game/VGA_Disp/right_pos[9]_i_1_n_0 | game/VGA_Disp/ball_y_pos[9]_i_1_n_0 |                6 |             20 |
|  oVSync_OBUF_BUFG              | game/VGA_Disp/pau_i_1_n_0          | game/VGA_Disp/ball_y_pos[9]_i_1_n_0 |                7 |             21 |
| ~oVSync_OBUF_BUFG              |                                    |                                     |               16 |             25 |
|  dclk                          | mp3/countDelay                     | sound_ctrl/oSI_reg                  |               10 |             32 |
|  dclk                          | mp3/countcmd[31]_i_2_n_0           | mp3/countcmd[31]_i_1_n_0            |               10 |             32 |
|  iClk_IBUF_BUFG                |                                    | mp3/div/clear                       |                8 |             32 |
|  iClk_IBUF_BUFG                | sound_ctrl/rst_counter             |                                     |                8 |             32 |
|  dclk                          | mp3/countData[31]_i_2_n_0          | mp3/countData[31]_i_1_n_0           |               21 |             48 |
+--------------------------------+------------------------------------+-------------------------------------+------------------+----------------+


