#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Sep  8 12:40:45 2016
# Process ID: 27114
# Current directory: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado
# Command line: vivado
# Log file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.xpr
open_bd_design {/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd}
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets counter_stream_have_last_hls_0_counter] [get_bd_cells counter_stream_have_last_hls_0]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:counter_stream_have_last_hls:1.0 counter_stream_have_last_hls_0
endgroup
set_property location {2.5 808 141} [get_bd_cells counter_stream_have_last_hls_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins counter_stream_have_last_hls_0/s_axi_cpuControl]
connect_bd_intf_net [get_bd_intf_pins counter_stream_have_last_hls_0/counter] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
assign_bd_address
validate_bd_design
reset_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd]
export_ip_user_files -of_objects  [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/impl_1/testing_stream_have_last_signal_system_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf
