# do lab6_task1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:06 on Nov 14,2017
# vcom -work work arbiter_lsb_nbit.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity arbiter_lsb_nbit
# -- Compiling architecture structure of arbiter_lsb_nbit
# End time: 17:26:07 on Nov 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:07 on Nov 14,2017
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arbiter_lsb_nbit_vhd_vec_tst
# -- Compiling architecture arbiter_lsb_nbit_arch of arbiter_lsb_nbit_vhd_vec_tst
# ** Error: Waveform1.vwf.vht(59): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Waveform1.vwf.vht(59): (vcom-1499) Aggregate with a single element association must use named association.
# ** Error: Waveform1.vwf.vht(69): VHDL Compiler exiting
# End time: 17:26:07 on Nov 14,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/altera17/modelsim_ase/win32aloem/vcom failed.
# Executing ONERROR command at macro ./lab6_task1.do line 4
