{
  "module_name": "memory.json",
  "hash_id": "ce2e89008b5aede8c5e97cc745a04088c5ad3cce805fd36200428a81ec721f30",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen4/memory.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ls_bad_status2.stli_other\",\n    \"EventCode\": \"0x24\",\n    \"BriefDescription\": \"Store-to-load conflicts (load unable to complete due to a non-forwardable conflict with an older store).\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Number of memory load operations dispatched to the load-store unit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.store_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Number of memory store operations dispatched to the load-store unit.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_st_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Number of memory load-store operations dispatched to the load-store unit.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_stlf\",\n    \"EventCode\": \"0x35\",\n    \"BriefDescription\": \"Store-to-load-forward (STLF) hits.\"\n  },\n  {\n    \"EventName\": \"ls_st_commit_cancel2.st_commit_cancel_wcb_full\",\n    \"EventCode\": \"0x37\",\n    \"BriefDescription\": \"Non-cacheable store commits cancelled due to the non-cacheable commit buffer being full.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB hits for 4k pages.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB hits for coalesced pages. A coalesced page is a 16k page created from four adjacent 4k pages.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB hits for 2M pages.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB hits for 1G pages.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for 4k pages.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for coalesced pages. A coalesced page is a 16k page created from four adjacent 4k pages.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for 2M pages.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for 1G pages.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.all_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses with L2 DTLB misses (page-table walks are requested) for all page sizes.\",\n    \"UMask\": \"0xf0\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.all\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB misses for all page sizes.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_misal_loads.ma64\",\n    \"EventCode\": \"0x47\",\n    \"BriefDescription\": \"64B misaligned (cacheline crossing) loads.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_misal_loads.ma4k\",\n    \"EventCode\": \"0x47\",\n    \"BriefDescription\": \"4kB misaligned (page crossing) loads.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_tlb_flush.all\",\n    \"EventCode\": \"0x78\",\n    \"BriefDescription\": \"All TLB Flushes.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_hit\",\n    \"EventCode\": \"0x84\",\n    \"BriefDescription\": \"Instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.if4k\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"Instruction fetches that miss in both the L1 and L2 ITLBs (page-table walks are requested) for 4k pages.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.if2m\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"Instruction fetches that miss in both the L1 and L2 ITLBs (page-table walks are requested) for 2M pages.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.if1g\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"Instruction fetches that miss in both the L1 and L2 ITLBs (page-table walks are requested) for 1G pages.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.coalesced_4k\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"Instruction fetches that miss in both the L1 and L2 ITLBs (page-table walks are requested) for coalesced pages. A coalesced page is a 16k page created from four adjacent 4k pages.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_miss_l2_tlb_miss.all\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"Instruction fetches that miss in both the L1 and L2 ITLBs (page-table walks are requested) for all page sizes.\",\n    \"UMask\": \"0x0f\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_fetch_hit.if4k\",\n    \"EventCode\": \"0x94\",\n    \"BriefDescription\": \"Instruction fetches that hit in the L1 ITLB for 4k or coalesced pages. A coalesced page is a 16k page created from four adjacent 4k pages.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_fetch_hit.if2m\",\n    \"EventCode\": \"0x94\",\n    \"BriefDescription\": \"Instruction fetches that hit in the L1 ITLB for 2M pages.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_fetch_hit.if1g\",\n    \"EventCode\": \"0x94\",\n    \"BriefDescription\": \"Instruction fetches that hit in the L1 ITLB for 1G pages.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"bp_l1_tlb_fetch_hit.all\",\n    \"EventCode\": \"0x94\",\n    \"BriefDescription\": \"Instruction fetches that hit in the L1 ITLB for all page sizes.\",\n    \"UMask\": \"0x07\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}