L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/Simulation/inout_test.v {1 {vlog -work work -vopt -stats=none {L:\FPGA_Project\MyProj\VerilogStudy\VerSat_UpDown_Counter\Simulation\inout_test.v}
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module inout_test
-- Compiling module testbench_inout

Top level modules:
	testbench_inout

} {} {}} L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter2.v {1 {vlog -work work -vopt -stats=none L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter2.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module verset_updown_counter2

Top level modules:
	verset_updown_counter2

} {} {}} L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter_test.v {1 {vlog -work work -vopt -stats=none L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter_test.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module top_test

Top level modules:
	top_test

} {} {}} L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter.v {1 {vlog -work work -vopt -stats=none L:/FPGA_Project/MyProj/VerilogStudy/VerSat_UpDown_Counter/verset_updown_counter.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module verset_updown_counter1

Top level modules:
	verset_updown_counter1

} {} {}}
