Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul 30 22:10:55 2022
| Host         : 51-0460864-H1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   186 |
|    Minimum number of control sets                        |   186 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   506 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   186 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             340 |          142 |
| No           | No                    | Yes                    |              42 |           15 |
| No           | Yes                   | No                     |             286 |          125 |
| Yes          | No                    | No                     |            2015 |          633 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            1447 |          403 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                              | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop_0                                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108/grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108_m_axi_gmem_AWVALID                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                          | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_4                                                                                                                                                                          | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_4                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                              | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                     | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                    | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_4                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_4                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_4                                                                                                                                                               | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_4                                                                                                                                                              | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_4                                                                                                                                                                         | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_4                                                                                                                                                             | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_4                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                   | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                   | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_4                                                                                                                                                                          | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_4                                                                                                                                                                          | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_4                                                                                                                                                                        | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_4                                                                                                                                                                           | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              5 |         1.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              5 |         1.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                               | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/flow_control_loop_pipe_sequential_init_U/indvar_flatten58_fu_100                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/ap_CS_fsm_pp0_stage0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                  | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/indvar_flatten_fu_820                                                                                                                             | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                       |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                         | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/i_fu_960                                                                                                                                                         | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_96016_out                                                                                                                           |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/p_1_in                                                                                                                                                                            | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/flow_control_loop_pipe_sequential_init_U/i_fu_4802_out                                                                                                                                             |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/flow_control_loop_pipe_sequential_init_U/add_ln98_9_reg_8720                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/indvar_flatten_fu_820                                                                                                                             | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/flow_control_loop_pipe_sequential_init_U/i_1_fu_860                                                                                                                |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/i_fu_580                                                                                                                                                                          | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80_m_axi_gmem_ARVALID                                                                                                                                   |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                           | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/ap_CS_fsm_pp0_stage0                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                             | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_4                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/acc_addr_3_reg_6810                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/acc_addr_reg_8940                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/flow_control_loop_pipe_sequential_init_U/indvar_flatten37_fu_90                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                       | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_3[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                         | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/i_1_fu_8603_out                                                                                                                                   | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/flow_control_loop_pipe_sequential_init_U/i_1_fu_860                                                                                                                |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_32s_11s_32_2_1_U12/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101_ap_start_reg_reg                                                           |                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_32s_11s_32_2_1_U12/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_32s_11s_32_2_1_U15/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             28 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             28 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                         | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_load_1_reg_2170                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/control_s_axi_U/int_im[31]_i_1_n_4                                                                                                                                                                                              | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           | design_2_i/sw_compute_0/inst/control_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/control_s_axi_U/int_im[63]_i_1_n_4                                                                                                                                                                                              | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/control_s_axi_U/int_out_r[31]_i_1_n_4                                                                                                                                                                                           | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108/acc_load_4_reg_1710                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_4_reg_10800                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_6_reg_11200                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_3_reg_10600                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_reg_9750                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_2_reg_10400                                                                                                                                            |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_7_reg_11400                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_5_reg_11000                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_ln102_1_reg_10200                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/control_s_axi_U/int_out_r[63]_i_1_n_4                                                                                                                                                                                           | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/indvar_flatten_fu_820                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_2_reg_10450                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_reg_9900                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_6_reg_11250                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_1_reg_10250                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_5_reg_11050                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln100_1_reg_9190                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_4_reg_10850                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/add_ln102_3_reg_10650                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                         | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                       | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101/mul_32s_11s_32_2_1_U12/reg_2620                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             33 |         2.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/flow_control_loop_pipe_sequential_init_U/i_1_fu_860                                                                                                                |                9 |             33 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/ap_CS_fsm_pp0_stage1                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               13 |             33 |         2.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                    | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                  | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                   | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                5 |             37 |         7.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               16 |             38 |         2.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             38 |         3.45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             38 |         3.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             39 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |         3.55 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/ap_CS_fsm_pp0_stage0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/ap_CS_fsm_pp0_stage1                                                                                                                              |                                                                                                                                                                                                                                                                               |               13 |             40 |         3.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89/reuse_select_reg_6910                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             43 |         3.07 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             45 |         4.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/p_7_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               20 |             46 |         2.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                          | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               12 |             52 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               12 |             52 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               15 |             65 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             65 |         4.06 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |                9 |             66 |         7.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               26 |             68 |         2.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                          | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               26 |             68 |         2.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             68 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               10 |             68 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               25 |             68 |         2.72 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                           | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               29 |             70 |         2.41 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               28 |             70 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             70 |         2.59 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               36 |            124 |         3.44 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                     | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               28 |            130 |         4.64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                       | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               29 |            132 |         4.55 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_2_i/sw_compute_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                   |               79 |            183 |         2.32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              143 |            341 |         2.38 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


