// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yolo_conv_top,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=4203509,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=138,HLS_SYN_FF=52273,HLS_SYN_LUT=30871,HLS_VERSION=2019_1}" *)

module yolo_conv_top (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_pp0_stage0 = 11'd4;
parameter    ap_ST_fsm_pp0_stage1 = 11'd8;
parameter    ap_ST_fsm_pp0_stage2 = 11'd16;
parameter    ap_ST_fsm_pp0_stage3 = 11'd32;
parameter    ap_ST_fsm_pp0_stage4 = 11'd64;
parameter    ap_ST_fsm_pp0_stage5 = 11'd128;
parameter    ap_ST_fsm_pp0_stage6 = 11'd256;
parameter    ap_ST_fsm_pp0_stage7 = 11'd512;
parameter    ap_ST_fsm_state108 = 11'd1024;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_0_data_out;
wire    inStream_V_data_0_vld_in;
wire    inStream_V_data_0_vld_out;
wire    inStream_V_data_0_ack_in;
reg    inStream_V_data_0_ack_out;
reg   [31:0] inStream_V_data_0_payload_A;
reg   [31:0] inStream_V_data_0_payload_B;
reg    inStream_V_data_0_sel_rd;
reg    inStream_V_data_0_sel_wr;
wire    inStream_V_data_0_sel;
wire    inStream_V_data_0_load_A;
wire    inStream_V_data_0_load_B;
reg   [1:0] inStream_V_data_0_state;
wire    inStream_V_data_0_state_cmp_full;
reg   [3:0] inStream_V_keep_V_0_data_out;
wire    inStream_V_keep_V_0_vld_in;
wire    inStream_V_keep_V_0_vld_out;
wire    inStream_V_keep_V_0_ack_in;
reg    inStream_V_keep_V_0_ack_out;
reg   [3:0] inStream_V_keep_V_0_payload_A;
reg   [3:0] inStream_V_keep_V_0_payload_B;
reg    inStream_V_keep_V_0_sel_rd;
reg    inStream_V_keep_V_0_sel_wr;
wire    inStream_V_keep_V_0_sel;
wire    inStream_V_keep_V_0_load_A;
wire    inStream_V_keep_V_0_load_B;
reg   [1:0] inStream_V_keep_V_0_state;
wire    inStream_V_keep_V_0_state_cmp_full;
reg   [3:0] inStream_V_strb_V_0_data_out;
wire    inStream_V_strb_V_0_vld_in;
wire    inStream_V_strb_V_0_vld_out;
wire    inStream_V_strb_V_0_ack_in;
reg    inStream_V_strb_V_0_ack_out;
reg   [3:0] inStream_V_strb_V_0_payload_A;
reg   [3:0] inStream_V_strb_V_0_payload_B;
reg    inStream_V_strb_V_0_sel_rd;
reg    inStream_V_strb_V_0_sel_wr;
wire    inStream_V_strb_V_0_sel;
wire    inStream_V_strb_V_0_load_A;
wire    inStream_V_strb_V_0_load_B;
reg   [1:0] inStream_V_strb_V_0_state;
wire    inStream_V_strb_V_0_state_cmp_full;
reg   [1:0] inStream_V_user_V_0_data_out;
wire    inStream_V_user_V_0_vld_in;
wire    inStream_V_user_V_0_vld_out;
wire    inStream_V_user_V_0_ack_in;
reg    inStream_V_user_V_0_ack_out;
reg   [1:0] inStream_V_user_V_0_payload_A;
reg   [1:0] inStream_V_user_V_0_payload_B;
reg    inStream_V_user_V_0_sel_rd;
reg    inStream_V_user_V_0_sel_wr;
wire    inStream_V_user_V_0_sel;
wire    inStream_V_user_V_0_load_A;
wire    inStream_V_user_V_0_load_B;
reg   [1:0] inStream_V_user_V_0_state;
wire    inStream_V_user_V_0_state_cmp_full;
reg   [4:0] inStream_V_id_V_0_data_out;
wire    inStream_V_id_V_0_vld_in;
wire    inStream_V_id_V_0_vld_out;
wire    inStream_V_id_V_0_ack_in;
reg    inStream_V_id_V_0_ack_out;
reg   [4:0] inStream_V_id_V_0_payload_A;
reg   [4:0] inStream_V_id_V_0_payload_B;
reg    inStream_V_id_V_0_sel_rd;
reg    inStream_V_id_V_0_sel_wr;
wire    inStream_V_id_V_0_sel;
wire    inStream_V_id_V_0_load_A;
wire    inStream_V_id_V_0_load_B;
reg   [1:0] inStream_V_id_V_0_state;
wire    inStream_V_id_V_0_state_cmp_full;
reg   [5:0] inStream_V_dest_V_0_data_out;
wire    inStream_V_dest_V_0_vld_in;
wire    inStream_V_dest_V_0_vld_out;
wire    inStream_V_dest_V_0_ack_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [5:0] inStream_V_dest_V_0_payload_A;
reg   [5:0] inStream_V_dest_V_0_payload_B;
reg    inStream_V_dest_V_0_sel_rd;
reg    inStream_V_dest_V_0_sel_wr;
wire    inStream_V_dest_V_0_sel;
wire    inStream_V_dest_V_0_load_A;
wire    inStream_V_dest_V_0_load_B;
reg   [1:0] inStream_V_dest_V_0_state;
wire    inStream_V_dest_V_0_state_cmp_full;
reg   [31:0] outStream_V_data_1_data_out;
wire    outStream_V_data_1_vld_in;
wire    outStream_V_data_1_vld_out;
wire    outStream_V_data_1_ack_in;
wire    outStream_V_data_1_ack_out;
reg   [31:0] outStream_V_data_1_payload_A;
reg   [31:0] outStream_V_data_1_payload_B;
reg    outStream_V_data_1_sel_rd;
reg    outStream_V_data_1_sel_wr;
wire    outStream_V_data_1_sel;
wire    outStream_V_data_1_load_A;
wire    outStream_V_data_1_load_B;
reg   [1:0] outStream_V_data_1_state;
wire    outStream_V_data_1_state_cmp_full;
reg   [3:0] outStream_V_keep_V_1_data_out;
wire    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg   [3:0] outStream_V_keep_V_1_payload_A;
reg   [3:0] outStream_V_keep_V_1_payload_B;
reg    outStream_V_keep_V_1_sel_rd;
reg    outStream_V_keep_V_1_sel_wr;
wire    outStream_V_keep_V_1_sel;
wire    outStream_V_keep_V_1_load_A;
wire    outStream_V_keep_V_1_load_B;
reg   [1:0] outStream_V_keep_V_1_state;
wire    outStream_V_keep_V_1_state_cmp_full;
reg   [3:0] outStream_V_strb_V_1_data_out;
wire    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg   [3:0] outStream_V_strb_V_1_payload_A;
reg   [3:0] outStream_V_strb_V_1_payload_B;
reg    outStream_V_strb_V_1_sel_rd;
reg    outStream_V_strb_V_1_sel_wr;
wire    outStream_V_strb_V_1_sel;
wire    outStream_V_strb_V_1_load_A;
wire    outStream_V_strb_V_1_load_B;
reg   [1:0] outStream_V_strb_V_1_state;
wire    outStream_V_strb_V_1_state_cmp_full;
reg   [1:0] outStream_V_user_V_1_data_out;
wire    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg   [1:0] outStream_V_user_V_1_payload_A;
reg   [1:0] outStream_V_user_V_1_payload_B;
reg    outStream_V_user_V_1_sel_rd;
reg    outStream_V_user_V_1_sel_wr;
wire    outStream_V_user_V_1_sel;
wire    outStream_V_user_V_1_load_A;
wire    outStream_V_user_V_1_load_B;
reg   [1:0] outStream_V_user_V_1_state;
wire    outStream_V_user_V_1_state_cmp_full;
reg   [0:0] outStream_V_last_V_1_data_out;
wire    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
reg   [4:0] outStream_V_id_V_1_data_out;
wire    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg   [4:0] outStream_V_id_V_1_payload_A;
reg   [4:0] outStream_V_id_V_1_payload_B;
reg    outStream_V_id_V_1_sel_rd;
reg    outStream_V_id_V_1_sel_wr;
wire    outStream_V_id_V_1_sel;
wire    outStream_V_id_V_1_load_A;
wire    outStream_V_id_V_1_load_B;
reg   [1:0] outStream_V_id_V_1_state;
wire    outStream_V_id_V_1_state_cmp_full;
reg   [5:0] outStream_V_dest_V_1_data_out;
wire    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg   [5:0] outStream_V_dest_V_1_payload_A;
reg   [5:0] outStream_V_dest_V_1_payload_B;
reg    outStream_V_dest_V_1_sel_rd;
reg    outStream_V_dest_V_1_sel_wr;
wire    outStream_V_dest_V_1_sel;
wire    outStream_V_dest_V_1_load_A;
wire    outStream_V_dest_V_1_load_B;
reg   [1:0] outStream_V_dest_V_1_state;
wire    outStream_V_dest_V_1_state_cmp_full;
reg    inStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage2;
reg   [0:0] icmp_ln24_reg_3808;
reg   [0:0] select_ln35_3_reg_3862;
reg   [0:0] empty_30_reg_3904;
reg   [0:0] empty_33_reg_3908;
wire    grp_out_stream_merge_fu_974_outStream_TDATA_blk_n;
reg    outStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter12;
wire    ap_block_pp0_stage3;
reg   [0:0] select_ln35_14_reg_3884;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter12_reg;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter13;
wire    ap_block_pp0_stage0;
reg   [19:0] indvar_flatten89_reg_809;
reg   [8:0] row_idx_0_reg_820;
reg   [10:0] indvar_flatten_reg_832;
reg   [8:0] col_idx_assign_reg_844;
reg   [1:0] input_ch_idx_0_reg_855;
wire   [63:0] grp_fu_1082_p2;
reg   [63:0] reg_1092;
reg    ap_enable_reg_pp0_iter10;
wire    ap_block_state10_pp0_stage7_iter0;
wire    ap_block_state18_pp0_stage7_iter1;
wire    ap_block_state26_pp0_stage7_iter2;
wire    ap_block_state34_pp0_stage7_iter3;
wire    ap_block_state42_pp0_stage7_iter4;
wire    ap_block_state50_pp0_stage7_iter5;
wire    ap_block_state58_pp0_stage7_iter6;
wire    ap_block_state66_pp0_stage7_iter7;
wire    ap_block_state74_pp0_stage7_iter8;
wire    ap_block_state82_pp0_stage7_iter9;
wire    ap_block_state90_pp0_stage7_iter10;
wire    ap_block_state98_pp0_stage7_iter11;
reg    ap_block_state106_pp0_stage7_iter12;
reg    ap_block_pp0_stage7_11001;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter10_reg;
reg   [0:0] select_ln35_11_reg_3880;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter10_reg;
reg   [0:0] icmp_ln75_reg_3924;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter10_reg;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_state20_pp0_stage1_iter2;
wire    ap_block_state28_pp0_stage1_iter3;
wire    ap_block_state36_pp0_stage1_iter4;
wire    ap_block_state44_pp0_stage1_iter5;
wire    ap_block_state52_pp0_stage1_iter6;
wire    ap_block_state60_pp0_stage1_iter7;
wire    ap_block_state68_pp0_stage1_iter8;
wire    ap_block_state76_pp0_stage1_iter9;
wire    ap_block_state84_pp0_stage1_iter10;
wire    ap_block_state92_pp0_stage1_iter11;
wire    out_stream_group_0_s_full_n;
reg    out_stream_group_0_s_write;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter11_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter11_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter11_reg;
wire   [0:0] tmp3_nbwritereq_fu_466_p3;
reg    ap_predicate_op2123_write_state100;
wire    out_stream_group_1_s_full_n;
reg    out_stream_group_1_s_write;
wire   [0:0] tmp_1_nbwritereq_fu_479_p3;
reg    ap_predicate_op2127_write_state100;
wire    out_stream_group_2_s_full_n;
reg    out_stream_group_2_s_write;
wire   [0:0] tmp_s_nbwritereq_fu_492_p3;
reg    ap_predicate_op2131_write_state100;
wire    out_stream_group_3_s_full_n;
reg    out_stream_group_3_s_write;
wire   [0:0] tmp_19_nbwritereq_fu_505_p3;
reg    ap_predicate_op2135_write_state100;
wire    out_stream_group_4_s_full_n;
reg    out_stream_group_4_s_write;
wire   [0:0] tmp_21_nbwritereq_fu_518_p3;
reg    ap_predicate_op2139_write_state100;
wire    out_stream_group_5_s_full_n;
reg    out_stream_group_5_s_write;
wire   [0:0] tmp_23_nbwritereq_fu_531_p3;
reg    ap_predicate_op2143_write_state100;
wire    out_stream_group_6_s_full_n;
reg    out_stream_group_6_s_write;
wire   [0:0] tmp_25_nbwritereq_fu_544_p3;
reg    ap_predicate_op2147_write_state100;
wire    out_stream_group_7_s_full_n;
reg    out_stream_group_7_s_write;
wire   [0:0] tmp_27_nbwritereq_fu_557_p3;
reg    ap_predicate_op2151_write_state100;
wire    out_stream_group_8_s_full_n;
reg    out_stream_group_8_s_write;
wire   [0:0] tmp_8_nbwritereq_fu_570_p3;
reg    ap_predicate_op2155_write_state100;
wire    out_stream_group_9_s_full_n;
reg    out_stream_group_9_s_write;
wire   [0:0] tmp_9_nbwritereq_fu_583_p3;
reg    ap_predicate_op2159_write_state100;
wire    out_stream_group_10_full_n;
reg    out_stream_group_10_write;
wire   [0:0] tmp_10_nbwritereq_fu_596_p3;
reg    ap_predicate_op2163_write_state100;
wire    out_stream_group_11_full_n;
reg    out_stream_group_11_write;
wire   [0:0] tmp_11_nbwritereq_fu_609_p3;
reg    ap_predicate_op2167_write_state100;
wire    out_stream_group_12_full_n;
reg    out_stream_group_12_write;
wire   [0:0] tmp_12_nbwritereq_fu_622_p3;
reg    ap_predicate_op2171_write_state100;
wire    out_stream_group_13_full_n;
reg    out_stream_group_13_write;
wire   [0:0] tmp_13_nbwritereq_fu_635_p3;
reg    ap_predicate_op2175_write_state100;
wire    out_stream_group_14_full_n;
reg    out_stream_group_14_write;
wire   [0:0] tmp_14_nbwritereq_fu_648_p3;
reg    ap_predicate_op2179_write_state100;
wire    out_stream_group_15_full_n;
reg    out_stream_group_15_write;
wire   [0:0] tmp_15_nbwritereq_fu_661_p3;
reg    ap_predicate_op2183_write_state100;
reg    ap_block_state100_pp0_stage1_iter12;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_state22_pp0_stage3_iter2;
wire    ap_block_state30_pp0_stage3_iter3;
wire    ap_block_state38_pp0_stage3_iter4;
wire    ap_block_state46_pp0_stage3_iter5;
wire    ap_block_state54_pp0_stage3_iter6;
wire    ap_block_state62_pp0_stage3_iter7;
wire    ap_block_state70_pp0_stage3_iter8;
wire    ap_block_state78_pp0_stage3_iter9;
wire    ap_block_state86_pp0_stage3_iter10;
wire    ap_block_state94_pp0_stage3_iter11;
reg    ap_block_state102_pp0_stage3_iter12;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state8_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_state24_pp0_stage5_iter2;
wire    ap_block_state32_pp0_stage5_iter3;
wire    ap_block_state40_pp0_stage5_iter4;
wire    ap_block_state48_pp0_stage5_iter5;
wire    ap_block_state56_pp0_stage5_iter6;
wire    ap_block_state64_pp0_stage5_iter7;
wire    ap_block_state72_pp0_stage5_iter8;
wire    ap_block_state80_pp0_stage5_iter9;
wire    ap_block_state88_pp0_stage5_iter10;
wire    ap_block_state96_pp0_stage5_iter11;
reg    ap_block_state104_pp0_stage5_iter12;
reg    ap_block_pp0_stage5_11001;
wire   [63:0] grp_fu_1087_p2;
reg   [63:0] reg_1097;
reg   [63:0] reg_1102;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state19_pp0_stage0_iter2;
wire    ap_block_state27_pp0_stage0_iter3;
wire    ap_block_state35_pp0_stage0_iter4;
wire    ap_block_state43_pp0_stage0_iter5;
wire    ap_block_state51_pp0_stage0_iter6;
wire    ap_block_state59_pp0_stage0_iter7;
wire    ap_block_state67_pp0_stage0_iter8;
wire    ap_block_state75_pp0_stage0_iter9;
wire    ap_block_state83_pp0_stage0_iter10;
wire    ap_block_state91_pp0_stage0_iter11;
wire    ap_block_state99_pp0_stage0_iter12;
reg    ap_block_state107_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op323_read_state5;
reg    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_state21_pp0_stage2_iter2;
wire    ap_block_state29_pp0_stage2_iter3;
wire    ap_block_state37_pp0_stage2_iter4;
wire    ap_block_state45_pp0_stage2_iter5;
wire    ap_block_state53_pp0_stage2_iter6;
wire    ap_block_state61_pp0_stage2_iter7;
wire    ap_block_state69_pp0_stage2_iter8;
wire    ap_block_state77_pp0_stage2_iter9;
wire    ap_block_state85_pp0_stage2_iter10;
wire    ap_block_state93_pp0_stage2_iter11;
wire    ap_block_state101_pp0_stage2_iter12;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_state23_pp0_stage4_iter2;
wire    ap_block_state31_pp0_stage4_iter3;
wire    ap_block_state39_pp0_stage4_iter4;
wire    ap_block_state47_pp0_stage4_iter5;
wire    ap_block_state55_pp0_stage4_iter6;
wire    ap_block_state63_pp0_stage4_iter7;
wire    ap_block_state71_pp0_stage4_iter8;
wire    ap_block_state79_pp0_stage4_iter9;
wire    ap_block_state87_pp0_stage4_iter10;
wire    ap_block_state95_pp0_stage4_iter11;
reg    ap_block_state103_pp0_stage4_iter12;
reg    ap_block_pp0_stage4_11001;
wire    ap_block_state9_pp0_stage6_iter0;
wire    ap_block_state17_pp0_stage6_iter1;
wire    ap_block_state25_pp0_stage6_iter2;
wire    ap_block_state33_pp0_stage6_iter3;
wire    ap_block_state41_pp0_stage6_iter4;
wire    ap_block_state49_pp0_stage6_iter5;
wire    ap_block_state57_pp0_stage6_iter6;
wire    ap_block_state65_pp0_stage6_iter7;
wire    ap_block_state73_pp0_stage6_iter8;
wire    ap_block_state81_pp0_stage6_iter9;
wire    ap_block_state89_pp0_stage6_iter10;
wire    ap_block_state97_pp0_stage6_iter11;
reg    ap_block_state105_pp0_stage6_iter12;
reg    ap_block_pp0_stage6_11001;
reg   [63:0] reg_1107;
wire   [1:0] add_ln13_fu_1112_p2;
wire    ap_CS_fsm_state2;
wire   [9:0] add_ln627_fu_1118_p2;
wire   [0:0] icmp_ln13_fu_1124_p2;
wire   [0:0] icmp_ln40_fu_1146_p2;
reg   [0:0] icmp_ln40_reg_3768;
wire   [0:0] icmp_ln100_fu_1152_p2;
reg   [0:0] icmp_ln100_reg_3773;
wire   [0:0] and_ln35_fu_1174_p2;
reg   [0:0] and_ln35_reg_3778;
wire   [8:0] conv_count_fu_1186_p3;
reg   [8:0] conv_count_reg_3783;
wire   [0:0] and_ln106_fu_1206_p2;
reg   [0:0] and_ln106_reg_3788;
wire   [0:0] or_ln100_1_fu_1236_p2;
reg   [0:0] or_ln100_1_reg_3793;
wire   [8:0] add_ln154_fu_1242_p2;
reg   [8:0] add_ln154_reg_3798;
wire   [8:0] add_ln154_1_fu_1248_p2;
reg   [8:0] add_ln154_1_reg_3803;
wire   [0:0] icmp_ln24_fu_1254_p2;
wire   [19:0] add_ln24_fu_1260_p2;
reg   [19:0] add_ln24_reg_3812;
wire   [8:0] row_idx_fu_1266_p2;
reg   [8:0] row_idx_reg_3817;
wire   [0:0] icmp_ln27_fu_1272_p2;
reg   [0:0] icmp_ln27_reg_3824;
wire   [8:0] select_ln35_1_fu_1278_p3;
reg   [8:0] select_ln35_1_reg_3838;
wire   [0:0] select_ln35_2_fu_1302_p3;
reg   [0:0] select_ln35_2_reg_3845;
wire   [0:0] xor_ln35_fu_1310_p2;
reg   [0:0] xor_ln35_reg_3851;
wire   [0:0] icmp_ln29_fu_1316_p2;
reg   [0:0] icmp_ln29_reg_3857;
wire   [0:0] select_ln35_3_fu_1327_p3;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter1_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter2_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter3_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter4_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter5_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter6_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter7_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter8_reg;
reg   [0:0] select_ln35_3_reg_3862_pp0_iter9_reg;
wire   [8:0] select_ln24_fu_1382_p3;
reg   [8:0] select_ln24_reg_3866;
wire   [1:0] select_ln35_10_fu_1398_p3;
reg   [1:0] select_ln35_10_reg_3871;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter1_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter2_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter3_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter4_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter5_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter6_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter7_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter8_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter9_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter10_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter11_reg;
reg   [1:0] select_ln35_10_reg_3871_pp0_iter12_reg;
wire   [0:0] select_ln35_11_fu_1427_p3;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter1_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter2_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter3_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter4_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter5_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter6_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter7_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter8_reg;
reg   [0:0] select_ln35_11_reg_3880_pp0_iter9_reg;
wire   [0:0] select_ln35_14_fu_1503_p3;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter1_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter2_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter3_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter4_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter5_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter6_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter7_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter8_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter9_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter10_reg;
reg   [0:0] select_ln35_14_reg_3884_pp0_iter11_reg;
wire   [8:0] select_ln35_15_fu_1511_p3;
reg   [8:0] select_ln35_15_reg_3888;
wire   [8:0] select_ln35_17_fu_1536_p3;
reg   [8:0] select_ln35_17_reg_3894;
wire   [8:0] select_ln35_18_fu_1550_p3;
reg   [8:0] select_ln35_18_reg_3899;
wire   [0:0] empty_30_fu_1570_p2;
wire   [0:0] empty_33_fu_1588_p2;
wire   [10:0] mul_ln729_fu_1598_p2;
reg   [10:0] mul_ln729_reg_3912;
wire   [10:0] add_ln835_fu_1604_p2;
reg   [10:0] add_ln835_reg_3919;
wire   [0:0] icmp_ln75_fu_1610_p2;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter1_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter2_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter3_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter4_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter5_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter6_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter7_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter8_reg;
reg   [0:0] icmp_ln75_reg_3924_pp0_iter9_reg;
wire   [0:0] and_ln106_1_fu_1622_p2;
reg   [0:0] and_ln106_1_reg_3928;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter1_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter2_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter3_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter4_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter5_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter6_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter7_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter8_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter9_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter10_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter11_reg;
reg   [0:0] and_ln106_1_reg_3928_pp0_iter12_reg;
wire   [10:0] add_ln27_1_fu_1628_p2;
reg   [10:0] add_ln27_1_reg_3933;
wire   [63:0] zext_ln729_1_fu_1697_p1;
reg   [63:0] zext_ln729_1_reg_3943;
wire   [10:0] add_ln835_1_fu_1703_p2;
reg   [10:0] add_ln835_1_reg_3948;
wire   [10:0] add_ln835_2_fu_1708_p2;
reg   [10:0] add_ln835_2_reg_3953;
reg   [10:0] line_buff_group_val_7_reg_3958;
reg   [10:0] line_buff_group_val_11_reg_3963;
wire   [31:0] line_buff_group_val_s_q0;
reg   [31:0] line_buff_group_val_17_reg_4013;
wire   [31:0] line_buff_group_val_s_q1;
reg   [31:0] line_buff_group_val_18_reg_4018;
wire   [31:0] line_buff_group_val_1_q0;
reg   [31:0] line_buff_group_val_20_reg_4023;
wire   [31:0] line_buff_group_val_1_q1;
reg   [31:0] line_buff_group_val_21_reg_4028;
wire   [31:0] line_buff_group_val_2_q0;
reg   [31:0] line_buff_group_val_23_reg_4033;
wire   [31:0] line_buff_group_val_2_q1;
reg   [31:0] line_buff_group_val_24_reg_4038;
reg   [31:0] line_buff_group_val_19_reg_4043;
reg   [31:0] line_buff_group_val_22_reg_4048;
reg   [31:0] line_buff_group_val_25_reg_4053;
wire   [4:0] add_ln_fu_1731_p4;
reg   [4:0] add_ln_reg_4058;
wire   [5:0] zext_ln72_3_fu_1739_p1;
reg   [5:0] zext_ln72_3_reg_4066;
wire   [5:0] add_ln72_fu_1743_p2;
reg   [5:0] add_ln72_reg_4071;
reg   [31:0] window_group_2_val_s_reg_4076;
reg   [31:0] window_group_2_val_1_reg_4081;
reg   [31:0] window_group_2_val_2_reg_4086;
reg   [31:0] window_group_2_val_3_reg_4091;
reg   [31:0] window_group_2_val_4_reg_4096;
reg   [31:0] window_group_2_val_5_reg_4101;
reg   [31:0] window_group_2_val_6_reg_4106;
reg   [31:0] window_group_2_val_7_reg_4111;
reg   [31:0] window_group_2_val_8_reg_4116;
reg   [31:0] window_group_3_val_s_reg_4121;
reg   [31:0] window_group_3_val_1_reg_4126;
reg   [31:0] window_group_3_val_2_reg_4131;
reg   [31:0] window_group_3_val_3_reg_4136;
reg   [31:0] window_group_3_val_4_reg_4141;
reg   [31:0] window_group_3_val_5_reg_4146;
reg   [31:0] window_group_3_val_6_reg_4151;
reg   [31:0] window_group_3_val_7_reg_4156;
reg   [31:0] window_group_3_val_8_reg_4161;
reg   [31:0] window_group_4_val_s_reg_4166;
reg   [31:0] window_group_4_val_1_reg_4171;
reg   [31:0] window_group_4_val_2_reg_4176;
reg   [31:0] window_group_4_val_3_reg_4181;
reg   [31:0] window_group_4_val_4_reg_4186;
reg   [31:0] window_group_4_val_5_reg_4191;
reg   [31:0] window_group_4_val_6_reg_4196;
reg   [31:0] window_group_4_val_7_reg_4201;
reg   [31:0] window_group_4_val_8_reg_4206;
reg   [31:0] window_group_5_val_s_reg_4211;
reg   [31:0] window_group_5_val_1_reg_4216;
reg   [31:0] window_group_5_val_2_reg_4221;
reg   [31:0] window_group_5_val_3_reg_4226;
reg   [31:0] window_group_5_val_4_reg_4231;
reg   [31:0] window_group_5_val_5_reg_4236;
reg   [31:0] window_group_5_val_6_reg_4241;
reg   [31:0] window_group_5_val_7_reg_4246;
reg   [31:0] window_group_5_val_8_reg_4251;
reg   [31:0] window_group_6_val_s_reg_4256;
reg   [31:0] window_group_6_val_1_reg_4261;
reg   [31:0] window_group_6_val_2_reg_4266;
reg   [31:0] window_group_6_val_3_reg_4271;
reg   [31:0] window_group_6_val_4_reg_4276;
reg   [31:0] window_group_6_val_5_reg_4281;
reg   [31:0] window_group_6_val_6_reg_4286;
reg   [31:0] window_group_6_val_7_reg_4291;
reg   [31:0] window_group_6_val_8_reg_4296;
reg   [31:0] window_group_7_val_s_reg_4301;
reg   [31:0] window_group_7_val_1_reg_4306;
reg   [31:0] window_group_7_val_2_reg_4311;
reg   [31:0] window_group_7_val_3_reg_4316;
reg   [31:0] window_group_7_val_4_reg_4321;
reg   [31:0] window_group_7_val_5_reg_4326;
reg   [31:0] window_group_7_val_6_reg_4331;
reg   [31:0] window_group_7_val_7_reg_4336;
reg   [31:0] window_group_7_val_8_reg_4341;
reg   [31:0] window_group_8_val_s_reg_4346;
reg   [31:0] window_group_8_val_1_reg_4351;
reg   [31:0] window_group_8_val_2_reg_4356;
reg   [31:0] window_group_8_val_3_reg_4361;
reg   [31:0] window_group_8_val_4_reg_4366;
reg   [31:0] window_group_8_val_5_reg_4371;
reg   [31:0] window_group_8_val_6_reg_4376;
reg   [31:0] window_group_8_val_7_reg_4381;
reg   [31:0] window_group_8_val_8_reg_4386;
reg   [31:0] window_group_9_val_s_reg_4391;
reg   [31:0] window_group_9_val_1_reg_4396;
reg   [31:0] window_group_9_val_2_reg_4401;
reg   [31:0] window_group_9_val_3_reg_4406;
reg   [31:0] window_group_9_val_4_reg_4411;
reg   [31:0] window_group_9_val_5_reg_4416;
reg   [31:0] window_group_9_val_6_reg_4421;
reg   [31:0] window_group_9_val_7_reg_4426;
reg   [31:0] window_group_9_val_8_reg_4431;
reg   [31:0] window_group_10_val_reg_4436;
reg   [31:0] window_group_10_val_1_reg_4441;
reg   [31:0] window_group_10_val_2_reg_4446;
reg   [31:0] window_group_10_val_3_reg_4451;
reg   [31:0] window_group_10_val_4_reg_4456;
reg   [31:0] window_group_10_val_5_reg_4461;
reg   [31:0] window_group_10_val_6_reg_4466;
reg   [31:0] window_group_10_val_7_reg_4471;
reg   [31:0] window_group_10_val_8_reg_4476;
reg   [31:0] window_group_11_val_reg_4481;
reg   [31:0] window_group_11_val_1_reg_4486;
reg   [31:0] window_group_11_val_2_reg_4491;
reg   [31:0] window_group_11_val_3_reg_4496;
reg   [31:0] window_group_11_val_4_reg_4501;
reg   [31:0] window_group_11_val_5_reg_4506;
reg   [31:0] window_group_11_val_6_reg_4511;
reg   [31:0] window_group_11_val_7_reg_4516;
reg   [31:0] window_group_11_val_8_reg_4521;
reg   [31:0] window_group_12_val_reg_4526;
reg   [31:0] window_group_12_val_1_reg_4531;
reg   [31:0] window_group_12_val_2_reg_4536;
reg   [31:0] window_group_12_val_3_reg_4541;
reg   [31:0] window_group_12_val_4_reg_4546;
reg   [31:0] window_group_12_val_5_reg_4551;
reg   [31:0] window_group_12_val_6_reg_4556;
reg   [31:0] window_group_12_val_7_reg_4561;
reg   [31:0] window_group_12_val_8_reg_4566;
reg   [31:0] window_group_13_val_reg_4571;
reg   [31:0] window_group_13_val_1_reg_4576;
reg   [31:0] window_group_13_val_2_reg_4581;
reg   [31:0] window_group_13_val_3_reg_4586;
reg   [31:0] window_group_13_val_4_reg_4591;
reg   [31:0] window_group_13_val_5_reg_4596;
reg   [31:0] window_group_13_val_6_reg_4601;
reg   [31:0] window_group_13_val_7_reg_4606;
reg   [31:0] window_group_13_val_8_reg_4611;
reg   [31:0] window_group_14_val_reg_4616;
reg   [31:0] window_group_14_val_1_reg_4621;
reg   [31:0] window_group_14_val_2_reg_4626;
reg   [31:0] window_group_14_val_3_reg_4631;
reg   [31:0] window_group_14_val_4_reg_4636;
reg   [31:0] window_group_14_val_5_reg_4641;
reg   [31:0] window_group_14_val_6_reg_4646;
reg   [31:0] window_group_14_val_7_reg_4651;
reg   [31:0] window_group_14_val_8_reg_4656;
reg   [31:0] window_group_15_val_reg_4661;
reg   [31:0] window_group_15_val_1_reg_4666;
reg   [31:0] window_group_15_val_2_reg_4671;
reg   [31:0] window_group_15_val_3_reg_4676;
reg   [31:0] window_group_15_val_4_reg_4681;
reg   [31:0] window_group_15_val_5_reg_4686;
reg   [31:0] window_group_15_val_6_reg_4691;
reg   [31:0] window_group_15_val_7_reg_4696;
reg   [31:0] window_group_15_val_8_reg_4701;
wire   [8:0] zext_ln72_fu_2343_p1;
reg   [8:0] zext_ln72_reg_4706;
wire   [6:0] zext_ln72_2_fu_2347_p1;
reg   [6:0] zext_ln72_2_reg_4716;
wire   [6:0] add_ln72_1_fu_2354_p2;
reg   [6:0] add_ln72_1_reg_4721;
wire   [6:0] add_ln72_2_fu_2360_p2;
reg   [6:0] add_ln72_2_reg_4726;
wire   [1:0] input_ch_idx_fu_2366_p2;
reg   [1:0] input_ch_idx_reg_4731;
wire   [10:0] select_ln27_fu_2371_p3;
reg   [10:0] select_ln27_reg_4736;
wire   [7:0] zext_ln72_1_fu_2377_p1;
reg   [7:0] zext_ln72_1_reg_4741;
wire   [5:0] add_ln72_3_fu_2388_p2;
reg   [5:0] add_ln72_3_reg_4748;
wire   [7:0] add_ln72_4_fu_2393_p2;
reg   [7:0] add_ln72_4_reg_4753;
wire   [7:0] add_ln72_5_fu_2411_p2;
reg   [7:0] add_ln72_5_reg_4758;
wire   [7:0] add_ln72_6_fu_2416_p2;
reg   [7:0] add_ln72_6_reg_4763;
wire   [6:0] add_ln72_7_fu_2429_p2;
reg   [6:0] add_ln72_7_reg_4768;
wire   [8:0] add_ln72_8_fu_2434_p2;
reg   [8:0] add_ln72_8_reg_4773;
reg   [3:0] tmp_keep_V_load_reg_4778;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter2_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter3_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter4_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter5_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter6_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter7_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter8_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter9_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter10_reg;
reg   [3:0] tmp_keep_V_load_reg_4778_pp0_iter11_reg;
reg   [3:0] tmp_strb_V_load_reg_4783;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter2_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter3_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter4_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter5_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter6_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter7_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter8_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter9_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter10_reg;
reg   [3:0] tmp_strb_V_load_reg_4783_pp0_iter11_reg;
reg   [1:0] tmp_user_V_load_reg_4788;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter2_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter3_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter4_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter5_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter6_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter7_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter8_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter9_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter10_reg;
reg   [1:0] tmp_user_V_load_reg_4788_pp0_iter11_reg;
reg   [4:0] tmp_id_V_load_reg_4793;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter2_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter3_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter4_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter5_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter6_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter7_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter8_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter9_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter10_reg;
reg   [4:0] tmp_id_V_load_reg_4793_pp0_iter11_reg;
reg   [5:0] tmp_dest_V_load_reg_4798;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter2_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter3_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter4_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter5_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter6_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter7_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter8_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter9_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter10_reg;
reg   [5:0] tmp_dest_V_load_reg_4798_pp0_iter11_reg;
wire   [8:0] add_ln72_9_fu_2462_p2;
reg   [8:0] add_ln72_9_reg_4803;
wire   [8:0] add_ln72_10_fu_2467_p2;
reg   [8:0] add_ln72_10_reg_4808;
wire   [8:0] add_ln72_11_fu_2472_p2;
reg   [8:0] add_ln72_11_reg_4813;
wire   [8:0] add_ln72_12_fu_2491_p2;
reg   [8:0] add_ln72_12_reg_4818;
wire   [7:0] add_ln72_13_fu_2496_p2;
reg   [7:0] add_ln72_13_reg_4823;
wire   [0:0] icmp_ln69_fu_2505_p2;
reg   [0:0] icmp_ln69_reg_4828;
wire   [31:0] grp_window_macc_fu_882_ap_return;
reg   [31:0] tmp_2_reg_4848;
reg    ap_enable_reg_pp0_iter8;
wire   [31:0] grp_window_macc_fu_928_ap_return;
reg   [31:0] tmp_16_reg_4853;
wire   [31:0] select_ln69_fu_2513_p3;
wire   [31:0] select_ln69_1_fu_2524_p3;
reg   [31:0] tmp_17_reg_4868;
reg   [31:0] tmp_18_reg_4873;
wire   [31:0] select_ln69_2_fu_2535_p3;
wire   [31:0] select_ln69_3_fu_2546_p3;
reg   [31:0] tmp_20_reg_4888;
reg   [31:0] tmp_22_reg_4893;
wire   [31:0] select_ln69_4_fu_2557_p3;
wire   [31:0] select_ln69_5_fu_2568_p3;
reg   [31:0] tmp_24_reg_4908;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_26_reg_4913;
wire   [31:0] select_ln69_6_fu_2579_p3;
wire   [31:0] select_ln69_7_fu_2590_p3;
reg   [31:0] tmp_28_reg_4928;
reg   [31:0] tmp_29_reg_4933;
wire   [31:0] grp_fu_1028_p2;
reg   [31:0] val_output_0_reg_4938;
wire   [31:0] grp_fu_1032_p2;
reg   [31:0] val_output_1_reg_4944;
wire   [31:0] select_ln69_8_fu_2601_p3;
wire   [31:0] select_ln69_9_fu_2612_p3;
reg   [31:0] tmp_30_reg_4960;
reg   [31:0] tmp_31_reg_4965;
reg   [31:0] val_output_2_reg_4970;
reg   [31:0] val_output_3_reg_4975;
wire   [31:0] select_ln69_10_fu_2623_p3;
wire   [31:0] select_ln69_11_fu_2634_p3;
reg   [31:0] tmp_32_reg_4990;
reg   [31:0] tmp_33_reg_4995;
reg   [31:0] val_output_4_reg_5000;
reg   [31:0] val_output_5_reg_5005;
wire   [31:0] select_ln69_12_fu_2663_p3;
wire   [31:0] select_ln69_13_fu_2674_p3;
reg   [31:0] tmp_34_reg_5020;
reg   [31:0] tmp_35_reg_5025;
reg   [31:0] val_output_6_reg_5030;
reg   [31:0] val_output_7_reg_5035;
wire   [31:0] select_ln69_14_fu_2695_p3;
wire   [31:0] select_ln69_15_fu_2706_p3;
reg   [31:0] val_output_8_reg_5050;
reg   [31:0] val_output_9_reg_5055;
reg   [31:0] tmp_3_reg_5060;
reg   [31:0] tmp_3_reg_5060_pp0_iter10_reg;
reg   [31:0] tmp_3_1_reg_5068;
reg   [31:0] tmp_3_1_reg_5068_pp0_iter10_reg;
wire   [31:0] grp_fu_1038_p2;
reg   [31:0] val_output_10_reg_5076;
wire   [31:0] grp_fu_1042_p2;
reg   [31:0] val_output_11_reg_5081;
reg   [31:0] tmp_3_2_reg_5086;
reg   [31:0] tmp_3_2_reg_5086_pp0_iter11_reg;
reg   [31:0] tmp_3_3_reg_5094;
reg   [31:0] tmp_3_3_reg_5094_pp0_iter11_reg;
reg   [31:0] val_output_12_reg_5102;
reg   [31:0] val_output_13_reg_5107;
wire   [0:0] grp_fu_1072_p2;
reg   [0:0] tmp_37_reg_5112;
wire   [63:0] grp_fu_1066_p1;
reg   [63:0] tmp_5_reg_5117;
wire   [0:0] grp_fu_1077_p2;
reg   [0:0] tmp_41_reg_5122;
wire   [63:0] grp_fu_1069_p1;
reg   [63:0] tmp_5_1_reg_5127;
reg   [31:0] tmp_3_4_reg_5132;
reg   [31:0] tmp_3_4_reg_5132_pp0_iter11_reg;
reg   [31:0] tmp_3_5_reg_5140;
reg   [31:0] tmp_3_5_reg_5140_pp0_iter11_reg;
reg   [31:0] val_output_14_reg_5148;
reg   [31:0] val_output_15_reg_5153;
reg   [0:0] tmp_46_reg_5158;
reg   [63:0] tmp_5_2_reg_5163;
reg   [0:0] tmp_49_reg_5168;
reg   [63:0] tmp_5_3_reg_5173;
reg   [31:0] tmp_3_6_reg_5178;
reg   [31:0] tmp_3_6_reg_5178_pp0_iter11_reg;
reg   [31:0] tmp_3_7_reg_5186;
reg   [31:0] tmp_3_7_reg_5186_pp0_iter11_reg;
reg   [0:0] tmp_52_reg_5194;
reg   [63:0] tmp_5_4_reg_5199;
reg   [0:0] tmp_55_reg_5204;
reg   [63:0] tmp_5_5_reg_5209;
reg   [31:0] tmp_3_8_reg_5214;
reg   [31:0] tmp_3_8_reg_5214_pp0_iter11_reg;
reg   [31:0] tmp_3_9_reg_5222;
reg   [31:0] tmp_3_9_reg_5222_pp0_iter11_reg;
reg   [0:0] tmp_58_reg_5230;
reg   [63:0] tmp_5_6_reg_5235;
reg   [0:0] tmp_61_reg_5240;
reg   [63:0] tmp_5_7_reg_5245;
reg   [31:0] tmp_3_s_reg_5250;
reg   [31:0] tmp_3_s_reg_5250_pp0_iter11_reg;
reg   [31:0] tmp_3_10_reg_5258;
reg   [31:0] tmp_3_10_reg_5258_pp0_iter11_reg;
reg   [0:0] tmp_64_reg_5266;
reg   [63:0] tmp_5_8_reg_5271;
reg   [0:0] tmp_67_reg_5276;
reg   [63:0] tmp_5_9_reg_5281;
reg   [31:0] tmp_3_11_reg_5286;
reg   [31:0] tmp_3_11_reg_5286_pp0_iter11_reg;
reg   [31:0] tmp_3_12_reg_5294;
reg   [31:0] tmp_3_12_reg_5294_pp0_iter11_reg;
reg   [0:0] tmp_70_reg_5302;
reg   [63:0] tmp_5_s_reg_5307;
reg   [0:0] tmp_73_reg_5312;
reg   [63:0] tmp_5_10_reg_5317;
reg   [31:0] tmp_3_13_reg_5322;
reg   [31:0] tmp_3_13_reg_5322_pp0_iter11_reg;
reg   [31:0] tmp_3_14_reg_5330;
reg   [31:0] tmp_3_14_reg_5330_pp0_iter11_reg;
reg   [0:0] tmp_76_reg_5338;
reg   [63:0] tmp_5_11_reg_5343;
reg   [0:0] tmp_79_reg_5348;
reg   [63:0] tmp_5_12_reg_5353;
reg   [0:0] tmp_82_reg_5358;
reg   [63:0] tmp_5_13_reg_5363;
reg   [0:0] tmp_85_reg_5368;
reg   [63:0] tmp_5_14_reg_5373;
wire   [31:0] tmp_44_fu_2804_p3;
reg   [31:0] tmp_44_reg_5378;
wire   [31:0] tmp_45_fu_2851_p3;
reg   [31:0] tmp_45_reg_5383;
wire   [31:0] tmp_47_fu_2898_p3;
reg   [31:0] tmp_47_reg_5388;
wire   [31:0] tmp_50_fu_2945_p3;
reg   [31:0] tmp_50_reg_5393;
wire   [31:0] tmp_53_fu_2992_p3;
reg   [31:0] tmp_53_reg_5398;
wire   [31:0] tmp_56_fu_3039_p3;
reg   [31:0] tmp_56_reg_5403;
wire   [31:0] tmp_59_fu_3086_p3;
reg   [31:0] tmp_59_reg_5408;
wire   [31:0] tmp_62_fu_3133_p3;
reg   [31:0] tmp_62_reg_5413;
wire   [31:0] tmp_65_fu_3180_p3;
reg   [31:0] tmp_65_reg_5418;
wire   [31:0] tmp_68_fu_3227_p3;
reg   [31:0] tmp_68_reg_5423;
wire   [31:0] tmp_71_fu_3274_p3;
reg   [31:0] tmp_71_reg_5428;
wire   [31:0] tmp_74_fu_3321_p3;
reg   [31:0] tmp_74_reg_5433;
wire   [31:0] tmp_77_fu_3368_p3;
reg   [31:0] tmp_77_reg_5438;
wire   [31:0] tmp_80_fu_3415_p3;
reg   [31:0] tmp_80_reg_5443;
wire   [31:0] tmp_83_fu_3462_p3;
reg   [31:0] tmp_83_reg_5448;
wire   [31:0] tmp_86_fu_3509_p3;
reg   [31:0] tmp_86_reg_5453;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage7_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg   [10:0] line_buff_group_val_s_address0;
reg    line_buff_group_val_s_ce0;
reg    line_buff_group_val_s_we0;
reg   [10:0] line_buff_group_val_s_address1;
reg    line_buff_group_val_s_ce1;
reg   [10:0] line_buff_group_val_1_address0;
reg    line_buff_group_val_1_ce0;
reg    line_buff_group_val_1_we0;
reg   [10:0] line_buff_group_val_1_address1;
reg    line_buff_group_val_1_ce1;
reg   [10:0] line_buff_group_val_2_address0;
reg    line_buff_group_val_2_ce0;
reg    line_buff_group_val_2_we0;
reg   [10:0] line_buff_group_val_2_address1;
reg    line_buff_group_val_2_ce1;
wire    grp_window_macc_fu_882_ap_start;
wire    grp_window_macc_fu_882_ap_done;
wire    grp_window_macc_fu_882_ap_idle;
wire    grp_window_macc_fu_882_ap_ready;
reg    grp_window_macc_fu_882_ap_ce;
reg   [31:0] grp_window_macc_fu_882_window_0_0_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_0_1_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_0_2_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_1_0_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_1_1_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_1_2_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_2_0_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_2_1_val_rea;
reg   [31:0] grp_window_macc_fu_882_window_2_2_val_rea;
reg   [8:0] grp_window_macc_fu_882_weight_offset;
reg    ap_predicate_op531_call_state10;
reg    ap_predicate_op544_call_state11;
reg    ap_predicate_op555_call_state12;
reg    ap_predicate_op573_call_state13;
reg    ap_predicate_op603_call_state14;
reg    ap_predicate_op617_call_state15;
reg    ap_predicate_op634_call_state16;
reg    ap_predicate_op652_call_state17;
wire    ap_block_state10_pp0_stage7_iter0_ignore_call163;
wire    ap_block_state18_pp0_stage7_iter1_ignore_call163;
wire    ap_block_state26_pp0_stage7_iter2_ignore_call163;
wire    ap_block_state34_pp0_stage7_iter3_ignore_call163;
wire    ap_block_state42_pp0_stage7_iter4_ignore_call163;
wire    ap_block_state50_pp0_stage7_iter5_ignore_call163;
wire    ap_block_state58_pp0_stage7_iter6_ignore_call163;
wire    ap_block_state66_pp0_stage7_iter7_ignore_call163;
wire    ap_block_state74_pp0_stage7_iter8_ignore_call163;
wire    ap_block_state82_pp0_stage7_iter9_ignore_call163;
wire    ap_block_state90_pp0_stage7_iter10_ignore_call163;
wire    ap_block_state98_pp0_stage7_iter11_ignore_call163;
reg    ap_block_state106_pp0_stage7_iter12_ignore_call163;
reg    ap_block_pp0_stage7_11001_ignoreCallOp531;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call163;
wire    ap_block_state11_pp0_stage0_iter1_ignore_call163;
wire    ap_block_state19_pp0_stage0_iter2_ignore_call163;
wire    ap_block_state27_pp0_stage0_iter3_ignore_call163;
wire    ap_block_state35_pp0_stage0_iter4_ignore_call163;
wire    ap_block_state43_pp0_stage0_iter5_ignore_call163;
wire    ap_block_state51_pp0_stage0_iter6_ignore_call163;
wire    ap_block_state59_pp0_stage0_iter7_ignore_call163;
wire    ap_block_state67_pp0_stage0_iter8_ignore_call163;
wire    ap_block_state75_pp0_stage0_iter9_ignore_call163;
wire    ap_block_state83_pp0_stage0_iter10_ignore_call163;
wire    ap_block_state91_pp0_stage0_iter11_ignore_call163;
wire    ap_block_state99_pp0_stage0_iter12_ignore_call163;
reg    ap_block_state107_pp0_stage0_iter13_ignore_call163;
reg    ap_block_pp0_stage0_11001_ignoreCallOp541;
wire    ap_block_state4_pp0_stage1_iter0_ignore_call163;
wire    ap_block_state12_pp0_stage1_iter1_ignore_call163;
wire    ap_block_state20_pp0_stage1_iter2_ignore_call163;
wire    ap_block_state28_pp0_stage1_iter3_ignore_call163;
wire    ap_block_state36_pp0_stage1_iter4_ignore_call163;
wire    ap_block_state44_pp0_stage1_iter5_ignore_call163;
wire    ap_block_state52_pp0_stage1_iter6_ignore_call163;
wire    ap_block_state60_pp0_stage1_iter7_ignore_call163;
wire    ap_block_state68_pp0_stage1_iter8_ignore_call163;
wire    ap_block_state76_pp0_stage1_iter9_ignore_call163;
wire    ap_block_state84_pp0_stage1_iter10_ignore_call163;
wire    ap_block_state92_pp0_stage1_iter11_ignore_call163;
reg    ap_block_state100_pp0_stage1_iter12_ignore_call163;
reg    ap_block_pp0_stage1_11001_ignoreCallOp549;
reg    ap_block_state5_pp0_stage2_iter0_ignore_call163;
wire    ap_block_state13_pp0_stage2_iter1_ignore_call163;
wire    ap_block_state21_pp0_stage2_iter2_ignore_call163;
wire    ap_block_state29_pp0_stage2_iter3_ignore_call163;
wire    ap_block_state37_pp0_stage2_iter4_ignore_call163;
wire    ap_block_state45_pp0_stage2_iter5_ignore_call163;
wire    ap_block_state53_pp0_stage2_iter6_ignore_call163;
wire    ap_block_state61_pp0_stage2_iter7_ignore_call163;
wire    ap_block_state69_pp0_stage2_iter8_ignore_call163;
wire    ap_block_state77_pp0_stage2_iter9_ignore_call163;
wire    ap_block_state85_pp0_stage2_iter10_ignore_call163;
wire    ap_block_state93_pp0_stage2_iter11_ignore_call163;
wire    ap_block_state101_pp0_stage2_iter12_ignore_call163;
reg    ap_block_pp0_stage2_11001_ignoreCallOp560;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call163;
wire    ap_block_state14_pp0_stage3_iter1_ignore_call163;
wire    ap_block_state22_pp0_stage3_iter2_ignore_call163;
wire    ap_block_state30_pp0_stage3_iter3_ignore_call163;
wire    ap_block_state38_pp0_stage3_iter4_ignore_call163;
wire    ap_block_state46_pp0_stage3_iter5_ignore_call163;
wire    ap_block_state54_pp0_stage3_iter6_ignore_call163;
wire    ap_block_state62_pp0_stage3_iter7_ignore_call163;
wire    ap_block_state70_pp0_stage3_iter8_ignore_call163;
wire    ap_block_state78_pp0_stage3_iter9_ignore_call163;
wire    ap_block_state86_pp0_stage3_iter10_ignore_call163;
wire    ap_block_state94_pp0_stage3_iter11_ignore_call163;
reg    ap_block_state102_pp0_stage3_iter12_ignore_call163;
reg    ap_block_pp0_stage3_11001_ignoreCallOp593;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call163;
wire    ap_block_state15_pp0_stage4_iter1_ignore_call163;
wire    ap_block_state23_pp0_stage4_iter2_ignore_call163;
wire    ap_block_state31_pp0_stage4_iter3_ignore_call163;
wire    ap_block_state39_pp0_stage4_iter4_ignore_call163;
wire    ap_block_state47_pp0_stage4_iter5_ignore_call163;
wire    ap_block_state55_pp0_stage4_iter6_ignore_call163;
wire    ap_block_state63_pp0_stage4_iter7_ignore_call163;
wire    ap_block_state71_pp0_stage4_iter8_ignore_call163;
wire    ap_block_state79_pp0_stage4_iter9_ignore_call163;
wire    ap_block_state87_pp0_stage4_iter10_ignore_call163;
wire    ap_block_state95_pp0_stage4_iter11_ignore_call163;
reg    ap_block_state103_pp0_stage4_iter12_ignore_call163;
reg    ap_block_pp0_stage4_11001_ignoreCallOp607;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call163;
wire    ap_block_state16_pp0_stage5_iter1_ignore_call163;
wire    ap_block_state24_pp0_stage5_iter2_ignore_call163;
wire    ap_block_state32_pp0_stage5_iter3_ignore_call163;
wire    ap_block_state40_pp0_stage5_iter4_ignore_call163;
wire    ap_block_state48_pp0_stage5_iter5_ignore_call163;
wire    ap_block_state56_pp0_stage5_iter6_ignore_call163;
wire    ap_block_state64_pp0_stage5_iter7_ignore_call163;
wire    ap_block_state72_pp0_stage5_iter8_ignore_call163;
wire    ap_block_state80_pp0_stage5_iter9_ignore_call163;
wire    ap_block_state88_pp0_stage5_iter10_ignore_call163;
wire    ap_block_state96_pp0_stage5_iter11_ignore_call163;
reg    ap_block_state104_pp0_stage5_iter12_ignore_call163;
reg    ap_block_pp0_stage5_11001_ignoreCallOp620;
wire    ap_block_state9_pp0_stage6_iter0_ignore_call163;
wire    ap_block_state17_pp0_stage6_iter1_ignore_call163;
wire    ap_block_state25_pp0_stage6_iter2_ignore_call163;
wire    ap_block_state33_pp0_stage6_iter3_ignore_call163;
wire    ap_block_state41_pp0_stage6_iter4_ignore_call163;
wire    ap_block_state49_pp0_stage6_iter5_ignore_call163;
wire    ap_block_state57_pp0_stage6_iter6_ignore_call163;
wire    ap_block_state65_pp0_stage6_iter7_ignore_call163;
wire    ap_block_state73_pp0_stage6_iter8_ignore_call163;
wire    ap_block_state81_pp0_stage6_iter9_ignore_call163;
wire    ap_block_state89_pp0_stage6_iter10_ignore_call163;
wire    ap_block_state97_pp0_stage6_iter11_ignore_call163;
reg    ap_block_state105_pp0_stage6_iter12_ignore_call163;
reg    ap_block_pp0_stage6_11001_ignoreCallOp638;
wire    grp_window_macc_fu_928_ap_start;
wire    grp_window_macc_fu_928_ap_done;
wire    grp_window_macc_fu_928_ap_idle;
wire    grp_window_macc_fu_928_ap_ready;
reg    grp_window_macc_fu_928_ap_ce;
reg   [31:0] grp_window_macc_fu_928_window_0_0_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_0_1_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_0_2_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_1_0_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_1_1_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_1_2_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_2_0_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_2_1_val_rea;
reg   [31:0] grp_window_macc_fu_928_window_2_2_val_rea;
reg   [8:0] grp_window_macc_fu_928_weight_offset;
reg    ap_predicate_op533_call_state10;
reg    ap_predicate_op546_call_state11;
reg    ap_predicate_op557_call_state12;
reg    ap_predicate_op576_call_state13;
reg    ap_predicate_op604_call_state14;
reg    ap_predicate_op618_call_state15;
reg    ap_predicate_op635_call_state16;
reg    ap_predicate_op654_call_state17;
wire    ap_block_state10_pp0_stage7_iter0_ignore_call4;
wire    ap_block_state18_pp0_stage7_iter1_ignore_call4;
wire    ap_block_state26_pp0_stage7_iter2_ignore_call4;
wire    ap_block_state34_pp0_stage7_iter3_ignore_call4;
wire    ap_block_state42_pp0_stage7_iter4_ignore_call4;
wire    ap_block_state50_pp0_stage7_iter5_ignore_call4;
wire    ap_block_state58_pp0_stage7_iter6_ignore_call4;
wire    ap_block_state66_pp0_stage7_iter7_ignore_call4;
wire    ap_block_state74_pp0_stage7_iter8_ignore_call4;
wire    ap_block_state82_pp0_stage7_iter9_ignore_call4;
wire    ap_block_state90_pp0_stage7_iter10_ignore_call4;
wire    ap_block_state98_pp0_stage7_iter11_ignore_call4;
reg    ap_block_state106_pp0_stage7_iter12_ignore_call4;
reg    ap_block_pp0_stage7_11001_ignoreCallOp533;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call4;
wire    ap_block_state11_pp0_stage0_iter1_ignore_call4;
wire    ap_block_state19_pp0_stage0_iter2_ignore_call4;
wire    ap_block_state27_pp0_stage0_iter3_ignore_call4;
wire    ap_block_state35_pp0_stage0_iter4_ignore_call4;
wire    ap_block_state43_pp0_stage0_iter5_ignore_call4;
wire    ap_block_state51_pp0_stage0_iter6_ignore_call4;
wire    ap_block_state59_pp0_stage0_iter7_ignore_call4;
wire    ap_block_state67_pp0_stage0_iter8_ignore_call4;
wire    ap_block_state75_pp0_stage0_iter9_ignore_call4;
wire    ap_block_state83_pp0_stage0_iter10_ignore_call4;
wire    ap_block_state91_pp0_stage0_iter11_ignore_call4;
wire    ap_block_state99_pp0_stage0_iter12_ignore_call4;
reg    ap_block_state107_pp0_stage0_iter13_ignore_call4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp542;
wire    ap_block_state4_pp0_stage1_iter0_ignore_call4;
wire    ap_block_state12_pp0_stage1_iter1_ignore_call4;
wire    ap_block_state20_pp0_stage1_iter2_ignore_call4;
wire    ap_block_state28_pp0_stage1_iter3_ignore_call4;
wire    ap_block_state36_pp0_stage1_iter4_ignore_call4;
wire    ap_block_state44_pp0_stage1_iter5_ignore_call4;
wire    ap_block_state52_pp0_stage1_iter6_ignore_call4;
wire    ap_block_state60_pp0_stage1_iter7_ignore_call4;
wire    ap_block_state68_pp0_stage1_iter8_ignore_call4;
wire    ap_block_state76_pp0_stage1_iter9_ignore_call4;
wire    ap_block_state84_pp0_stage1_iter10_ignore_call4;
wire    ap_block_state92_pp0_stage1_iter11_ignore_call4;
reg    ap_block_state100_pp0_stage1_iter12_ignore_call4;
reg    ap_block_pp0_stage1_11001_ignoreCallOp550;
reg    ap_block_state5_pp0_stage2_iter0_ignore_call4;
wire    ap_block_state13_pp0_stage2_iter1_ignore_call4;
wire    ap_block_state21_pp0_stage2_iter2_ignore_call4;
wire    ap_block_state29_pp0_stage2_iter3_ignore_call4;
wire    ap_block_state37_pp0_stage2_iter4_ignore_call4;
wire    ap_block_state45_pp0_stage2_iter5_ignore_call4;
wire    ap_block_state53_pp0_stage2_iter6_ignore_call4;
wire    ap_block_state61_pp0_stage2_iter7_ignore_call4;
wire    ap_block_state69_pp0_stage2_iter8_ignore_call4;
wire    ap_block_state77_pp0_stage2_iter9_ignore_call4;
wire    ap_block_state85_pp0_stage2_iter10_ignore_call4;
wire    ap_block_state93_pp0_stage2_iter11_ignore_call4;
wire    ap_block_state101_pp0_stage2_iter12_ignore_call4;
reg    ap_block_pp0_stage2_11001_ignoreCallOp562;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call4;
wire    ap_block_state14_pp0_stage3_iter1_ignore_call4;
wire    ap_block_state22_pp0_stage3_iter2_ignore_call4;
wire    ap_block_state30_pp0_stage3_iter3_ignore_call4;
wire    ap_block_state38_pp0_stage3_iter4_ignore_call4;
wire    ap_block_state46_pp0_stage3_iter5_ignore_call4;
wire    ap_block_state54_pp0_stage3_iter6_ignore_call4;
wire    ap_block_state62_pp0_stage3_iter7_ignore_call4;
wire    ap_block_state70_pp0_stage3_iter8_ignore_call4;
wire    ap_block_state78_pp0_stage3_iter9_ignore_call4;
wire    ap_block_state86_pp0_stage3_iter10_ignore_call4;
wire    ap_block_state94_pp0_stage3_iter11_ignore_call4;
reg    ap_block_state102_pp0_stage3_iter12_ignore_call4;
reg    ap_block_pp0_stage3_11001_ignoreCallOp594;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call4;
wire    ap_block_state15_pp0_stage4_iter1_ignore_call4;
wire    ap_block_state23_pp0_stage4_iter2_ignore_call4;
wire    ap_block_state31_pp0_stage4_iter3_ignore_call4;
wire    ap_block_state39_pp0_stage4_iter4_ignore_call4;
wire    ap_block_state47_pp0_stage4_iter5_ignore_call4;
wire    ap_block_state55_pp0_stage4_iter6_ignore_call4;
wire    ap_block_state63_pp0_stage4_iter7_ignore_call4;
wire    ap_block_state71_pp0_stage4_iter8_ignore_call4;
wire    ap_block_state79_pp0_stage4_iter9_ignore_call4;
wire    ap_block_state87_pp0_stage4_iter10_ignore_call4;
wire    ap_block_state95_pp0_stage4_iter11_ignore_call4;
reg    ap_block_state103_pp0_stage4_iter12_ignore_call4;
reg    ap_block_pp0_stage4_11001_ignoreCallOp608;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call4;
wire    ap_block_state16_pp0_stage5_iter1_ignore_call4;
wire    ap_block_state24_pp0_stage5_iter2_ignore_call4;
wire    ap_block_state32_pp0_stage5_iter3_ignore_call4;
wire    ap_block_state40_pp0_stage5_iter4_ignore_call4;
wire    ap_block_state48_pp0_stage5_iter5_ignore_call4;
wire    ap_block_state56_pp0_stage5_iter6_ignore_call4;
wire    ap_block_state64_pp0_stage5_iter7_ignore_call4;
wire    ap_block_state72_pp0_stage5_iter8_ignore_call4;
wire    ap_block_state80_pp0_stage5_iter9_ignore_call4;
wire    ap_block_state88_pp0_stage5_iter10_ignore_call4;
wire    ap_block_state96_pp0_stage5_iter11_ignore_call4;
reg    ap_block_state104_pp0_stage5_iter12_ignore_call4;
reg    ap_block_pp0_stage5_11001_ignoreCallOp621;
wire    ap_block_state9_pp0_stage6_iter0_ignore_call4;
wire    ap_block_state17_pp0_stage6_iter1_ignore_call4;
wire    ap_block_state25_pp0_stage6_iter2_ignore_call4;
wire    ap_block_state33_pp0_stage6_iter3_ignore_call4;
wire    ap_block_state41_pp0_stage6_iter4_ignore_call4;
wire    ap_block_state49_pp0_stage6_iter5_ignore_call4;
wire    ap_block_state57_pp0_stage6_iter6_ignore_call4;
wire    ap_block_state65_pp0_stage6_iter7_ignore_call4;
wire    ap_block_state73_pp0_stage6_iter8_ignore_call4;
wire    ap_block_state81_pp0_stage6_iter9_ignore_call4;
wire    ap_block_state89_pp0_stage6_iter10_ignore_call4;
wire    ap_block_state97_pp0_stage6_iter11_ignore_call4;
reg    ap_block_state105_pp0_stage6_iter12_ignore_call4;
reg    ap_block_pp0_stage6_11001_ignoreCallOp639;
wire    grp_out_stream_merge_fu_974_ap_start;
wire    grp_out_stream_merge_fu_974_ap_done;
wire    grp_out_stream_merge_fu_974_ap_idle;
wire    grp_out_stream_merge_fu_974_ap_ready;
wire    grp_out_stream_merge_fu_974_out_stream_group_11_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_5_V_read;
wire    grp_out_stream_merge_fu_974_outStream_TREADY;
reg    grp_out_stream_merge_fu_974_ap_ce;
wire    grp_out_stream_merge_fu_974_out_stream_group_0_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_1_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_2_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_3_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_4_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_6_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_7_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_8_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_9_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_10_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_12_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_13_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_14_V_read;
wire    grp_out_stream_merge_fu_974_out_stream_group_15_V_read;
wire   [31:0] grp_out_stream_merge_fu_974_outStream_TDATA;
wire    grp_out_stream_merge_fu_974_outStream_TVALID;
wire   [3:0] grp_out_stream_merge_fu_974_outStream_TKEEP;
wire   [3:0] grp_out_stream_merge_fu_974_outStream_TSTRB;
wire   [1:0] grp_out_stream_merge_fu_974_outStream_TUSER;
wire   [0:0] grp_out_stream_merge_fu_974_outStream_TLAST;
wire   [4:0] grp_out_stream_merge_fu_974_outStream_TID;
wire   [5:0] grp_out_stream_merge_fu_974_outStream_TDEST;
wire    grp_out_stream_merge_fu_974_out_stream_group_0_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_1_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_2_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_3_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_4_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_5_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_6_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_7_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_8_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_9_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_10_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_11_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_12_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_13_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_14_V_blk_n;
wire    grp_out_stream_merge_fu_974_out_stream_group_15_V_blk_n;
reg    ap_block_state5_pp0_stage2_iter0_ignore_call7;
wire    ap_block_state13_pp0_stage2_iter1_ignore_call7;
wire    ap_block_state21_pp0_stage2_iter2_ignore_call7;
wire    ap_block_state29_pp0_stage2_iter3_ignore_call7;
wire    ap_block_state37_pp0_stage2_iter4_ignore_call7;
wire    ap_block_state45_pp0_stage2_iter5_ignore_call7;
wire    ap_block_state53_pp0_stage2_iter6_ignore_call7;
wire    ap_block_state61_pp0_stage2_iter7_ignore_call7;
wire    ap_block_state69_pp0_stage2_iter8_ignore_call7;
wire    ap_block_state77_pp0_stage2_iter9_ignore_call7;
wire    ap_block_state85_pp0_stage2_iter10_ignore_call7;
wire    ap_block_state93_pp0_stage2_iter11_ignore_call7;
wire    ap_block_state101_pp0_stage2_iter12_ignore_call7;
reg    ap_block_pp0_stage2_11001_ignoreCallOp2185;
wire    ap_block_state6_pp0_stage3_iter0_ignore_call7;
wire    ap_block_state14_pp0_stage3_iter1_ignore_call7;
wire    ap_block_state22_pp0_stage3_iter2_ignore_call7;
wire    ap_block_state30_pp0_stage3_iter3_ignore_call7;
wire    ap_block_state38_pp0_stage3_iter4_ignore_call7;
wire    ap_block_state46_pp0_stage3_iter5_ignore_call7;
wire    ap_block_state54_pp0_stage3_iter6_ignore_call7;
wire    ap_block_state62_pp0_stage3_iter7_ignore_call7;
wire    ap_block_state70_pp0_stage3_iter8_ignore_call7;
wire    ap_block_state78_pp0_stage3_iter9_ignore_call7;
wire    ap_block_state86_pp0_stage3_iter10_ignore_call7;
wire    ap_block_state94_pp0_stage3_iter11_ignore_call7;
wire    ap_block_state102_pp0_stage3_iter12_ignore_call7;
wire    ap_block_pp0_stage3_11001_ignoreCallOp2186;
wire    ap_block_state7_pp0_stage4_iter0_ignore_call7;
wire    ap_block_state15_pp0_stage4_iter1_ignore_call7;
wire    ap_block_state23_pp0_stage4_iter2_ignore_call7;
wire    ap_block_state31_pp0_stage4_iter3_ignore_call7;
wire    ap_block_state39_pp0_stage4_iter4_ignore_call7;
wire    ap_block_state47_pp0_stage4_iter5_ignore_call7;
wire    ap_block_state55_pp0_stage4_iter6_ignore_call7;
wire    ap_block_state63_pp0_stage4_iter7_ignore_call7;
wire    ap_block_state71_pp0_stage4_iter8_ignore_call7;
wire    ap_block_state79_pp0_stage4_iter9_ignore_call7;
wire    ap_block_state87_pp0_stage4_iter10_ignore_call7;
wire    ap_block_state95_pp0_stage4_iter11_ignore_call7;
wire    ap_block_state103_pp0_stage4_iter12_ignore_call7;
wire    ap_block_pp0_stage4_11001_ignoreCallOp2187;
wire    ap_block_state8_pp0_stage5_iter0_ignore_call7;
wire    ap_block_state16_pp0_stage5_iter1_ignore_call7;
wire    ap_block_state24_pp0_stage5_iter2_ignore_call7;
wire    ap_block_state32_pp0_stage5_iter3_ignore_call7;
wire    ap_block_state40_pp0_stage5_iter4_ignore_call7;
wire    ap_block_state48_pp0_stage5_iter5_ignore_call7;
wire    ap_block_state56_pp0_stage5_iter6_ignore_call7;
wire    ap_block_state64_pp0_stage5_iter7_ignore_call7;
wire    ap_block_state72_pp0_stage5_iter8_ignore_call7;
wire    ap_block_state80_pp0_stage5_iter9_ignore_call7;
wire    ap_block_state88_pp0_stage5_iter10_ignore_call7;
wire    ap_block_state96_pp0_stage5_iter11_ignore_call7;
wire    ap_block_state104_pp0_stage5_iter12_ignore_call7;
wire    ap_block_pp0_stage5_11001_ignoreCallOp2188;
wire    ap_block_state9_pp0_stage6_iter0_ignore_call7;
wire    ap_block_state17_pp0_stage6_iter1_ignore_call7;
wire    ap_block_state25_pp0_stage6_iter2_ignore_call7;
wire    ap_block_state33_pp0_stage6_iter3_ignore_call7;
wire    ap_block_state41_pp0_stage6_iter4_ignore_call7;
wire    ap_block_state49_pp0_stage6_iter5_ignore_call7;
wire    ap_block_state57_pp0_stage6_iter6_ignore_call7;
wire    ap_block_state65_pp0_stage6_iter7_ignore_call7;
wire    ap_block_state73_pp0_stage6_iter8_ignore_call7;
wire    ap_block_state81_pp0_stage6_iter9_ignore_call7;
wire    ap_block_state89_pp0_stage6_iter10_ignore_call7;
wire    ap_block_state97_pp0_stage6_iter11_ignore_call7;
wire    ap_block_state105_pp0_stage6_iter12_ignore_call7;
wire    ap_block_pp0_stage6_11001_ignoreCallOp2189;
wire    ap_block_state10_pp0_stage7_iter0_ignore_call7;
wire    ap_block_state18_pp0_stage7_iter1_ignore_call7;
wire    ap_block_state26_pp0_stage7_iter2_ignore_call7;
wire    ap_block_state34_pp0_stage7_iter3_ignore_call7;
wire    ap_block_state42_pp0_stage7_iter4_ignore_call7;
wire    ap_block_state50_pp0_stage7_iter5_ignore_call7;
wire    ap_block_state58_pp0_stage7_iter6_ignore_call7;
wire    ap_block_state66_pp0_stage7_iter7_ignore_call7;
wire    ap_block_state74_pp0_stage7_iter8_ignore_call7;
wire    ap_block_state82_pp0_stage7_iter9_ignore_call7;
wire    ap_block_state90_pp0_stage7_iter10_ignore_call7;
wire    ap_block_state98_pp0_stage7_iter11_ignore_call7;
wire    ap_block_state106_pp0_stage7_iter12_ignore_call7;
wire    ap_block_pp0_stage7_11001_ignoreCallOp2190;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call7;
wire    ap_block_state11_pp0_stage0_iter1_ignore_call7;
wire    ap_block_state19_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state27_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state35_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state43_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state51_pp0_stage0_iter6_ignore_call7;
wire    ap_block_state59_pp0_stage0_iter7_ignore_call7;
wire    ap_block_state67_pp0_stage0_iter8_ignore_call7;
wire    ap_block_state75_pp0_stage0_iter9_ignore_call7;
wire    ap_block_state83_pp0_stage0_iter10_ignore_call7;
wire    ap_block_state91_pp0_stage0_iter11_ignore_call7;
wire    ap_block_state99_pp0_stage0_iter12_ignore_call7;
wire    ap_block_state107_pp0_stage0_iter13_ignore_call7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp2191;
wire    call_ret_fork_window_fu_1015_ap_ready;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_0;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_1;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_2;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_3;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_4;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_5;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_6;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_7;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_8;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_9;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_10;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_11;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_12;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_13;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_14;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_15;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_16;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_17;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_18;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_19;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_20;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_21;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_22;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_23;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_24;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_25;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_26;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_27;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_28;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_29;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_30;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_31;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_32;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_33;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_34;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_35;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_36;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_37;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_38;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_39;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_40;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_41;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_42;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_43;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_44;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_45;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_46;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_47;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_48;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_49;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_50;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_51;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_52;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_53;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_54;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_55;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_56;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_57;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_58;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_59;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_60;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_61;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_62;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_63;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_64;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_65;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_66;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_67;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_68;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_69;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_70;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_71;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_72;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_73;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_74;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_75;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_76;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_77;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_78;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_79;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_80;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_81;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_82;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_83;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_84;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_85;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_86;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_87;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_88;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_89;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_90;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_91;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_92;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_93;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_94;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_95;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_96;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_97;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_98;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_99;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_100;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_101;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_102;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_103;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_104;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_105;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_106;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_107;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_108;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_109;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_110;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_111;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_112;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_113;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_114;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_115;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_116;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_117;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_118;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_119;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_120;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_121;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_122;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_123;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_124;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_125;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_126;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_127;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_128;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_129;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_130;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_131;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_132;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_133;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_134;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_135;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_136;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_137;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_138;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_139;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_140;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_141;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_142;
wire   [31:0] call_ret_fork_window_fu_1015_ap_return_143;
reg   [1:0] phi_ln13_reg_787;
reg   [9:0] phi_mul_reg_798;
reg   [19:0] ap_phi_mux_indvar_flatten89_phi_fu_813_p4;
reg   [8:0] ap_phi_mux_row_idx_0_phi_fu_824_p4;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_836_p4;
reg   [8:0] ap_phi_mux_col_idx_assign_phi_fu_848_p4;
reg   [1:0] ap_phi_mux_input_ch_idx_0_phi_fu_859_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_curr_data_assign_reg_867;
reg    grp_window_macc_fu_882_ap_start_reg;
reg    ap_predicate_op531_call_state10_state9;
reg    ap_predicate_op544_call_state11_state10;
reg    ap_predicate_op555_call_state12_state11;
reg    ap_predicate_op573_call_state13_state12;
reg    ap_predicate_op603_call_state14_state13;
reg    ap_predicate_op617_call_state15_state14;
reg    ap_predicate_op634_call_state16_state15;
reg    ap_predicate_op652_call_state17_state16;
wire    ap_block_pp0_stage1;
wire   [8:0] zext_ln72_5_fu_2380_p1;
wire   [8:0] zext_ln72_7_fu_2402_p1;
wire   [8:0] zext_ln72_9_fu_2421_p1;
wire   [8:0] zext_ln72_11_fu_2457_p1;
wire   [8:0] or_ln_fu_2482_p3;
reg    grp_window_macc_fu_928_ap_start_reg;
reg    ap_predicate_op533_call_state10_state9;
reg    ap_predicate_op546_call_state11_state10;
reg    ap_predicate_op557_call_state12_state11;
reg    ap_predicate_op576_call_state13_state12;
reg    ap_predicate_op604_call_state14_state13;
reg    ap_predicate_op618_call_state15_state14;
reg    ap_predicate_op635_call_state16_state15;
reg    ap_predicate_op654_call_state17_state16;
wire   [8:0] zext_ln72_4_fu_2350_p1;
wire   [8:0] zext_ln72_6_fu_2384_p1;
wire   [8:0] zext_ln72_8_fu_2407_p1;
wire   [8:0] zext_ln72_10_fu_2425_p1;
wire  signed [8:0] sext_ln72_2_fu_2501_p1;
reg    grp_out_stream_merge_fu_974_ap_start_reg;
wire   [31:0] out_stream_group_0_s_dout;
wire    out_stream_group_0_s_empty_n;
reg    out_stream_group_0_s_read;
wire   [31:0] out_stream_group_1_s_dout;
wire    out_stream_group_1_s_empty_n;
reg    out_stream_group_1_s_read;
wire   [31:0] out_stream_group_2_s_dout;
wire    out_stream_group_2_s_empty_n;
reg    out_stream_group_2_s_read;
wire   [31:0] out_stream_group_3_s_dout;
wire    out_stream_group_3_s_empty_n;
reg    out_stream_group_3_s_read;
wire   [31:0] out_stream_group_4_s_dout;
wire    out_stream_group_4_s_empty_n;
reg    out_stream_group_4_s_read;
wire   [31:0] out_stream_group_5_s_dout;
wire    out_stream_group_5_s_empty_n;
reg    out_stream_group_5_s_read;
wire   [31:0] out_stream_group_6_s_dout;
wire    out_stream_group_6_s_empty_n;
reg    out_stream_group_6_s_read;
wire   [31:0] out_stream_group_7_s_dout;
wire    out_stream_group_7_s_empty_n;
reg    out_stream_group_7_s_read;
wire   [31:0] out_stream_group_8_s_dout;
wire    out_stream_group_8_s_empty_n;
reg    out_stream_group_8_s_read;
wire   [31:0] out_stream_group_9_s_dout;
wire    out_stream_group_9_s_empty_n;
reg    out_stream_group_9_s_read;
wire   [31:0] out_stream_group_10_dout;
wire    out_stream_group_10_empty_n;
reg    out_stream_group_10_read;
wire   [31:0] out_stream_group_11_dout;
wire    out_stream_group_11_empty_n;
reg    out_stream_group_11_read;
wire   [31:0] out_stream_group_12_dout;
wire    out_stream_group_12_empty_n;
reg    out_stream_group_12_read;
wire   [31:0] out_stream_group_13_dout;
wire    out_stream_group_13_empty_n;
reg    out_stream_group_13_read;
wire   [31:0] out_stream_group_14_dout;
wire    out_stream_group_14_empty_n;
reg    out_stream_group_14_read;
wire   [31:0] out_stream_group_15_dout;
wire    out_stream_group_15_empty_n;
reg    out_stream_group_15_read;
wire   [63:0] zext_ln835_fu_1713_p1;
wire   [63:0] zext_ln835_1_fu_1719_p1;
wire   [63:0] zext_ln835_2_fu_1725_p1;
reg   [3:0] tmp_keep_V_fu_364;
reg   [3:0] tmp_strb_V_fu_368;
reg   [1:0] tmp_user_V_fu_372;
reg   [4:0] tmp_id_V_fu_376;
reg   [5:0] tmp_dest_V_fu_380;
reg   [31:0] val_output_0_1_fu_384;
reg   [31:0] val_output_1_1_fu_388;
reg   [31:0] val_output_2_1_fu_392;
reg   [31:0] val_output_3_1_fu_396;
reg   [31:0] val_output_4_1_fu_400;
reg   [31:0] val_output_5_1_fu_404;
reg   [31:0] val_output_6_1_fu_408;
reg   [31:0] val_output_7_1_fu_412;
reg   [31:0] val_output_8_1_fu_416;
reg   [31:0] val_output_9_1_fu_420;
reg   [31:0] val_output_10_1_fu_424;
reg   [31:0] val_output_11_1_fu_428;
reg   [31:0] val_output_12_1_fu_432;
reg   [31:0] val_output_13_1_fu_436;
reg   [31:0] val_output_14_1_fu_440;
reg   [31:0] val_output_15_1_fu_444;
reg    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_1028_p0;
reg   [31:0] grp_fu_1028_p1;
reg   [31:0] grp_fu_1032_p0;
reg   [31:0] grp_fu_1032_p1;
reg   [31:0] grp_fu_1038_p0;
reg   [31:0] grp_fu_1038_p1;
reg   [31:0] grp_fu_1042_p0;
reg   [31:0] grp_fu_1042_p1;
reg   [63:0] grp_fu_1060_p0;
reg   [63:0] grp_fu_1063_p0;
reg   [31:0] grp_fu_1066_p0;
reg   [31:0] grp_fu_1069_p0;
reg   [31:0] grp_fu_1072_p0;
reg   [31:0] grp_fu_1077_p0;
reg   [63:0] grp_fu_1082_p0;
reg   [63:0] grp_fu_1087_p0;
wire   [7:0] tmp_36_fu_1130_p4;
wire   [7:0] tmp_38_fu_1158_p4;
wire   [0:0] icmp_ln35_fu_1140_p2;
wire   [0:0] icmp_ln35_1_fu_1168_p2;
wire   [8:0] add_ln36_fu_1180_p2;
wire   [0:0] icmp_ln106_fu_1200_p2;
wire   [0:0] icmp_ln100_2_fu_1212_p2;
wire   [0:0] icmp_ln100_1_fu_1194_p2;
wire   [0:0] and_ln100_fu_1218_p2;
wire   [0:0] or_ln100_fu_1230_p2;
wire   [0:0] and_ln100_1_fu_1224_p2;
wire   [7:0] tmp_40_fu_1286_p4;
wire   [0:0] icmp_ln35_2_fu_1296_p2;
wire   [0:0] icmp_ln40_1_fu_1322_p2;
wire   [0:0] icmp_ln100_3_fu_1333_p2;
wire   [0:0] and_ln35_2_fu_1378_p2;
wire   [0:0] or_ln35_fu_1393_p2;
wire   [8:0] col_idx_fu_1388_p2;
wire   [7:0] tmp_42_fu_1406_p4;
wire   [0:0] icmp_ln35_3_fu_1416_p2;
wire   [0:0] and_ln35_3_fu_1422_p2;
wire   [0:0] and_ln35_1_fu_1344_p2;
wire   [8:0] add_ln36_1_fu_1435_p2;
wire   [0:0] icmp_ln106_2_fu_1454_p2;
wire   [0:0] and_ln106_2_fu_1460_p2;
wire   [0:0] select_ln35_5_fu_1348_p3;
wire   [0:0] select_ln35_4_fu_1338_p3;
wire   [0:0] icmp_ln100_5_fu_1474_p2;
wire   [0:0] icmp_ln100_4_fu_1448_p2;
wire   [0:0] and_ln100_2_fu_1480_p2;
wire   [0:0] or_ln100_2_fu_1491_p2;
wire   [0:0] and_ln100_3_fu_1486_p2;
wire   [0:0] or_ln100_3_fu_1497_p2;
wire   [0:0] select_ln35_6_fu_1354_p3;
wire   [8:0] select_ln35_12_fu_1440_p3;
wire   [8:0] select_ln35_7_fu_1360_p3;
wire   [8:0] select_ln35_16_fu_1518_p3;
wire   [8:0] add_ln154_2_fu_1530_p2;
wire   [8:0] select_ln35_8_fu_1366_p3;
wire   [8:0] add_ln154_3_fu_1544_p2;
wire   [8:0] select_ln35_9_fu_1372_p3;
wire   [0:0] empty_29_fu_1564_p2;
wire   [0:0] empty_28_fu_1558_p2;
wire   [0:0] empty_32_fu_1582_p2;
wire   [0:0] empty_31_fu_1576_p2;
wire   [1:0] mul_ln729_fu_1598_p0;
wire   [10:0] zext_ln35_1_fu_1526_p1;
wire   [0:0] select_ln35_13_fu_1466_p3;
wire   [0:0] icmp_ln106_1_fu_1616_p2;
wire   [10:0] zext_ln35_fu_1634_p1;
wire   [10:0] add_ln729_fu_1692_p2;
wire   [10:0] zext_ln35_2_fu_1637_p1;
wire   [10:0] zext_ln35_3_fu_1640_p1;
wire  signed [6:0] sext_ln72_fu_2399_p1;
wire  signed [7:0] sext_ln72_1_fu_2454_p1;
wire   [4:0] or_ln72_fu_2477_p2;
wire   [31:0] bitcast_ln79_fu_2764_p1;
wire   [7:0] tmp_4_fu_2767_p4;
wire   [22:0] trunc_ln79_fu_2777_p1;
wire   [0:0] icmp_ln79_1_fu_2787_p2;
wire   [0:0] icmp_ln79_fu_2781_p2;
wire   [0:0] or_ln79_fu_2793_p2;
wire   [0:0] and_ln79_fu_2799_p2;
wire   [31:0] grp_fu_1060_p1;
wire   [31:0] bitcast_ln79_1_fu_2811_p1;
wire   [7:0] tmp_39_fu_2814_p4;
wire   [22:0] trunc_ln79_1_fu_2824_p1;
wire   [0:0] icmp_ln79_3_fu_2834_p2;
wire   [0:0] icmp_ln79_2_fu_2828_p2;
wire   [0:0] or_ln79_1_fu_2840_p2;
wire   [0:0] and_ln79_1_fu_2846_p2;
wire   [31:0] grp_fu_1063_p1;
wire   [31:0] bitcast_ln79_2_fu_2858_p1;
wire   [7:0] tmp_43_fu_2861_p4;
wire   [22:0] trunc_ln79_2_fu_2871_p1;
wire   [0:0] icmp_ln79_5_fu_2881_p2;
wire   [0:0] icmp_ln79_4_fu_2875_p2;
wire   [0:0] or_ln79_2_fu_2887_p2;
wire   [0:0] and_ln79_2_fu_2893_p2;
wire   [31:0] bitcast_ln79_3_fu_2905_p1;
wire   [7:0] tmp_48_fu_2908_p4;
wire   [22:0] trunc_ln79_3_fu_2918_p1;
wire   [0:0] icmp_ln79_7_fu_2928_p2;
wire   [0:0] icmp_ln79_6_fu_2922_p2;
wire   [0:0] or_ln79_3_fu_2934_p2;
wire   [0:0] and_ln79_3_fu_2940_p2;
wire   [31:0] bitcast_ln79_4_fu_2952_p1;
wire   [7:0] tmp_51_fu_2955_p4;
wire   [22:0] trunc_ln79_4_fu_2965_p1;
wire   [0:0] icmp_ln79_9_fu_2975_p2;
wire   [0:0] icmp_ln79_8_fu_2969_p2;
wire   [0:0] or_ln79_4_fu_2981_p2;
wire   [0:0] and_ln79_4_fu_2987_p2;
wire   [31:0] bitcast_ln79_5_fu_2999_p1;
wire   [7:0] tmp_54_fu_3002_p4;
wire   [22:0] trunc_ln79_5_fu_3012_p1;
wire   [0:0] icmp_ln79_11_fu_3022_p2;
wire   [0:0] icmp_ln79_10_fu_3016_p2;
wire   [0:0] or_ln79_5_fu_3028_p2;
wire   [0:0] and_ln79_5_fu_3034_p2;
wire   [31:0] bitcast_ln79_6_fu_3046_p1;
wire   [7:0] tmp_57_fu_3049_p4;
wire   [22:0] trunc_ln79_6_fu_3059_p1;
wire   [0:0] icmp_ln79_13_fu_3069_p2;
wire   [0:0] icmp_ln79_12_fu_3063_p2;
wire   [0:0] or_ln79_6_fu_3075_p2;
wire   [0:0] and_ln79_6_fu_3081_p2;
wire   [31:0] bitcast_ln79_7_fu_3093_p1;
wire   [7:0] tmp_60_fu_3096_p4;
wire   [22:0] trunc_ln79_7_fu_3106_p1;
wire   [0:0] icmp_ln79_15_fu_3116_p2;
wire   [0:0] icmp_ln79_14_fu_3110_p2;
wire   [0:0] or_ln79_7_fu_3122_p2;
wire   [0:0] and_ln79_7_fu_3128_p2;
wire   [31:0] bitcast_ln79_8_fu_3140_p1;
wire   [7:0] tmp_63_fu_3143_p4;
wire   [22:0] trunc_ln79_8_fu_3153_p1;
wire   [0:0] icmp_ln79_17_fu_3163_p2;
wire   [0:0] icmp_ln79_16_fu_3157_p2;
wire   [0:0] or_ln79_8_fu_3169_p2;
wire   [0:0] and_ln79_8_fu_3175_p2;
wire   [31:0] bitcast_ln79_9_fu_3187_p1;
wire   [7:0] tmp_66_fu_3190_p4;
wire   [22:0] trunc_ln79_9_fu_3200_p1;
wire   [0:0] icmp_ln79_19_fu_3210_p2;
wire   [0:0] icmp_ln79_18_fu_3204_p2;
wire   [0:0] or_ln79_9_fu_3216_p2;
wire   [0:0] and_ln79_9_fu_3222_p2;
wire   [31:0] bitcast_ln79_10_fu_3234_p1;
wire   [7:0] tmp_69_fu_3237_p4;
wire   [22:0] trunc_ln79_10_fu_3247_p1;
wire   [0:0] icmp_ln79_21_fu_3257_p2;
wire   [0:0] icmp_ln79_20_fu_3251_p2;
wire   [0:0] or_ln79_10_fu_3263_p2;
wire   [0:0] and_ln79_10_fu_3269_p2;
wire   [31:0] bitcast_ln79_11_fu_3281_p1;
wire   [7:0] tmp_72_fu_3284_p4;
wire   [22:0] trunc_ln79_11_fu_3294_p1;
wire   [0:0] icmp_ln79_23_fu_3304_p2;
wire   [0:0] icmp_ln79_22_fu_3298_p2;
wire   [0:0] or_ln79_11_fu_3310_p2;
wire   [0:0] and_ln79_11_fu_3316_p2;
wire   [31:0] bitcast_ln79_12_fu_3328_p1;
wire   [7:0] tmp_75_fu_3331_p4;
wire   [22:0] trunc_ln79_12_fu_3341_p1;
wire   [0:0] icmp_ln79_25_fu_3351_p2;
wire   [0:0] icmp_ln79_24_fu_3345_p2;
wire   [0:0] or_ln79_12_fu_3357_p2;
wire   [0:0] and_ln79_12_fu_3363_p2;
wire   [31:0] bitcast_ln79_13_fu_3375_p1;
wire   [7:0] tmp_78_fu_3378_p4;
wire   [22:0] trunc_ln79_13_fu_3388_p1;
wire   [0:0] icmp_ln79_27_fu_3398_p2;
wire   [0:0] icmp_ln79_26_fu_3392_p2;
wire   [0:0] or_ln79_13_fu_3404_p2;
wire   [0:0] and_ln79_13_fu_3410_p2;
wire   [31:0] bitcast_ln79_14_fu_3422_p1;
wire   [7:0] tmp_81_fu_3425_p4;
wire   [22:0] trunc_ln79_14_fu_3435_p1;
wire   [0:0] icmp_ln79_29_fu_3445_p2;
wire   [0:0] icmp_ln79_28_fu_3439_p2;
wire   [0:0] or_ln79_14_fu_3451_p2;
wire   [0:0] and_ln79_14_fu_3457_p2;
wire   [31:0] bitcast_ln79_15_fu_3469_p1;
wire   [7:0] tmp_84_fu_3472_p4;
wire   [22:0] trunc_ln79_15_fu_3482_p1;
wire   [0:0] icmp_ln79_31_fu_3492_p2;
wire   [0:0] icmp_ln79_30_fu_3486_p2;
wire   [0:0] or_ln79_15_fu_3498_p2;
wire   [0:0] and_ln79_15_fu_3504_p2;
reg    grp_fu_1028_ce;
reg    grp_fu_1032_ce;
reg    grp_fu_1038_ce;
reg    grp_fu_1042_ce;
reg    grp_fu_1060_ce;
reg    grp_fu_1063_ce;
reg    grp_fu_1066_ce;
reg    grp_fu_1069_ce;
reg    grp_fu_1072_ce;
reg    ap_predicate_op1740_fcmp_state83;
reg    ap_predicate_op1764_fcmp_state84;
reg    ap_predicate_op1789_fcmp_state85;
reg    ap_predicate_op1811_fcmp_state86;
reg    ap_predicate_op1833_fcmp_state87;
reg    ap_predicate_op1855_fcmp_state88;
reg    ap_predicate_op1877_fcmp_state89;
reg    ap_predicate_op1899_fcmp_state90;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage5_00001;
reg    ap_block_pp0_stage6_00001;
reg    ap_block_pp0_stage7_00001;
reg    grp_fu_1077_ce;
reg    ap_predicate_op1742_fcmp_state83;
reg    ap_predicate_op1766_fcmp_state84;
reg    ap_predicate_op1791_fcmp_state85;
reg    ap_predicate_op1813_fcmp_state86;
reg    ap_predicate_op1835_fcmp_state87;
reg    ap_predicate_op1857_fcmp_state88;
reg    ap_predicate_op1879_fcmp_state89;
reg    ap_predicate_op1901_fcmp_state90;
reg    grp_fu_1082_ce;
reg    grp_fu_1087_ce;
wire    ap_CS_fsm_state108;
reg    ap_block_state108;
reg   [10:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] mul_ln729_fu_1598_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 inStream_V_data_0_sel_rd = 1'b0;
#0 inStream_V_data_0_sel_wr = 1'b0;
#0 inStream_V_data_0_state = 2'd0;
#0 inStream_V_keep_V_0_sel_rd = 1'b0;
#0 inStream_V_keep_V_0_sel_wr = 1'b0;
#0 inStream_V_keep_V_0_state = 2'd0;
#0 inStream_V_strb_V_0_sel_rd = 1'b0;
#0 inStream_V_strb_V_0_sel_wr = 1'b0;
#0 inStream_V_strb_V_0_state = 2'd0;
#0 inStream_V_user_V_0_sel_rd = 1'b0;
#0 inStream_V_user_V_0_sel_wr = 1'b0;
#0 inStream_V_user_V_0_state = 2'd0;
#0 inStream_V_id_V_0_sel_rd = 1'b0;
#0 inStream_V_id_V_0_sel_wr = 1'b0;
#0 inStream_V_id_V_0_state = 2'd0;
#0 inStream_V_dest_V_0_sel_rd = 1'b0;
#0 inStream_V_dest_V_0_sel_wr = 1'b0;
#0 inStream_V_dest_V_0_state = 2'd0;
#0 outStream_V_data_1_sel_rd = 1'b0;
#0 outStream_V_data_1_sel_wr = 1'b0;
#0 outStream_V_data_1_state = 2'd0;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_sel_wr = 1'b0;
#0 outStream_V_keep_V_1_state = 2'd0;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_sel_wr = 1'b0;
#0 outStream_V_strb_V_1_state = 2'd0;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_sel_wr = 1'b0;
#0 outStream_V_user_V_1_state = 2'd0;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'd0;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_sel_wr = 1'b0;
#0 outStream_V_id_V_1_state = 2'd0;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_sel_wr = 1'b0;
#0 outStream_V_dest_V_1_state = 2'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 grp_window_macc_fu_882_ap_start_reg = 1'b0;
#0 grp_window_macc_fu_928_ap_start_reg = 1'b0;
#0 grp_out_stream_merge_fu_974_ap_start_reg = 1'b0;
end

yolo_conv_top_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
yolo_conv_top_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

yolo_conv_top_line_buff_group_val_s #(
    .DataWidth( 32 ),
    .AddressRange( 1254 ),
    .AddressWidth( 11 ))
line_buff_group_val_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_val_s_address0),
    .ce0(line_buff_group_val_s_ce0),
    .we0(line_buff_group_val_s_we0),
    .d0(line_buff_group_val_1_q0),
    .q0(line_buff_group_val_s_q0),
    .address1(line_buff_group_val_s_address1),
    .ce1(line_buff_group_val_s_ce1),
    .q1(line_buff_group_val_s_q1)
);

yolo_conv_top_line_buff_group_val_s #(
    .DataWidth( 32 ),
    .AddressRange( 1254 ),
    .AddressWidth( 11 ))
line_buff_group_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_val_1_address0),
    .ce0(line_buff_group_val_1_ce0),
    .we0(line_buff_group_val_1_we0),
    .d0(line_buff_group_val_2_q0),
    .q0(line_buff_group_val_1_q0),
    .address1(line_buff_group_val_1_address1),
    .ce1(line_buff_group_val_1_ce1),
    .q1(line_buff_group_val_1_q1)
);

yolo_conv_top_line_buff_group_val_s #(
    .DataWidth( 32 ),
    .AddressRange( 1254 ),
    .AddressWidth( 11 ))
line_buff_group_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_val_2_address0),
    .ce0(line_buff_group_val_2_ce0),
    .we0(line_buff_group_val_2_we0),
    .d0(ap_phi_reg_pp0_iter0_curr_data_assign_reg_867),
    .q0(line_buff_group_val_2_q0),
    .address1(line_buff_group_val_2_address1),
    .ce1(line_buff_group_val_2_ce1),
    .q1(line_buff_group_val_2_q1)
);

window_macc grp_window_macc_fu_882(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_882_ap_start),
    .ap_done(grp_window_macc_fu_882_ap_done),
    .ap_idle(grp_window_macc_fu_882_ap_idle),
    .ap_ready(grp_window_macc_fu_882_ap_ready),
    .ap_ce(grp_window_macc_fu_882_ap_ce),
    .window_0_0_val_rea(grp_window_macc_fu_882_window_0_0_val_rea),
    .window_0_1_val_rea(grp_window_macc_fu_882_window_0_1_val_rea),
    .window_0_2_val_rea(grp_window_macc_fu_882_window_0_2_val_rea),
    .window_1_0_val_rea(grp_window_macc_fu_882_window_1_0_val_rea),
    .window_1_1_val_rea(grp_window_macc_fu_882_window_1_1_val_rea),
    .window_1_2_val_rea(grp_window_macc_fu_882_window_1_2_val_rea),
    .window_2_0_val_rea(grp_window_macc_fu_882_window_2_0_val_rea),
    .window_2_1_val_rea(grp_window_macc_fu_882_window_2_1_val_rea),
    .window_2_2_val_rea(grp_window_macc_fu_882_window_2_2_val_rea),
    .weight_offset(grp_window_macc_fu_882_weight_offset),
    .ap_return(grp_window_macc_fu_882_ap_return)
);

window_macc grp_window_macc_fu_928(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_window_macc_fu_928_ap_start),
    .ap_done(grp_window_macc_fu_928_ap_done),
    .ap_idle(grp_window_macc_fu_928_ap_idle),
    .ap_ready(grp_window_macc_fu_928_ap_ready),
    .ap_ce(grp_window_macc_fu_928_ap_ce),
    .window_0_0_val_rea(grp_window_macc_fu_928_window_0_0_val_rea),
    .window_0_1_val_rea(grp_window_macc_fu_928_window_0_1_val_rea),
    .window_0_2_val_rea(grp_window_macc_fu_928_window_0_2_val_rea),
    .window_1_0_val_rea(grp_window_macc_fu_928_window_1_0_val_rea),
    .window_1_1_val_rea(grp_window_macc_fu_928_window_1_1_val_rea),
    .window_1_2_val_rea(grp_window_macc_fu_928_window_1_2_val_rea),
    .window_2_0_val_rea(grp_window_macc_fu_928_window_2_0_val_rea),
    .window_2_1_val_rea(grp_window_macc_fu_928_window_2_1_val_rea),
    .window_2_2_val_rea(grp_window_macc_fu_928_window_2_2_val_rea),
    .weight_offset(grp_window_macc_fu_928_weight_offset),
    .ap_return(grp_window_macc_fu_928_ap_return)
);

out_stream_merge grp_out_stream_merge_fu_974(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_out_stream_merge_fu_974_ap_start),
    .ap_done(grp_out_stream_merge_fu_974_ap_done),
    .ap_idle(grp_out_stream_merge_fu_974_ap_idle),
    .ap_ready(grp_out_stream_merge_fu_974_ap_ready),
    .out_stream_group_11_V_dout(out_stream_group_11_dout),
    .out_stream_group_11_V_empty_n(out_stream_group_11_empty_n),
    .out_stream_group_11_V_read(grp_out_stream_merge_fu_974_out_stream_group_11_V_read),
    .out_stream_group_5_V_dout(out_stream_group_5_s_dout),
    .out_stream_group_5_V_empty_n(out_stream_group_5_s_empty_n),
    .out_stream_group_5_V_read(grp_out_stream_merge_fu_974_out_stream_group_5_V_read),
    .outStream_TREADY(grp_out_stream_merge_fu_974_outStream_TREADY),
    .ap_ce(grp_out_stream_merge_fu_974_ap_ce),
    .out_stream_group_0_V_dout(out_stream_group_0_s_dout),
    .out_stream_group_0_V_empty_n(out_stream_group_0_s_empty_n),
    .out_stream_group_0_V_read(grp_out_stream_merge_fu_974_out_stream_group_0_V_read),
    .out_stream_group_1_V_dout(out_stream_group_1_s_dout),
    .out_stream_group_1_V_empty_n(out_stream_group_1_s_empty_n),
    .out_stream_group_1_V_read(grp_out_stream_merge_fu_974_out_stream_group_1_V_read),
    .out_stream_group_2_V_dout(out_stream_group_2_s_dout),
    .out_stream_group_2_V_empty_n(out_stream_group_2_s_empty_n),
    .out_stream_group_2_V_read(grp_out_stream_merge_fu_974_out_stream_group_2_V_read),
    .out_stream_group_3_V_dout(out_stream_group_3_s_dout),
    .out_stream_group_3_V_empty_n(out_stream_group_3_s_empty_n),
    .out_stream_group_3_V_read(grp_out_stream_merge_fu_974_out_stream_group_3_V_read),
    .out_stream_group_4_V_dout(out_stream_group_4_s_dout),
    .out_stream_group_4_V_empty_n(out_stream_group_4_s_empty_n),
    .out_stream_group_4_V_read(grp_out_stream_merge_fu_974_out_stream_group_4_V_read),
    .out_stream_group_6_V_dout(out_stream_group_6_s_dout),
    .out_stream_group_6_V_empty_n(out_stream_group_6_s_empty_n),
    .out_stream_group_6_V_read(grp_out_stream_merge_fu_974_out_stream_group_6_V_read),
    .out_stream_group_7_V_dout(out_stream_group_7_s_dout),
    .out_stream_group_7_V_empty_n(out_stream_group_7_s_empty_n),
    .out_stream_group_7_V_read(grp_out_stream_merge_fu_974_out_stream_group_7_V_read),
    .out_stream_group_8_V_dout(out_stream_group_8_s_dout),
    .out_stream_group_8_V_empty_n(out_stream_group_8_s_empty_n),
    .out_stream_group_8_V_read(grp_out_stream_merge_fu_974_out_stream_group_8_V_read),
    .out_stream_group_9_V_dout(out_stream_group_9_s_dout),
    .out_stream_group_9_V_empty_n(out_stream_group_9_s_empty_n),
    .out_stream_group_9_V_read(grp_out_stream_merge_fu_974_out_stream_group_9_V_read),
    .out_stream_group_10_V_dout(out_stream_group_10_dout),
    .out_stream_group_10_V_empty_n(out_stream_group_10_empty_n),
    .out_stream_group_10_V_read(grp_out_stream_merge_fu_974_out_stream_group_10_V_read),
    .out_stream_group_12_V_dout(out_stream_group_12_dout),
    .out_stream_group_12_V_empty_n(out_stream_group_12_empty_n),
    .out_stream_group_12_V_read(grp_out_stream_merge_fu_974_out_stream_group_12_V_read),
    .out_stream_group_13_V_dout(out_stream_group_13_dout),
    .out_stream_group_13_V_empty_n(out_stream_group_13_empty_n),
    .out_stream_group_13_V_read(grp_out_stream_merge_fu_974_out_stream_group_13_V_read),
    .out_stream_group_14_V_dout(out_stream_group_14_dout),
    .out_stream_group_14_V_empty_n(out_stream_group_14_empty_n),
    .out_stream_group_14_V_read(grp_out_stream_merge_fu_974_out_stream_group_14_V_read),
    .out_stream_group_15_V_dout(out_stream_group_15_dout),
    .out_stream_group_15_V_empty_n(out_stream_group_15_empty_n),
    .out_stream_group_15_V_read(grp_out_stream_merge_fu_974_out_stream_group_15_V_read),
    .outStream_TDATA(grp_out_stream_merge_fu_974_outStream_TDATA),
    .outStream_TVALID(grp_out_stream_merge_fu_974_outStream_TVALID),
    .outStream_TKEEP(grp_out_stream_merge_fu_974_outStream_TKEEP),
    .outStream_TSTRB(grp_out_stream_merge_fu_974_outStream_TSTRB),
    .outStream_TUSER(grp_out_stream_merge_fu_974_outStream_TUSER),
    .outStream_TLAST(grp_out_stream_merge_fu_974_outStream_TLAST),
    .outStream_TID(grp_out_stream_merge_fu_974_outStream_TID),
    .outStream_TDEST(grp_out_stream_merge_fu_974_outStream_TDEST),
    .input_ch_idx(select_ln35_10_reg_3871_pp0_iter12_reg),
    .curr_input_keep_V(tmp_keep_V_load_reg_4778_pp0_iter11_reg),
    .curr_input_strb_V(tmp_strb_V_load_reg_4783_pp0_iter11_reg),
    .curr_input_user_V(tmp_user_V_load_reg_4788_pp0_iter11_reg),
    .curr_input_id_V(tmp_id_V_load_reg_4793_pp0_iter11_reg),
    .curr_input_dest_V(tmp_dest_V_load_reg_4798_pp0_iter11_reg),
    .last_V(and_ln106_1_reg_3928_pp0_iter12_reg),
    .out_stream_group_0_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_0_V_blk_n),
    .out_stream_group_1_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_1_V_blk_n),
    .out_stream_group_2_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_2_V_blk_n),
    .out_stream_group_3_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_3_V_blk_n),
    .out_stream_group_4_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_4_V_blk_n),
    .out_stream_group_5_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_5_V_blk_n),
    .out_stream_group_6_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_6_V_blk_n),
    .out_stream_group_7_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_7_V_blk_n),
    .out_stream_group_8_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_8_V_blk_n),
    .out_stream_group_9_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_9_V_blk_n),
    .out_stream_group_10_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_10_V_blk_n),
    .out_stream_group_11_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_11_V_blk_n),
    .out_stream_group_12_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_12_V_blk_n),
    .out_stream_group_13_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_13_V_blk_n),
    .out_stream_group_14_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_14_V_blk_n),
    .out_stream_group_15_V_blk_n(grp_out_stream_merge_fu_974_out_stream_group_15_V_blk_n),
    .outStream_TDATA_blk_n(grp_out_stream_merge_fu_974_outStream_TDATA_blk_n)
);

fork_window call_ret_fork_window_fu_1015(
    .ap_ready(call_ret_fork_window_fu_1015_ap_ready),
    .window_group_0_val_s(line_buff_group_val_17_reg_4013),
    .window_group_0_val_17(line_buff_group_val_18_reg_4018),
    .window_group_0_val_18(line_buff_group_val_19_reg_4043),
    .window_group_0_val_19(line_buff_group_val_20_reg_4023),
    .window_group_0_val_20(line_buff_group_val_21_reg_4028),
    .window_group_0_val_21(line_buff_group_val_22_reg_4048),
    .window_group_0_val_22(line_buff_group_val_23_reg_4033),
    .window_group_0_val_23(line_buff_group_val_24_reg_4038),
    .window_group_0_val_24(line_buff_group_val_25_reg_4053),
    .ap_return_0(call_ret_fork_window_fu_1015_ap_return_0),
    .ap_return_1(call_ret_fork_window_fu_1015_ap_return_1),
    .ap_return_2(call_ret_fork_window_fu_1015_ap_return_2),
    .ap_return_3(call_ret_fork_window_fu_1015_ap_return_3),
    .ap_return_4(call_ret_fork_window_fu_1015_ap_return_4),
    .ap_return_5(call_ret_fork_window_fu_1015_ap_return_5),
    .ap_return_6(call_ret_fork_window_fu_1015_ap_return_6),
    .ap_return_7(call_ret_fork_window_fu_1015_ap_return_7),
    .ap_return_8(call_ret_fork_window_fu_1015_ap_return_8),
    .ap_return_9(call_ret_fork_window_fu_1015_ap_return_9),
    .ap_return_10(call_ret_fork_window_fu_1015_ap_return_10),
    .ap_return_11(call_ret_fork_window_fu_1015_ap_return_11),
    .ap_return_12(call_ret_fork_window_fu_1015_ap_return_12),
    .ap_return_13(call_ret_fork_window_fu_1015_ap_return_13),
    .ap_return_14(call_ret_fork_window_fu_1015_ap_return_14),
    .ap_return_15(call_ret_fork_window_fu_1015_ap_return_15),
    .ap_return_16(call_ret_fork_window_fu_1015_ap_return_16),
    .ap_return_17(call_ret_fork_window_fu_1015_ap_return_17),
    .ap_return_18(call_ret_fork_window_fu_1015_ap_return_18),
    .ap_return_19(call_ret_fork_window_fu_1015_ap_return_19),
    .ap_return_20(call_ret_fork_window_fu_1015_ap_return_20),
    .ap_return_21(call_ret_fork_window_fu_1015_ap_return_21),
    .ap_return_22(call_ret_fork_window_fu_1015_ap_return_22),
    .ap_return_23(call_ret_fork_window_fu_1015_ap_return_23),
    .ap_return_24(call_ret_fork_window_fu_1015_ap_return_24),
    .ap_return_25(call_ret_fork_window_fu_1015_ap_return_25),
    .ap_return_26(call_ret_fork_window_fu_1015_ap_return_26),
    .ap_return_27(call_ret_fork_window_fu_1015_ap_return_27),
    .ap_return_28(call_ret_fork_window_fu_1015_ap_return_28),
    .ap_return_29(call_ret_fork_window_fu_1015_ap_return_29),
    .ap_return_30(call_ret_fork_window_fu_1015_ap_return_30),
    .ap_return_31(call_ret_fork_window_fu_1015_ap_return_31),
    .ap_return_32(call_ret_fork_window_fu_1015_ap_return_32),
    .ap_return_33(call_ret_fork_window_fu_1015_ap_return_33),
    .ap_return_34(call_ret_fork_window_fu_1015_ap_return_34),
    .ap_return_35(call_ret_fork_window_fu_1015_ap_return_35),
    .ap_return_36(call_ret_fork_window_fu_1015_ap_return_36),
    .ap_return_37(call_ret_fork_window_fu_1015_ap_return_37),
    .ap_return_38(call_ret_fork_window_fu_1015_ap_return_38),
    .ap_return_39(call_ret_fork_window_fu_1015_ap_return_39),
    .ap_return_40(call_ret_fork_window_fu_1015_ap_return_40),
    .ap_return_41(call_ret_fork_window_fu_1015_ap_return_41),
    .ap_return_42(call_ret_fork_window_fu_1015_ap_return_42),
    .ap_return_43(call_ret_fork_window_fu_1015_ap_return_43),
    .ap_return_44(call_ret_fork_window_fu_1015_ap_return_44),
    .ap_return_45(call_ret_fork_window_fu_1015_ap_return_45),
    .ap_return_46(call_ret_fork_window_fu_1015_ap_return_46),
    .ap_return_47(call_ret_fork_window_fu_1015_ap_return_47),
    .ap_return_48(call_ret_fork_window_fu_1015_ap_return_48),
    .ap_return_49(call_ret_fork_window_fu_1015_ap_return_49),
    .ap_return_50(call_ret_fork_window_fu_1015_ap_return_50),
    .ap_return_51(call_ret_fork_window_fu_1015_ap_return_51),
    .ap_return_52(call_ret_fork_window_fu_1015_ap_return_52),
    .ap_return_53(call_ret_fork_window_fu_1015_ap_return_53),
    .ap_return_54(call_ret_fork_window_fu_1015_ap_return_54),
    .ap_return_55(call_ret_fork_window_fu_1015_ap_return_55),
    .ap_return_56(call_ret_fork_window_fu_1015_ap_return_56),
    .ap_return_57(call_ret_fork_window_fu_1015_ap_return_57),
    .ap_return_58(call_ret_fork_window_fu_1015_ap_return_58),
    .ap_return_59(call_ret_fork_window_fu_1015_ap_return_59),
    .ap_return_60(call_ret_fork_window_fu_1015_ap_return_60),
    .ap_return_61(call_ret_fork_window_fu_1015_ap_return_61),
    .ap_return_62(call_ret_fork_window_fu_1015_ap_return_62),
    .ap_return_63(call_ret_fork_window_fu_1015_ap_return_63),
    .ap_return_64(call_ret_fork_window_fu_1015_ap_return_64),
    .ap_return_65(call_ret_fork_window_fu_1015_ap_return_65),
    .ap_return_66(call_ret_fork_window_fu_1015_ap_return_66),
    .ap_return_67(call_ret_fork_window_fu_1015_ap_return_67),
    .ap_return_68(call_ret_fork_window_fu_1015_ap_return_68),
    .ap_return_69(call_ret_fork_window_fu_1015_ap_return_69),
    .ap_return_70(call_ret_fork_window_fu_1015_ap_return_70),
    .ap_return_71(call_ret_fork_window_fu_1015_ap_return_71),
    .ap_return_72(call_ret_fork_window_fu_1015_ap_return_72),
    .ap_return_73(call_ret_fork_window_fu_1015_ap_return_73),
    .ap_return_74(call_ret_fork_window_fu_1015_ap_return_74),
    .ap_return_75(call_ret_fork_window_fu_1015_ap_return_75),
    .ap_return_76(call_ret_fork_window_fu_1015_ap_return_76),
    .ap_return_77(call_ret_fork_window_fu_1015_ap_return_77),
    .ap_return_78(call_ret_fork_window_fu_1015_ap_return_78),
    .ap_return_79(call_ret_fork_window_fu_1015_ap_return_79),
    .ap_return_80(call_ret_fork_window_fu_1015_ap_return_80),
    .ap_return_81(call_ret_fork_window_fu_1015_ap_return_81),
    .ap_return_82(call_ret_fork_window_fu_1015_ap_return_82),
    .ap_return_83(call_ret_fork_window_fu_1015_ap_return_83),
    .ap_return_84(call_ret_fork_window_fu_1015_ap_return_84),
    .ap_return_85(call_ret_fork_window_fu_1015_ap_return_85),
    .ap_return_86(call_ret_fork_window_fu_1015_ap_return_86),
    .ap_return_87(call_ret_fork_window_fu_1015_ap_return_87),
    .ap_return_88(call_ret_fork_window_fu_1015_ap_return_88),
    .ap_return_89(call_ret_fork_window_fu_1015_ap_return_89),
    .ap_return_90(call_ret_fork_window_fu_1015_ap_return_90),
    .ap_return_91(call_ret_fork_window_fu_1015_ap_return_91),
    .ap_return_92(call_ret_fork_window_fu_1015_ap_return_92),
    .ap_return_93(call_ret_fork_window_fu_1015_ap_return_93),
    .ap_return_94(call_ret_fork_window_fu_1015_ap_return_94),
    .ap_return_95(call_ret_fork_window_fu_1015_ap_return_95),
    .ap_return_96(call_ret_fork_window_fu_1015_ap_return_96),
    .ap_return_97(call_ret_fork_window_fu_1015_ap_return_97),
    .ap_return_98(call_ret_fork_window_fu_1015_ap_return_98),
    .ap_return_99(call_ret_fork_window_fu_1015_ap_return_99),
    .ap_return_100(call_ret_fork_window_fu_1015_ap_return_100),
    .ap_return_101(call_ret_fork_window_fu_1015_ap_return_101),
    .ap_return_102(call_ret_fork_window_fu_1015_ap_return_102),
    .ap_return_103(call_ret_fork_window_fu_1015_ap_return_103),
    .ap_return_104(call_ret_fork_window_fu_1015_ap_return_104),
    .ap_return_105(call_ret_fork_window_fu_1015_ap_return_105),
    .ap_return_106(call_ret_fork_window_fu_1015_ap_return_106),
    .ap_return_107(call_ret_fork_window_fu_1015_ap_return_107),
    .ap_return_108(call_ret_fork_window_fu_1015_ap_return_108),
    .ap_return_109(call_ret_fork_window_fu_1015_ap_return_109),
    .ap_return_110(call_ret_fork_window_fu_1015_ap_return_110),
    .ap_return_111(call_ret_fork_window_fu_1015_ap_return_111),
    .ap_return_112(call_ret_fork_window_fu_1015_ap_return_112),
    .ap_return_113(call_ret_fork_window_fu_1015_ap_return_113),
    .ap_return_114(call_ret_fork_window_fu_1015_ap_return_114),
    .ap_return_115(call_ret_fork_window_fu_1015_ap_return_115),
    .ap_return_116(call_ret_fork_window_fu_1015_ap_return_116),
    .ap_return_117(call_ret_fork_window_fu_1015_ap_return_117),
    .ap_return_118(call_ret_fork_window_fu_1015_ap_return_118),
    .ap_return_119(call_ret_fork_window_fu_1015_ap_return_119),
    .ap_return_120(call_ret_fork_window_fu_1015_ap_return_120),
    .ap_return_121(call_ret_fork_window_fu_1015_ap_return_121),
    .ap_return_122(call_ret_fork_window_fu_1015_ap_return_122),
    .ap_return_123(call_ret_fork_window_fu_1015_ap_return_123),
    .ap_return_124(call_ret_fork_window_fu_1015_ap_return_124),
    .ap_return_125(call_ret_fork_window_fu_1015_ap_return_125),
    .ap_return_126(call_ret_fork_window_fu_1015_ap_return_126),
    .ap_return_127(call_ret_fork_window_fu_1015_ap_return_127),
    .ap_return_128(call_ret_fork_window_fu_1015_ap_return_128),
    .ap_return_129(call_ret_fork_window_fu_1015_ap_return_129),
    .ap_return_130(call_ret_fork_window_fu_1015_ap_return_130),
    .ap_return_131(call_ret_fork_window_fu_1015_ap_return_131),
    .ap_return_132(call_ret_fork_window_fu_1015_ap_return_132),
    .ap_return_133(call_ret_fork_window_fu_1015_ap_return_133),
    .ap_return_134(call_ret_fork_window_fu_1015_ap_return_134),
    .ap_return_135(call_ret_fork_window_fu_1015_ap_return_135),
    .ap_return_136(call_ret_fork_window_fu_1015_ap_return_136),
    .ap_return_137(call_ret_fork_window_fu_1015_ap_return_137),
    .ap_return_138(call_ret_fork_window_fu_1015_ap_return_138),
    .ap_return_139(call_ret_fork_window_fu_1015_ap_return_139),
    .ap_return_140(call_ret_fork_window_fu_1015_ap_return_140),
    .ap_return_141(call_ret_fork_window_fu_1015_ap_return_141),
    .ap_return_142(call_ret_fork_window_fu_1015_ap_return_142),
    .ap_return_143(call_ret_fork_window_fu_1015_ap_return_143)
);

yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U106(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1028_p0),
    .din1(grp_fu_1028_p1),
    .ce(grp_fu_1028_ce),
    .dout(grp_fu_1028_p2)
);

yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U107(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1032_p0),
    .din1(grp_fu_1032_p1),
    .ce(grp_fu_1032_ce),
    .dout(grp_fu_1032_p2)
);

yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1038_p0),
    .din1(grp_fu_1038_p1),
    .ce(grp_fu_1038_ce),
    .dout(grp_fu_1038_p2)
);

yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U109(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1042_p0),
    .din1(grp_fu_1042_p1),
    .ce(grp_fu_1042_ce),
    .dout(grp_fu_1042_p2)
);

yolo_conv_top_fptrunc_64ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_fptrunc_64ns_32_2_1_U110(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1060_p0),
    .ce(grp_fu_1060_ce),
    .dout(grp_fu_1060_p1)
);

yolo_conv_top_fptrunc_64ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_fptrunc_64ns_32_2_1_U111(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1063_p0),
    .ce(grp_fu_1063_ce),
    .dout(grp_fu_1063_p1)
);

yolo_conv_top_fpext_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
yolo_conv_top_fpext_32ns_64_2_1_U112(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1066_p0),
    .ce(grp_fu_1066_ce),
    .dout(grp_fu_1066_p1)
);

yolo_conv_top_fpext_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
yolo_conv_top_fpext_32ns_64_2_1_U113(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1069_p0),
    .ce(grp_fu_1069_ce),
    .dout(grp_fu_1069_p1)
);

yolo_conv_top_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
yolo_conv_top_fcmp_32ns_32ns_1_2_1_U114(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1072_p0),
    .din1(32'd0),
    .ce(grp_fu_1072_ce),
    .opcode(5'd4),
    .dout(grp_fu_1072_p2)
);

yolo_conv_top_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
yolo_conv_top_fcmp_32ns_32ns_1_2_1_U115(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1077_p0),
    .din1(32'd0),
    .ce(grp_fu_1077_ce),
    .opcode(5'd4),
    .dout(grp_fu_1077_p2)
);

yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U116(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1082_p0),
    .din1(64'd4591870180066957722),
    .ce(grp_fu_1082_ce),
    .dout(grp_fu_1082_p2)
);

yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1087_p0),
    .din1(64'd4591870180066957722),
    .ce(grp_fu_1087_ce),
    .dout(grp_fu_1087_p2)
);

fifo_w32_d2_A out_stream_group_0_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_44_reg_5378),
    .if_full_n(out_stream_group_0_s_full_n),
    .if_write(out_stream_group_0_s_write),
    .if_dout(out_stream_group_0_s_dout),
    .if_empty_n(out_stream_group_0_s_empty_n),
    .if_read(out_stream_group_0_s_read)
);

fifo_w32_d2_A out_stream_group_1_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_45_reg_5383),
    .if_full_n(out_stream_group_1_s_full_n),
    .if_write(out_stream_group_1_s_write),
    .if_dout(out_stream_group_1_s_dout),
    .if_empty_n(out_stream_group_1_s_empty_n),
    .if_read(out_stream_group_1_s_read)
);

fifo_w32_d2_A out_stream_group_2_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_47_reg_5388),
    .if_full_n(out_stream_group_2_s_full_n),
    .if_write(out_stream_group_2_s_write),
    .if_dout(out_stream_group_2_s_dout),
    .if_empty_n(out_stream_group_2_s_empty_n),
    .if_read(out_stream_group_2_s_read)
);

fifo_w32_d2_A out_stream_group_3_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_50_reg_5393),
    .if_full_n(out_stream_group_3_s_full_n),
    .if_write(out_stream_group_3_s_write),
    .if_dout(out_stream_group_3_s_dout),
    .if_empty_n(out_stream_group_3_s_empty_n),
    .if_read(out_stream_group_3_s_read)
);

fifo_w32_d2_A out_stream_group_4_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_53_reg_5398),
    .if_full_n(out_stream_group_4_s_full_n),
    .if_write(out_stream_group_4_s_write),
    .if_dout(out_stream_group_4_s_dout),
    .if_empty_n(out_stream_group_4_s_empty_n),
    .if_read(out_stream_group_4_s_read)
);

fifo_w32_d2_A out_stream_group_5_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_56_reg_5403),
    .if_full_n(out_stream_group_5_s_full_n),
    .if_write(out_stream_group_5_s_write),
    .if_dout(out_stream_group_5_s_dout),
    .if_empty_n(out_stream_group_5_s_empty_n),
    .if_read(out_stream_group_5_s_read)
);

fifo_w32_d2_A out_stream_group_6_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_59_reg_5408),
    .if_full_n(out_stream_group_6_s_full_n),
    .if_write(out_stream_group_6_s_write),
    .if_dout(out_stream_group_6_s_dout),
    .if_empty_n(out_stream_group_6_s_empty_n),
    .if_read(out_stream_group_6_s_read)
);

fifo_w32_d2_A out_stream_group_7_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_62_reg_5413),
    .if_full_n(out_stream_group_7_s_full_n),
    .if_write(out_stream_group_7_s_write),
    .if_dout(out_stream_group_7_s_dout),
    .if_empty_n(out_stream_group_7_s_empty_n),
    .if_read(out_stream_group_7_s_read)
);

fifo_w32_d2_A out_stream_group_8_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_65_reg_5418),
    .if_full_n(out_stream_group_8_s_full_n),
    .if_write(out_stream_group_8_s_write),
    .if_dout(out_stream_group_8_s_dout),
    .if_empty_n(out_stream_group_8_s_empty_n),
    .if_read(out_stream_group_8_s_read)
);

fifo_w32_d2_A out_stream_group_9_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_68_reg_5423),
    .if_full_n(out_stream_group_9_s_full_n),
    .if_write(out_stream_group_9_s_write),
    .if_dout(out_stream_group_9_s_dout),
    .if_empty_n(out_stream_group_9_s_empty_n),
    .if_read(out_stream_group_9_s_read)
);

fifo_w32_d2_A out_stream_group_10_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_71_reg_5428),
    .if_full_n(out_stream_group_10_full_n),
    .if_write(out_stream_group_10_write),
    .if_dout(out_stream_group_10_dout),
    .if_empty_n(out_stream_group_10_empty_n),
    .if_read(out_stream_group_10_read)
);

fifo_w32_d2_A out_stream_group_11_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_74_reg_5433),
    .if_full_n(out_stream_group_11_full_n),
    .if_write(out_stream_group_11_write),
    .if_dout(out_stream_group_11_dout),
    .if_empty_n(out_stream_group_11_empty_n),
    .if_read(out_stream_group_11_read)
);

fifo_w32_d2_A out_stream_group_12_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_77_reg_5438),
    .if_full_n(out_stream_group_12_full_n),
    .if_write(out_stream_group_12_write),
    .if_dout(out_stream_group_12_dout),
    .if_empty_n(out_stream_group_12_empty_n),
    .if_read(out_stream_group_12_read)
);

fifo_w32_d2_A out_stream_group_13_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_80_reg_5443),
    .if_full_n(out_stream_group_13_full_n),
    .if_write(out_stream_group_13_write),
    .if_dout(out_stream_group_13_dout),
    .if_empty_n(out_stream_group_13_empty_n),
    .if_read(out_stream_group_13_read)
);

fifo_w32_d2_A out_stream_group_14_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_83_reg_5448),
    .if_full_n(out_stream_group_14_full_n),
    .if_write(out_stream_group_14_write),
    .if_dout(out_stream_group_14_dout),
    .if_empty_n(out_stream_group_14_empty_n),
    .if_read(out_stream_group_14_read)
);

fifo_w32_d2_A out_stream_group_15_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_86_reg_5453),
    .if_full_n(out_stream_group_15_full_n),
    .if_write(out_stream_group_15_write),
    .if_dout(out_stream_group_15_dout),
    .if_empty_n(out_stream_group_15_empty_n),
    .if_read(out_stream_group_15_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_out_stream_merge_fu_974_ap_start_reg <= 1'b0;
    end else begin
        if (((select_ln35_14_reg_3884_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
            grp_out_stream_merge_fu_974_ap_start_reg <= 1'b1;
        end else if ((grp_out_stream_merge_fu_974_ap_ready == 1'b1)) begin
            grp_out_stream_merge_fu_974_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_882_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op555_call_state12_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op652_call_state17_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op634_call_state16_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op617_call_state15_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op544_call_state11_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op531_call_state10_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op603_call_state14_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op573_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_882_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_882_ap_ready == 1'b1)) begin
            grp_window_macc_fu_882_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_window_macc_fu_928_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op557_call_state12_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op654_call_state17_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op635_call_state16_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op618_call_state15_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op546_call_state11_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op533_call_state10_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op604_call_state14_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op576_call_state13_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
            grp_window_macc_fu_928_ap_start_reg <= 1'b1;
        end else if ((grp_window_macc_fu_928_ap_ready == 1'b1)) begin
            grp_window_macc_fu_928_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_out == 1'b1) & (inStream_V_data_0_vld_out == 1'b1))) begin
            inStream_V_data_0_sel_rd <= ~inStream_V_data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_in == 1'b1) & (inStream_V_data_0_vld_in == 1'b1))) begin
            inStream_V_data_0_sel_wr <= ~inStream_V_data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd2;
        end else if ((((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd1;
        end else if (((~((inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)) & ~((inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)) & (inStream_V_data_0_state == 2'd3)) | ((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b1)) | ((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd3;
        end else begin
            inStream_V_data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_out == 1'b1) & (inStream_V_dest_V_0_vld_out == 1'b1))) begin
            inStream_V_dest_V_0_sel_rd <= ~inStream_V_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_in == 1'b1) & (inStream_V_dest_V_0_vld_in == 1'b1))) begin
            inStream_V_dest_V_0_sel_wr <= ~inStream_V_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd2;
        end else if ((((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd1;
        end else if (((~((inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)) & ~((inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)) & (inStream_V_dest_V_0_state == 2'd3)) | ((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b1)) | ((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd3;
        end else begin
            inStream_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_out == 1'b1) & (inStream_V_id_V_0_vld_out == 1'b1))) begin
            inStream_V_id_V_0_sel_rd <= ~inStream_V_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_in == 1'b1) & (inStream_V_id_V_0_vld_in == 1'b1))) begin
            inStream_V_id_V_0_sel_wr <= ~inStream_V_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd2;
        end else if ((((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd1;
        end else if (((~((inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)) & ~((inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)) & (inStream_V_id_V_0_state == 2'd3)) | ((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b1)) | ((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd3;
        end else begin
            inStream_V_id_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_out == 1'b1) & (inStream_V_keep_V_0_vld_out == 1'b1))) begin
            inStream_V_keep_V_0_sel_rd <= ~inStream_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_in == 1'b1) & (inStream_V_keep_V_0_vld_in == 1'b1))) begin
            inStream_V_keep_V_0_sel_wr <= ~inStream_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd2;
        end else if ((((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd1;
        end else if (((~((inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)) & ~((inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)) & (inStream_V_keep_V_0_state == 2'd3)) | ((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b1)) | ((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd3;
        end else begin
            inStream_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_out == 1'b1) & (inStream_V_strb_V_0_vld_out == 1'b1))) begin
            inStream_V_strb_V_0_sel_rd <= ~inStream_V_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_in == 1'b1) & (inStream_V_strb_V_0_vld_in == 1'b1))) begin
            inStream_V_strb_V_0_sel_wr <= ~inStream_V_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd2;
        end else if ((((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd1;
        end else if (((~((inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)) & ~((inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)) & (inStream_V_strb_V_0_state == 2'd3)) | ((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b1)) | ((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd3;
        end else begin
            inStream_V_strb_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_out == 1'b1) & (inStream_V_user_V_0_vld_out == 1'b1))) begin
            inStream_V_user_V_0_sel_rd <= ~inStream_V_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_in == 1'b1) & (inStream_V_user_V_0_vld_in == 1'b1))) begin
            inStream_V_user_V_0_sel_wr <= ~inStream_V_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd2;
        end else if ((((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd1;
        end else if (((~((inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)) & ~((inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)) & (inStream_V_user_V_0_state == 2'd3)) | ((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b1)) | ((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd3;
        end else begin
            inStream_V_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_out == 1'b1) & (outStream_V_data_1_vld_out == 1'b1))) begin
            outStream_V_data_1_sel_rd <= ~outStream_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_in == 1'b1) & (outStream_V_data_1_vld_in == 1'b1))) begin
            outStream_V_data_1_sel_wr <= ~outStream_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd2;
        end else if ((((outStream_V_data_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd1;
        end else if (((~((outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)) & (outStream_V_data_1_state == 2'd3)) | ((outStream_V_data_1_state == 2'd1) & (outStream_V_data_1_ack_out == 1'b1)) | ((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd3;
        end else begin
            outStream_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_out == 1'b1) & (outStream_V_dest_V_1_vld_out == 1'b1))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_in == 1'b1) & (outStream_V_dest_V_1_vld_in == 1'b1))) begin
            outStream_V_dest_V_1_sel_wr <= ~outStream_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd2;
        end else if ((((outStream_V_dest_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd1;
        end else if (((~((outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)) & (outStream_V_dest_V_1_state == 2'd3)) | ((outStream_V_dest_V_1_state == 2'd1) & (outStream_V_dest_V_1_ack_out == 1'b1)) | ((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd3;
        end else begin
            outStream_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_out == 1'b1) & (outStream_V_id_V_1_vld_out == 1'b1))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_in == 1'b1) & (outStream_V_id_V_1_vld_in == 1'b1))) begin
            outStream_V_id_V_1_sel_wr <= ~outStream_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd2;
        end else if ((((outStream_V_id_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd1;
        end else if (((~((outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)) & (outStream_V_id_V_1_state == 2'd3)) | ((outStream_V_id_V_1_state == 2'd1) & (outStream_V_id_V_1_ack_out == 1'b1)) | ((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd3;
        end else begin
            outStream_V_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_out == 1'b1) & (outStream_V_keep_V_1_vld_out == 1'b1))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_in == 1'b1) & (outStream_V_keep_V_1_vld_in == 1'b1))) begin
            outStream_V_keep_V_1_sel_wr <= ~outStream_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd2;
        end else if ((((outStream_V_keep_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd1;
        end else if (((~((outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)) & (outStream_V_keep_V_1_state == 2'd3)) | ((outStream_V_keep_V_1_state == 2'd1) & (outStream_V_keep_V_1_ack_out == 1'b1)) | ((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd3;
        end else begin
            outStream_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_out == 1'b1) & (outStream_V_last_V_1_vld_out == 1'b1))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_in == 1'b1) & (outStream_V_last_V_1_vld_in == 1'b1))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd2;
        end else if ((((outStream_V_last_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd1;
        end else if (((~((outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)) & (outStream_V_last_V_1_state == 2'd3)) | ((outStream_V_last_V_1_state == 2'd1) & (outStream_V_last_V_1_ack_out == 1'b1)) | ((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd3;
        end else begin
            outStream_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_out == 1'b1) & (outStream_V_strb_V_1_vld_out == 1'b1))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_in == 1'b1) & (outStream_V_strb_V_1_vld_in == 1'b1))) begin
            outStream_V_strb_V_1_sel_wr <= ~outStream_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd2;
        end else if ((((outStream_V_strb_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd1;
        end else if (((~((outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)) & (outStream_V_strb_V_1_state == 2'd3)) | ((outStream_V_strb_V_1_state == 2'd1) & (outStream_V_strb_V_1_ack_out == 1'b1)) | ((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd3;
        end else begin
            outStream_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_out == 1'b1) & (outStream_V_user_V_1_vld_out == 1'b1))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_in == 1'b1) & (outStream_V_user_V_1_vld_in == 1'b1))) begin
            outStream_V_user_V_1_sel_wr <= ~outStream_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd2;
        end else if ((((outStream_V_user_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd1;
        end else if (((~((outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)) & (outStream_V_user_V_1_state == 2'd3)) | ((outStream_V_user_V_1_state == 2'd1) & (outStream_V_user_V_1_ack_out == 1'b1)) | ((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd3;
        end else begin
            outStream_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_30_fu_1570_p2 == 1'd1) & (icmp_ln24_reg_3808 == 1'd0) & (select_ln35_3_fu_1327_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((empty_33_fu_1588_p2 == 1'd1) & (icmp_ln24_reg_3808 == 1'd0) & (empty_30_fu_1570_p2 == 1'd0) & (select_ln35_3_fu_1327_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_curr_data_assign_reg_867 <= 32'd0;
    end else if (((empty_33_reg_3908 == 1'd0) & (empty_30_reg_3904 == 1'd0) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_phi_reg_pp0_iter0_curr_data_assign_reg_867 <= inStream_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col_idx_assign_reg_844 <= 9'd0;
    end else if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_idx_assign_reg_844 <= select_ln35_15_reg_3888;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten89_reg_809 <= 20'd0;
    end else if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten89_reg_809 <= add_ln24_reg_3812;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_832 <= 11'd0;
    end else if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_832 <= select_ln27_reg_4736;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_ch_idx_0_reg_855 <= 2'd0;
    end else if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_ch_idx_0_reg_855 <= input_ch_idx_reg_4731;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln13_reg_787 <= add_ln13_fu_1112_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln13_reg_787 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_798 <= add_ln627_fu_1118_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_798 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_idx_0_reg_820 <= 9'd0;
    end else if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_idx_0_reg_820 <= select_ln24_reg_3866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln154_1_reg_3803 <= add_ln154_1_fu_1248_p2;
        add_ln154_reg_3798 <= add_ln154_fu_1242_p2;
        and_ln106_reg_3788 <= and_ln106_fu_1206_p2;
        and_ln35_reg_3778 <= and_ln35_fu_1174_p2;
        conv_count_reg_3783 <= conv_count_fu_1186_p3;
        icmp_ln100_reg_3773 <= icmp_ln100_fu_1152_p2;
        icmp_ln24_reg_3808 <= icmp_ln24_fu_1254_p2;
        icmp_ln40_reg_3768 <= icmp_ln40_fu_1146_p2;
        or_ln100_1_reg_3793 <= or_ln100_1_fu_1236_p2;
        tmp_3_2_reg_5086_pp0_iter11_reg <= tmp_3_2_reg_5086;
        tmp_3_3_reg_5094_pp0_iter11_reg <= tmp_3_3_reg_5094;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln24_reg_3812 <= add_ln24_fu_1260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_3808 == 1'd0) & (icmp_ln27_reg_3824 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln27_1_reg_3933 <= add_ln27_1_fu_1628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln72_10_reg_4808 <= add_ln72_10_fu_2467_p2;
        add_ln72_9_reg_4803 <= add_ln72_9_fu_2462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln72_11_reg_4813 <= add_ln72_11_fu_2472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        add_ln72_12_reg_4818 <= add_ln72_12_fu_2491_p2;
        add_ln72_13_reg_4823 <= add_ln72_13_fu_2496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln72_1_reg_4721 <= add_ln72_1_fu_2354_p2;
        add_ln72_2_reg_4726 <= add_ln72_2_fu_2360_p2;
        window_group_10_val_1_reg_4441 <= call_ret_fork_window_fu_1015_ap_return_91;
        window_group_10_val_2_reg_4446 <= call_ret_fork_window_fu_1015_ap_return_92;
        window_group_10_val_3_reg_4451 <= call_ret_fork_window_fu_1015_ap_return_93;
        window_group_10_val_4_reg_4456 <= call_ret_fork_window_fu_1015_ap_return_94;
        window_group_10_val_5_reg_4461 <= call_ret_fork_window_fu_1015_ap_return_95;
        window_group_10_val_6_reg_4466 <= call_ret_fork_window_fu_1015_ap_return_96;
        window_group_10_val_7_reg_4471 <= call_ret_fork_window_fu_1015_ap_return_97;
        window_group_10_val_8_reg_4476 <= call_ret_fork_window_fu_1015_ap_return_98;
        window_group_10_val_reg_4436 <= call_ret_fork_window_fu_1015_ap_return_90;
        window_group_11_val_1_reg_4486 <= call_ret_fork_window_fu_1015_ap_return_100;
        window_group_11_val_2_reg_4491 <= call_ret_fork_window_fu_1015_ap_return_101;
        window_group_11_val_3_reg_4496 <= call_ret_fork_window_fu_1015_ap_return_102;
        window_group_11_val_4_reg_4501 <= call_ret_fork_window_fu_1015_ap_return_103;
        window_group_11_val_5_reg_4506 <= call_ret_fork_window_fu_1015_ap_return_104;
        window_group_11_val_6_reg_4511 <= call_ret_fork_window_fu_1015_ap_return_105;
        window_group_11_val_7_reg_4516 <= call_ret_fork_window_fu_1015_ap_return_106;
        window_group_11_val_8_reg_4521 <= call_ret_fork_window_fu_1015_ap_return_107;
        window_group_11_val_reg_4481 <= call_ret_fork_window_fu_1015_ap_return_99;
        window_group_12_val_1_reg_4531 <= call_ret_fork_window_fu_1015_ap_return_109;
        window_group_12_val_2_reg_4536 <= call_ret_fork_window_fu_1015_ap_return_110;
        window_group_12_val_3_reg_4541 <= call_ret_fork_window_fu_1015_ap_return_111;
        window_group_12_val_4_reg_4546 <= call_ret_fork_window_fu_1015_ap_return_112;
        window_group_12_val_5_reg_4551 <= call_ret_fork_window_fu_1015_ap_return_113;
        window_group_12_val_6_reg_4556 <= call_ret_fork_window_fu_1015_ap_return_114;
        window_group_12_val_7_reg_4561 <= call_ret_fork_window_fu_1015_ap_return_115;
        window_group_12_val_8_reg_4566 <= call_ret_fork_window_fu_1015_ap_return_116;
        window_group_12_val_reg_4526 <= call_ret_fork_window_fu_1015_ap_return_108;
        window_group_13_val_1_reg_4576 <= call_ret_fork_window_fu_1015_ap_return_118;
        window_group_13_val_2_reg_4581 <= call_ret_fork_window_fu_1015_ap_return_119;
        window_group_13_val_3_reg_4586 <= call_ret_fork_window_fu_1015_ap_return_120;
        window_group_13_val_4_reg_4591 <= call_ret_fork_window_fu_1015_ap_return_121;
        window_group_13_val_5_reg_4596 <= call_ret_fork_window_fu_1015_ap_return_122;
        window_group_13_val_6_reg_4601 <= call_ret_fork_window_fu_1015_ap_return_123;
        window_group_13_val_7_reg_4606 <= call_ret_fork_window_fu_1015_ap_return_124;
        window_group_13_val_8_reg_4611 <= call_ret_fork_window_fu_1015_ap_return_125;
        window_group_13_val_reg_4571 <= call_ret_fork_window_fu_1015_ap_return_117;
        window_group_14_val_1_reg_4621 <= call_ret_fork_window_fu_1015_ap_return_127;
        window_group_14_val_2_reg_4626 <= call_ret_fork_window_fu_1015_ap_return_128;
        window_group_14_val_3_reg_4631 <= call_ret_fork_window_fu_1015_ap_return_129;
        window_group_14_val_4_reg_4636 <= call_ret_fork_window_fu_1015_ap_return_130;
        window_group_14_val_5_reg_4641 <= call_ret_fork_window_fu_1015_ap_return_131;
        window_group_14_val_6_reg_4646 <= call_ret_fork_window_fu_1015_ap_return_132;
        window_group_14_val_7_reg_4651 <= call_ret_fork_window_fu_1015_ap_return_133;
        window_group_14_val_8_reg_4656 <= call_ret_fork_window_fu_1015_ap_return_134;
        window_group_14_val_reg_4616 <= call_ret_fork_window_fu_1015_ap_return_126;
        window_group_15_val_1_reg_4666 <= call_ret_fork_window_fu_1015_ap_return_136;
        window_group_15_val_2_reg_4671 <= call_ret_fork_window_fu_1015_ap_return_137;
        window_group_15_val_3_reg_4676 <= call_ret_fork_window_fu_1015_ap_return_138;
        window_group_15_val_4_reg_4681 <= call_ret_fork_window_fu_1015_ap_return_139;
        window_group_15_val_5_reg_4686 <= call_ret_fork_window_fu_1015_ap_return_140;
        window_group_15_val_6_reg_4691 <= call_ret_fork_window_fu_1015_ap_return_141;
        window_group_15_val_7_reg_4696 <= call_ret_fork_window_fu_1015_ap_return_142;
        window_group_15_val_8_reg_4701 <= call_ret_fork_window_fu_1015_ap_return_143;
        window_group_15_val_reg_4661 <= call_ret_fork_window_fu_1015_ap_return_135;
        window_group_2_val_1_reg_4081 <= call_ret_fork_window_fu_1015_ap_return_19;
        window_group_2_val_2_reg_4086 <= call_ret_fork_window_fu_1015_ap_return_20;
        window_group_2_val_3_reg_4091 <= call_ret_fork_window_fu_1015_ap_return_21;
        window_group_2_val_4_reg_4096 <= call_ret_fork_window_fu_1015_ap_return_22;
        window_group_2_val_5_reg_4101 <= call_ret_fork_window_fu_1015_ap_return_23;
        window_group_2_val_6_reg_4106 <= call_ret_fork_window_fu_1015_ap_return_24;
        window_group_2_val_7_reg_4111 <= call_ret_fork_window_fu_1015_ap_return_25;
        window_group_2_val_8_reg_4116 <= call_ret_fork_window_fu_1015_ap_return_26;
        window_group_2_val_s_reg_4076 <= call_ret_fork_window_fu_1015_ap_return_18;
        window_group_3_val_1_reg_4126 <= call_ret_fork_window_fu_1015_ap_return_28;
        window_group_3_val_2_reg_4131 <= call_ret_fork_window_fu_1015_ap_return_29;
        window_group_3_val_3_reg_4136 <= call_ret_fork_window_fu_1015_ap_return_30;
        window_group_3_val_4_reg_4141 <= call_ret_fork_window_fu_1015_ap_return_31;
        window_group_3_val_5_reg_4146 <= call_ret_fork_window_fu_1015_ap_return_32;
        window_group_3_val_6_reg_4151 <= call_ret_fork_window_fu_1015_ap_return_33;
        window_group_3_val_7_reg_4156 <= call_ret_fork_window_fu_1015_ap_return_34;
        window_group_3_val_8_reg_4161 <= call_ret_fork_window_fu_1015_ap_return_35;
        window_group_3_val_s_reg_4121 <= call_ret_fork_window_fu_1015_ap_return_27;
        window_group_4_val_1_reg_4171 <= call_ret_fork_window_fu_1015_ap_return_37;
        window_group_4_val_2_reg_4176 <= call_ret_fork_window_fu_1015_ap_return_38;
        window_group_4_val_3_reg_4181 <= call_ret_fork_window_fu_1015_ap_return_39;
        window_group_4_val_4_reg_4186 <= call_ret_fork_window_fu_1015_ap_return_40;
        window_group_4_val_5_reg_4191 <= call_ret_fork_window_fu_1015_ap_return_41;
        window_group_4_val_6_reg_4196 <= call_ret_fork_window_fu_1015_ap_return_42;
        window_group_4_val_7_reg_4201 <= call_ret_fork_window_fu_1015_ap_return_43;
        window_group_4_val_8_reg_4206 <= call_ret_fork_window_fu_1015_ap_return_44;
        window_group_4_val_s_reg_4166 <= call_ret_fork_window_fu_1015_ap_return_36;
        window_group_5_val_1_reg_4216 <= call_ret_fork_window_fu_1015_ap_return_46;
        window_group_5_val_2_reg_4221 <= call_ret_fork_window_fu_1015_ap_return_47;
        window_group_5_val_3_reg_4226 <= call_ret_fork_window_fu_1015_ap_return_48;
        window_group_5_val_4_reg_4231 <= call_ret_fork_window_fu_1015_ap_return_49;
        window_group_5_val_5_reg_4236 <= call_ret_fork_window_fu_1015_ap_return_50;
        window_group_5_val_6_reg_4241 <= call_ret_fork_window_fu_1015_ap_return_51;
        window_group_5_val_7_reg_4246 <= call_ret_fork_window_fu_1015_ap_return_52;
        window_group_5_val_8_reg_4251 <= call_ret_fork_window_fu_1015_ap_return_53;
        window_group_5_val_s_reg_4211 <= call_ret_fork_window_fu_1015_ap_return_45;
        window_group_6_val_1_reg_4261 <= call_ret_fork_window_fu_1015_ap_return_55;
        window_group_6_val_2_reg_4266 <= call_ret_fork_window_fu_1015_ap_return_56;
        window_group_6_val_3_reg_4271 <= call_ret_fork_window_fu_1015_ap_return_57;
        window_group_6_val_4_reg_4276 <= call_ret_fork_window_fu_1015_ap_return_58;
        window_group_6_val_5_reg_4281 <= call_ret_fork_window_fu_1015_ap_return_59;
        window_group_6_val_6_reg_4286 <= call_ret_fork_window_fu_1015_ap_return_60;
        window_group_6_val_7_reg_4291 <= call_ret_fork_window_fu_1015_ap_return_61;
        window_group_6_val_8_reg_4296 <= call_ret_fork_window_fu_1015_ap_return_62;
        window_group_6_val_s_reg_4256 <= call_ret_fork_window_fu_1015_ap_return_54;
        window_group_7_val_1_reg_4306 <= call_ret_fork_window_fu_1015_ap_return_64;
        window_group_7_val_2_reg_4311 <= call_ret_fork_window_fu_1015_ap_return_65;
        window_group_7_val_3_reg_4316 <= call_ret_fork_window_fu_1015_ap_return_66;
        window_group_7_val_4_reg_4321 <= call_ret_fork_window_fu_1015_ap_return_67;
        window_group_7_val_5_reg_4326 <= call_ret_fork_window_fu_1015_ap_return_68;
        window_group_7_val_6_reg_4331 <= call_ret_fork_window_fu_1015_ap_return_69;
        window_group_7_val_7_reg_4336 <= call_ret_fork_window_fu_1015_ap_return_70;
        window_group_7_val_8_reg_4341 <= call_ret_fork_window_fu_1015_ap_return_71;
        window_group_7_val_s_reg_4301 <= call_ret_fork_window_fu_1015_ap_return_63;
        window_group_8_val_1_reg_4351 <= call_ret_fork_window_fu_1015_ap_return_73;
        window_group_8_val_2_reg_4356 <= call_ret_fork_window_fu_1015_ap_return_74;
        window_group_8_val_3_reg_4361 <= call_ret_fork_window_fu_1015_ap_return_75;
        window_group_8_val_4_reg_4366 <= call_ret_fork_window_fu_1015_ap_return_76;
        window_group_8_val_5_reg_4371 <= call_ret_fork_window_fu_1015_ap_return_77;
        window_group_8_val_6_reg_4376 <= call_ret_fork_window_fu_1015_ap_return_78;
        window_group_8_val_7_reg_4381 <= call_ret_fork_window_fu_1015_ap_return_79;
        window_group_8_val_8_reg_4386 <= call_ret_fork_window_fu_1015_ap_return_80;
        window_group_8_val_s_reg_4346 <= call_ret_fork_window_fu_1015_ap_return_72;
        window_group_9_val_1_reg_4396 <= call_ret_fork_window_fu_1015_ap_return_82;
        window_group_9_val_2_reg_4401 <= call_ret_fork_window_fu_1015_ap_return_83;
        window_group_9_val_3_reg_4406 <= call_ret_fork_window_fu_1015_ap_return_84;
        window_group_9_val_4_reg_4411 <= call_ret_fork_window_fu_1015_ap_return_85;
        window_group_9_val_5_reg_4416 <= call_ret_fork_window_fu_1015_ap_return_86;
        window_group_9_val_6_reg_4421 <= call_ret_fork_window_fu_1015_ap_return_87;
        window_group_9_val_7_reg_4426 <= call_ret_fork_window_fu_1015_ap_return_88;
        window_group_9_val_8_reg_4431 <= call_ret_fork_window_fu_1015_ap_return_89;
        window_group_9_val_s_reg_4391 <= call_ret_fork_window_fu_1015_ap_return_81;
        zext_ln72_2_reg_4716[1 : 0] <= zext_ln72_2_fu_2347_p1[1 : 0];
zext_ln72_2_reg_4716[4 : 3] <= zext_ln72_2_fu_2347_p1[4 : 3];
        zext_ln72_reg_4706[1 : 0] <= zext_ln72_fu_2343_p1[1 : 0];
zext_ln72_reg_4706[4 : 3] <= zext_ln72_fu_2343_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln72_3_reg_4748 <= add_ln72_3_fu_2388_p2;
        add_ln72_4_reg_4753 <= add_ln72_4_fu_2393_p2;
        zext_ln72_1_reg_4741[1 : 0] <= zext_ln72_1_fu_2377_p1[1 : 0];
zext_ln72_1_reg_4741[4 : 3] <= zext_ln72_1_fu_2377_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln72_5_reg_4758 <= add_ln72_5_fu_2411_p2;
        add_ln72_6_reg_4763 <= add_ln72_6_fu_2416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln72_7_reg_4768 <= add_ln72_7_fu_2429_p2;
        add_ln72_8_reg_4773 <= add_ln72_8_fu_2434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        add_ln72_reg_4071 <= add_ln72_fu_1743_p2;
        add_ln_reg_4058[1 : 0] <= add_ln_fu_1731_p4[1 : 0];
add_ln_reg_4058[4 : 3] <= add_ln_fu_1731_p4[4 : 3];
        zext_ln72_3_reg_4066[1 : 0] <= zext_ln72_3_fu_1739_p1[1 : 0];
zext_ln72_3_reg_4066[4 : 3] <= zext_ln72_3_fu_1739_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln835_1_reg_3948 <= add_ln835_1_fu_1703_p2;
        add_ln835_2_reg_3953 <= add_ln835_2_fu_1708_p2;
        line_buff_group_val_11_reg_3963 <= zext_ln729_1_fu_1697_p1;
        line_buff_group_val_7_reg_3958 <= zext_ln729_1_fu_1697_p1;
        zext_ln729_1_reg_3943[10 : 0] <= zext_ln729_1_fu_1697_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_3808 == 1'd0) & (select_ln35_3_fu_1327_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln835_reg_3919 <= add_ln835_fu_1604_p2;
        empty_30_reg_3904 <= empty_30_fu_1570_p2;
        mul_ln729_reg_3912[10 : 1] <= mul_ln729_fu_1598_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_14_fu_1503_p3 == 1'd1) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln106_1_reg_3928 <= and_ln106_1_fu_1622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln106_1_reg_3928_pp0_iter10_reg <= and_ln106_1_reg_3928_pp0_iter9_reg;
        and_ln106_1_reg_3928_pp0_iter11_reg <= and_ln106_1_reg_3928_pp0_iter10_reg;
        and_ln106_1_reg_3928_pp0_iter12_reg <= and_ln106_1_reg_3928_pp0_iter11_reg;
        and_ln106_1_reg_3928_pp0_iter1_reg <= and_ln106_1_reg_3928;
        and_ln106_1_reg_3928_pp0_iter2_reg <= and_ln106_1_reg_3928_pp0_iter1_reg;
        and_ln106_1_reg_3928_pp0_iter3_reg <= and_ln106_1_reg_3928_pp0_iter2_reg;
        and_ln106_1_reg_3928_pp0_iter4_reg <= and_ln106_1_reg_3928_pp0_iter3_reg;
        and_ln106_1_reg_3928_pp0_iter5_reg <= and_ln106_1_reg_3928_pp0_iter4_reg;
        and_ln106_1_reg_3928_pp0_iter6_reg <= and_ln106_1_reg_3928_pp0_iter5_reg;
        and_ln106_1_reg_3928_pp0_iter7_reg <= and_ln106_1_reg_3928_pp0_iter6_reg;
        and_ln106_1_reg_3928_pp0_iter8_reg <= and_ln106_1_reg_3928_pp0_iter7_reg;
        and_ln106_1_reg_3928_pp0_iter9_reg <= and_ln106_1_reg_3928_pp0_iter8_reg;
        icmp_ln75_reg_3924_pp0_iter10_reg <= icmp_ln75_reg_3924_pp0_iter9_reg;
        icmp_ln75_reg_3924_pp0_iter11_reg <= icmp_ln75_reg_3924_pp0_iter10_reg;
        icmp_ln75_reg_3924_pp0_iter1_reg <= icmp_ln75_reg_3924;
        icmp_ln75_reg_3924_pp0_iter2_reg <= icmp_ln75_reg_3924_pp0_iter1_reg;
        icmp_ln75_reg_3924_pp0_iter3_reg <= icmp_ln75_reg_3924_pp0_iter2_reg;
        icmp_ln75_reg_3924_pp0_iter4_reg <= icmp_ln75_reg_3924_pp0_iter3_reg;
        icmp_ln75_reg_3924_pp0_iter5_reg <= icmp_ln75_reg_3924_pp0_iter4_reg;
        icmp_ln75_reg_3924_pp0_iter6_reg <= icmp_ln75_reg_3924_pp0_iter5_reg;
        icmp_ln75_reg_3924_pp0_iter7_reg <= icmp_ln75_reg_3924_pp0_iter6_reg;
        icmp_ln75_reg_3924_pp0_iter8_reg <= icmp_ln75_reg_3924_pp0_iter7_reg;
        icmp_ln75_reg_3924_pp0_iter9_reg <= icmp_ln75_reg_3924_pp0_iter8_reg;
        select_ln35_10_reg_3871_pp0_iter10_reg <= select_ln35_10_reg_3871_pp0_iter9_reg;
        select_ln35_10_reg_3871_pp0_iter11_reg <= select_ln35_10_reg_3871_pp0_iter10_reg;
        select_ln35_10_reg_3871_pp0_iter12_reg <= select_ln35_10_reg_3871_pp0_iter11_reg;
        select_ln35_10_reg_3871_pp0_iter1_reg <= select_ln35_10_reg_3871;
        select_ln35_10_reg_3871_pp0_iter2_reg <= select_ln35_10_reg_3871_pp0_iter1_reg;
        select_ln35_10_reg_3871_pp0_iter3_reg <= select_ln35_10_reg_3871_pp0_iter2_reg;
        select_ln35_10_reg_3871_pp0_iter4_reg <= select_ln35_10_reg_3871_pp0_iter3_reg;
        select_ln35_10_reg_3871_pp0_iter5_reg <= select_ln35_10_reg_3871_pp0_iter4_reg;
        select_ln35_10_reg_3871_pp0_iter6_reg <= select_ln35_10_reg_3871_pp0_iter5_reg;
        select_ln35_10_reg_3871_pp0_iter7_reg <= select_ln35_10_reg_3871_pp0_iter6_reg;
        select_ln35_10_reg_3871_pp0_iter8_reg <= select_ln35_10_reg_3871_pp0_iter7_reg;
        select_ln35_10_reg_3871_pp0_iter9_reg <= select_ln35_10_reg_3871_pp0_iter8_reg;
        select_ln35_11_reg_3880_pp0_iter10_reg <= select_ln35_11_reg_3880_pp0_iter9_reg;
        select_ln35_11_reg_3880_pp0_iter11_reg <= select_ln35_11_reg_3880_pp0_iter10_reg;
        select_ln35_11_reg_3880_pp0_iter1_reg <= select_ln35_11_reg_3880;
        select_ln35_11_reg_3880_pp0_iter2_reg <= select_ln35_11_reg_3880_pp0_iter1_reg;
        select_ln35_11_reg_3880_pp0_iter3_reg <= select_ln35_11_reg_3880_pp0_iter2_reg;
        select_ln35_11_reg_3880_pp0_iter4_reg <= select_ln35_11_reg_3880_pp0_iter3_reg;
        select_ln35_11_reg_3880_pp0_iter5_reg <= select_ln35_11_reg_3880_pp0_iter4_reg;
        select_ln35_11_reg_3880_pp0_iter6_reg <= select_ln35_11_reg_3880_pp0_iter5_reg;
        select_ln35_11_reg_3880_pp0_iter7_reg <= select_ln35_11_reg_3880_pp0_iter6_reg;
        select_ln35_11_reg_3880_pp0_iter8_reg <= select_ln35_11_reg_3880_pp0_iter7_reg;
        select_ln35_11_reg_3880_pp0_iter9_reg <= select_ln35_11_reg_3880_pp0_iter8_reg;
        select_ln35_14_reg_3884_pp0_iter10_reg <= select_ln35_14_reg_3884_pp0_iter9_reg;
        select_ln35_14_reg_3884_pp0_iter11_reg <= select_ln35_14_reg_3884_pp0_iter10_reg;
        select_ln35_14_reg_3884_pp0_iter12_reg <= select_ln35_14_reg_3884_pp0_iter11_reg;
        select_ln35_14_reg_3884_pp0_iter1_reg <= select_ln35_14_reg_3884;
        select_ln35_14_reg_3884_pp0_iter2_reg <= select_ln35_14_reg_3884_pp0_iter1_reg;
        select_ln35_14_reg_3884_pp0_iter3_reg <= select_ln35_14_reg_3884_pp0_iter2_reg;
        select_ln35_14_reg_3884_pp0_iter4_reg <= select_ln35_14_reg_3884_pp0_iter3_reg;
        select_ln35_14_reg_3884_pp0_iter5_reg <= select_ln35_14_reg_3884_pp0_iter4_reg;
        select_ln35_14_reg_3884_pp0_iter6_reg <= select_ln35_14_reg_3884_pp0_iter5_reg;
        select_ln35_14_reg_3884_pp0_iter7_reg <= select_ln35_14_reg_3884_pp0_iter6_reg;
        select_ln35_14_reg_3884_pp0_iter8_reg <= select_ln35_14_reg_3884_pp0_iter7_reg;
        select_ln35_14_reg_3884_pp0_iter9_reg <= select_ln35_14_reg_3884_pp0_iter8_reg;
        select_ln35_3_reg_3862_pp0_iter10_reg <= select_ln35_3_reg_3862_pp0_iter9_reg;
        select_ln35_3_reg_3862_pp0_iter11_reg <= select_ln35_3_reg_3862_pp0_iter10_reg;
        select_ln35_3_reg_3862_pp0_iter1_reg <= select_ln35_3_reg_3862;
        select_ln35_3_reg_3862_pp0_iter2_reg <= select_ln35_3_reg_3862_pp0_iter1_reg;
        select_ln35_3_reg_3862_pp0_iter3_reg <= select_ln35_3_reg_3862_pp0_iter2_reg;
        select_ln35_3_reg_3862_pp0_iter4_reg <= select_ln35_3_reg_3862_pp0_iter3_reg;
        select_ln35_3_reg_3862_pp0_iter5_reg <= select_ln35_3_reg_3862_pp0_iter4_reg;
        select_ln35_3_reg_3862_pp0_iter6_reg <= select_ln35_3_reg_3862_pp0_iter5_reg;
        select_ln35_3_reg_3862_pp0_iter7_reg <= select_ln35_3_reg_3862_pp0_iter6_reg;
        select_ln35_3_reg_3862_pp0_iter8_reg <= select_ln35_3_reg_3862_pp0_iter7_reg;
        select_ln35_3_reg_3862_pp0_iter9_reg <= select_ln35_3_reg_3862_pp0_iter8_reg;
        tmp_3_4_reg_5132_pp0_iter11_reg <= tmp_3_4_reg_5132;
        tmp_3_5_reg_5140_pp0_iter11_reg <= tmp_3_5_reg_5140;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_3808 == 1'd0) & (empty_30_fu_1570_p2 == 1'd0) & (select_ln35_3_fu_1327_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_33_reg_3908 <= empty_33_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_1254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln27_reg_3824 <= icmp_ln27_fu_1272_p2;
        icmp_ln29_reg_3857 <= icmp_ln29_fu_1316_p2;
        row_idx_reg_3817 <= row_idx_fu_1266_p2;
        select_ln35_1_reg_3838 <= select_ln35_1_fu_1278_p3;
        select_ln35_2_reg_3845 <= select_ln35_2_fu_1302_p3;
        xor_ln35_reg_3851 <= xor_ln35_fu_1310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter8_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        icmp_ln69_reg_4828 <= icmp_ln69_fu_2505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_fu_1427_p3 == 1'd1) & (icmp_ln24_reg_3808 == 1'd0) & (select_ln35_3_fu_1327_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln75_reg_3924 <= icmp_ln75_fu_1610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_A == 1'b1)) begin
        inStream_V_data_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_B == 1'b1)) begin
        inStream_V_data_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_A == 1'b1)) begin
        inStream_V_dest_V_0_payload_A <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_B == 1'b1)) begin
        inStream_V_dest_V_0_payload_B <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_A == 1'b1)) begin
        inStream_V_id_V_0_payload_A <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_B == 1'b1)) begin
        inStream_V_id_V_0_payload_B <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_A == 1'b1)) begin
        inStream_V_keep_V_0_payload_A <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_B == 1'b1)) begin
        inStream_V_keep_V_0_payload_B <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_A == 1'b1)) begin
        inStream_V_strb_V_0_payload_A <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_B == 1'b1)) begin
        inStream_V_strb_V_0_payload_B <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_A == 1'b1)) begin
        inStream_V_user_V_0_payload_A <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_B == 1'b1)) begin
        inStream_V_user_V_0_payload_B <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        input_ch_idx_reg_4731 <= input_ch_idx_fu_2366_p2;
        select_ln27_reg_4736 <= select_ln27_fu_2371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        line_buff_group_val_17_reg_4013 <= line_buff_group_val_s_q0;
        line_buff_group_val_18_reg_4018 <= line_buff_group_val_s_q1;
        line_buff_group_val_20_reg_4023 <= line_buff_group_val_1_q0;
        line_buff_group_val_21_reg_4028 <= line_buff_group_val_1_q1;
        line_buff_group_val_23_reg_4033 <= line_buff_group_val_2_q0;
        line_buff_group_val_24_reg_4038 <= line_buff_group_val_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        line_buff_group_val_19_reg_4043 <= line_buff_group_val_s_q1;
        line_buff_group_val_22_reg_4048 <= line_buff_group_val_1_q1;
        line_buff_group_val_25_reg_4053 <= line_buff_group_val_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_A == 1'b1)) begin
        outStream_V_data_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_B == 1'b1)) begin
        outStream_V_data_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_A == 1'b1)) begin
        outStream_V_dest_V_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_B == 1'b1)) begin
        outStream_V_dest_V_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_A == 1'b1)) begin
        outStream_V_id_V_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_B == 1'b1)) begin
        outStream_V_id_V_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_A == 1'b1)) begin
        outStream_V_keep_V_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_B == 1'b1)) begin
        outStream_V_keep_V_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_A == 1'b1)) begin
        outStream_V_last_V_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_B == 1'b1)) begin
        outStream_V_last_V_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_A == 1'b1)) begin
        outStream_V_strb_V_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_B == 1'b1)) begin
        outStream_V_strb_V_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_A == 1'b1)) begin
        outStream_V_user_V_1_payload_A <= grp_out_stream_merge_fu_974_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_B == 1'b1)) begin
        outStream_V_user_V_1_payload_B <= grp_out_stream_merge_fu_974_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1092 <= grp_fu_1082_p2;
        reg_1097 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_1102 <= grp_fu_1082_p2;
        reg_1107 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_3808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln24_reg_3866 <= select_ln24_fu_1382_p3;
        select_ln35_15_reg_3888 <= select_ln35_15_fu_1511_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln35_10_reg_3871 <= select_ln35_10_fu_1398_p3;
        select_ln35_11_reg_3880 <= select_ln35_11_fu_1427_p3;
        select_ln35_14_reg_3884 <= select_ln35_14_fu_1503_p3;
        select_ln35_17_reg_3894 <= select_ln35_17_fu_1536_p3;
        select_ln35_18_reg_3899 <= select_ln35_18_fu_1550_p3;
        select_ln35_3_reg_3862 <= select_ln35_3_fu_1327_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter8_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_16_reg_4853 <= grp_window_macc_fu_928_ap_return;
        tmp_2_reg_4848 <= grp_window_macc_fu_882_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter8_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        tmp_17_reg_4868 <= grp_window_macc_fu_882_ap_return;
        tmp_18_reg_4873 <= grp_window_macc_fu_928_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter8_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_20_reg_4888 <= grp_window_macc_fu_882_ap_return;
        tmp_22_reg_4893 <= grp_window_macc_fu_928_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter8_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_24_reg_4908 <= grp_window_macc_fu_882_ap_return;
        tmp_26_reg_4913 <= grp_window_macc_fu_928_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter8_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_28_reg_4928 <= grp_window_macc_fu_882_ap_return;
        tmp_29_reg_4933 <= grp_window_macc_fu_928_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_30_reg_4960 <= grp_window_macc_fu_882_ap_return;
        tmp_31_reg_4965 <= grp_window_macc_fu_928_ap_return;
        val_output_0_reg_4938 <= grp_fu_1028_p2;
        val_output_1_reg_4944 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_32_reg_4990 <= grp_window_macc_fu_882_ap_return;
        tmp_33_reg_4995 <= grp_window_macc_fu_928_ap_return;
        val_output_0_1_fu_384 <= val_output_0_reg_4938;
        val_output_1_1_fu_388 <= val_output_1_reg_4944;
        val_output_2_1_fu_392 <= grp_fu_1028_p2;
        val_output_2_reg_4970 <= grp_fu_1028_p2;
        val_output_3_1_fu_396 <= grp_fu_1032_p2;
        val_output_3_reg_4975 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_34_reg_5020 <= grp_window_macc_fu_882_ap_return;
        tmp_35_reg_5025 <= grp_window_macc_fu_928_ap_return;
        val_output_4_1_fu_400 <= grp_fu_1028_p2;
        val_output_4_reg_5000 <= grp_fu_1028_p2;
        val_output_5_1_fu_404 <= grp_fu_1032_p2;
        val_output_5_reg_5005 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_37_reg_5112 <= grp_fu_1072_p2;
        tmp_3_4_reg_5132 <= grp_fu_1028_p2;
        tmp_3_5_reg_5140 <= grp_fu_1032_p2;
        tmp_41_reg_5122 <= grp_fu_1077_p2;
        tmp_5_1_reg_5127 <= grp_fu_1069_p1;
        tmp_5_reg_5117 <= grp_fu_1066_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_3_10_reg_5258 <= grp_fu_1042_p2;
        tmp_3_s_reg_5250 <= grp_fu_1038_p2;
        tmp_58_reg_5230 <= grp_fu_1072_p2;
        tmp_5_6_reg_5235 <= grp_fu_1066_p1;
        tmp_5_7_reg_5245 <= grp_fu_1069_p1;
        tmp_61_reg_5240 <= grp_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_3_10_reg_5258_pp0_iter11_reg <= tmp_3_10_reg_5258;
        tmp_3_s_reg_5250_pp0_iter11_reg <= tmp_3_s_reg_5250;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_3_11_reg_5286 <= grp_fu_1038_p2;
        tmp_3_12_reg_5294 <= grp_fu_1042_p2;
        tmp_5_8_reg_5271 <= grp_fu_1066_p1;
        tmp_5_9_reg_5281 <= grp_fu_1069_p1;
        tmp_64_reg_5266 <= grp_fu_1072_p2;
        tmp_67_reg_5276 <= grp_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_3_11_reg_5286_pp0_iter11_reg <= tmp_3_11_reg_5286;
        tmp_3_12_reg_5294_pp0_iter11_reg <= tmp_3_12_reg_5294;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        tmp_3_13_reg_5322 <= grp_fu_1038_p2;
        tmp_3_14_reg_5330 <= grp_fu_1042_p2;
        tmp_5_10_reg_5317 <= grp_fu_1069_p1;
        tmp_5_s_reg_5307 <= grp_fu_1066_p1;
        tmp_70_reg_5302 <= grp_fu_1072_p2;
        tmp_73_reg_5312 <= grp_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        tmp_3_13_reg_5322_pp0_iter11_reg <= tmp_3_13_reg_5322;
        tmp_3_14_reg_5330_pp0_iter11_reg <= tmp_3_14_reg_5330;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_3_1_reg_5068 <= grp_fu_1032_p2;
        tmp_3_reg_5060 <= grp_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_3_1_reg_5068_pp0_iter10_reg <= tmp_3_1_reg_5068;
        tmp_3_reg_5060_pp0_iter10_reg <= tmp_3_reg_5060;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_2_reg_5086 <= grp_fu_1028_p2;
        tmp_3_3_reg_5094 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_3_6_reg_5178 <= grp_fu_1038_p2;
        tmp_3_7_reg_5186 <= grp_fu_1042_p2;
        tmp_46_reg_5158 <= grp_fu_1072_p2;
        tmp_49_reg_5168 <= grp_fu_1077_p2;
        tmp_5_2_reg_5163 <= grp_fu_1066_p1;
        tmp_5_3_reg_5173 <= grp_fu_1069_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_3_6_reg_5178_pp0_iter11_reg <= tmp_3_6_reg_5178;
        tmp_3_7_reg_5186_pp0_iter11_reg <= tmp_3_7_reg_5186;
        tmp_dest_V_load_reg_4798_pp0_iter10_reg <= tmp_dest_V_load_reg_4798_pp0_iter9_reg;
        tmp_dest_V_load_reg_4798_pp0_iter11_reg <= tmp_dest_V_load_reg_4798_pp0_iter10_reg;
        tmp_dest_V_load_reg_4798_pp0_iter2_reg <= tmp_dest_V_load_reg_4798;
        tmp_dest_V_load_reg_4798_pp0_iter3_reg <= tmp_dest_V_load_reg_4798_pp0_iter2_reg;
        tmp_dest_V_load_reg_4798_pp0_iter4_reg <= tmp_dest_V_load_reg_4798_pp0_iter3_reg;
        tmp_dest_V_load_reg_4798_pp0_iter5_reg <= tmp_dest_V_load_reg_4798_pp0_iter4_reg;
        tmp_dest_V_load_reg_4798_pp0_iter6_reg <= tmp_dest_V_load_reg_4798_pp0_iter5_reg;
        tmp_dest_V_load_reg_4798_pp0_iter7_reg <= tmp_dest_V_load_reg_4798_pp0_iter6_reg;
        tmp_dest_V_load_reg_4798_pp0_iter8_reg <= tmp_dest_V_load_reg_4798_pp0_iter7_reg;
        tmp_dest_V_load_reg_4798_pp0_iter9_reg <= tmp_dest_V_load_reg_4798_pp0_iter8_reg;
        tmp_id_V_load_reg_4793_pp0_iter10_reg <= tmp_id_V_load_reg_4793_pp0_iter9_reg;
        tmp_id_V_load_reg_4793_pp0_iter11_reg <= tmp_id_V_load_reg_4793_pp0_iter10_reg;
        tmp_id_V_load_reg_4793_pp0_iter2_reg <= tmp_id_V_load_reg_4793;
        tmp_id_V_load_reg_4793_pp0_iter3_reg <= tmp_id_V_load_reg_4793_pp0_iter2_reg;
        tmp_id_V_load_reg_4793_pp0_iter4_reg <= tmp_id_V_load_reg_4793_pp0_iter3_reg;
        tmp_id_V_load_reg_4793_pp0_iter5_reg <= tmp_id_V_load_reg_4793_pp0_iter4_reg;
        tmp_id_V_load_reg_4793_pp0_iter6_reg <= tmp_id_V_load_reg_4793_pp0_iter5_reg;
        tmp_id_V_load_reg_4793_pp0_iter7_reg <= tmp_id_V_load_reg_4793_pp0_iter6_reg;
        tmp_id_V_load_reg_4793_pp0_iter8_reg <= tmp_id_V_load_reg_4793_pp0_iter7_reg;
        tmp_id_V_load_reg_4793_pp0_iter9_reg <= tmp_id_V_load_reg_4793_pp0_iter8_reg;
        tmp_keep_V_load_reg_4778_pp0_iter10_reg <= tmp_keep_V_load_reg_4778_pp0_iter9_reg;
        tmp_keep_V_load_reg_4778_pp0_iter11_reg <= tmp_keep_V_load_reg_4778_pp0_iter10_reg;
        tmp_keep_V_load_reg_4778_pp0_iter2_reg <= tmp_keep_V_load_reg_4778;
        tmp_keep_V_load_reg_4778_pp0_iter3_reg <= tmp_keep_V_load_reg_4778_pp0_iter2_reg;
        tmp_keep_V_load_reg_4778_pp0_iter4_reg <= tmp_keep_V_load_reg_4778_pp0_iter3_reg;
        tmp_keep_V_load_reg_4778_pp0_iter5_reg <= tmp_keep_V_load_reg_4778_pp0_iter4_reg;
        tmp_keep_V_load_reg_4778_pp0_iter6_reg <= tmp_keep_V_load_reg_4778_pp0_iter5_reg;
        tmp_keep_V_load_reg_4778_pp0_iter7_reg <= tmp_keep_V_load_reg_4778_pp0_iter6_reg;
        tmp_keep_V_load_reg_4778_pp0_iter8_reg <= tmp_keep_V_load_reg_4778_pp0_iter7_reg;
        tmp_keep_V_load_reg_4778_pp0_iter9_reg <= tmp_keep_V_load_reg_4778_pp0_iter8_reg;
        tmp_strb_V_load_reg_4783_pp0_iter10_reg <= tmp_strb_V_load_reg_4783_pp0_iter9_reg;
        tmp_strb_V_load_reg_4783_pp0_iter11_reg <= tmp_strb_V_load_reg_4783_pp0_iter10_reg;
        tmp_strb_V_load_reg_4783_pp0_iter2_reg <= tmp_strb_V_load_reg_4783;
        tmp_strb_V_load_reg_4783_pp0_iter3_reg <= tmp_strb_V_load_reg_4783_pp0_iter2_reg;
        tmp_strb_V_load_reg_4783_pp0_iter4_reg <= tmp_strb_V_load_reg_4783_pp0_iter3_reg;
        tmp_strb_V_load_reg_4783_pp0_iter5_reg <= tmp_strb_V_load_reg_4783_pp0_iter4_reg;
        tmp_strb_V_load_reg_4783_pp0_iter6_reg <= tmp_strb_V_load_reg_4783_pp0_iter5_reg;
        tmp_strb_V_load_reg_4783_pp0_iter7_reg <= tmp_strb_V_load_reg_4783_pp0_iter6_reg;
        tmp_strb_V_load_reg_4783_pp0_iter8_reg <= tmp_strb_V_load_reg_4783_pp0_iter7_reg;
        tmp_strb_V_load_reg_4783_pp0_iter9_reg <= tmp_strb_V_load_reg_4783_pp0_iter8_reg;
        tmp_user_V_load_reg_4788_pp0_iter10_reg <= tmp_user_V_load_reg_4788_pp0_iter9_reg;
        tmp_user_V_load_reg_4788_pp0_iter11_reg <= tmp_user_V_load_reg_4788_pp0_iter10_reg;
        tmp_user_V_load_reg_4788_pp0_iter2_reg <= tmp_user_V_load_reg_4788;
        tmp_user_V_load_reg_4788_pp0_iter3_reg <= tmp_user_V_load_reg_4788_pp0_iter2_reg;
        tmp_user_V_load_reg_4788_pp0_iter4_reg <= tmp_user_V_load_reg_4788_pp0_iter3_reg;
        tmp_user_V_load_reg_4788_pp0_iter5_reg <= tmp_user_V_load_reg_4788_pp0_iter4_reg;
        tmp_user_V_load_reg_4788_pp0_iter6_reg <= tmp_user_V_load_reg_4788_pp0_iter5_reg;
        tmp_user_V_load_reg_4788_pp0_iter7_reg <= tmp_user_V_load_reg_4788_pp0_iter6_reg;
        tmp_user_V_load_reg_4788_pp0_iter8_reg <= tmp_user_V_load_reg_4788_pp0_iter7_reg;
        tmp_user_V_load_reg_4788_pp0_iter9_reg <= tmp_user_V_load_reg_4788_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_3_8_reg_5214 <= grp_fu_1038_p2;
        tmp_3_9_reg_5222 <= grp_fu_1042_p2;
        tmp_52_reg_5194 <= grp_fu_1072_p2;
        tmp_55_reg_5204 <= grp_fu_1077_p2;
        tmp_5_4_reg_5199 <= grp_fu_1066_p1;
        tmp_5_5_reg_5209 <= grp_fu_1069_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_3_8_reg_5214_pp0_iter11_reg <= tmp_3_8_reg_5214;
        tmp_3_9_reg_5222_pp0_iter11_reg <= tmp_3_9_reg_5222;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_44_reg_5378 <= tmp_44_fu_2804_p3;
        tmp_45_reg_5383 <= tmp_45_fu_2851_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_47_reg_5388 <= tmp_47_fu_2898_p3;
        tmp_50_reg_5393 <= tmp_50_fu_2945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_53_reg_5398 <= tmp_53_fu_2992_p3;
        tmp_56_reg_5403 <= tmp_56_fu_3039_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_59_reg_5408 <= tmp_59_fu_3086_p3;
        tmp_62_reg_5413 <= tmp_62_fu_3133_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_5_11_reg_5343 <= grp_fu_1066_p1;
        tmp_5_12_reg_5353 <= grp_fu_1069_p1;
        tmp_76_reg_5338 <= grp_fu_1072_p2;
        tmp_79_reg_5348 <= grp_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_13_reg_5363 <= grp_fu_1066_p1;
        tmp_5_14_reg_5373 <= grp_fu_1069_p1;
        tmp_82_reg_5358 <= grp_fu_1072_p2;
        tmp_85_reg_5368 <= grp_fu_1077_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_65_reg_5418 <= tmp_65_fu_3180_p3;
        tmp_68_reg_5423 <= tmp_68_fu_3227_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        tmp_71_reg_5428 <= tmp_71_fu_3274_p3;
        tmp_74_reg_5433 <= tmp_74_fu_3321_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_77_reg_5438 <= tmp_77_fu_3368_p3;
        tmp_80_reg_5443 <= tmp_80_fu_3415_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_83_reg_5448 <= tmp_83_fu_3462_p3;
        tmp_86_reg_5453 <= tmp_86_fu_3509_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_33_reg_3908 == 1'd0) & (empty_30_reg_3904 == 1'd0) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_dest_V_fu_380 <= inStream_V_dest_V_0_data_out;
        tmp_id_V_fu_376 <= inStream_V_id_V_0_data_out;
        tmp_keep_V_fu_364 <= inStream_V_keep_V_0_data_out;
        tmp_strb_V_fu_368 <= inStream_V_strb_V_0_data_out;
        tmp_user_V_fu_372 <= inStream_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_14_reg_3884_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_dest_V_load_reg_4798 <= tmp_dest_V_fu_380;
        tmp_id_V_load_reg_4793 <= tmp_id_V_fu_376;
        tmp_keep_V_load_reg_4778 <= tmp_keep_V_fu_364;
        tmp_strb_V_load_reg_4783 <= tmp_strb_V_fu_368;
        tmp_user_V_load_reg_4788 <= tmp_user_V_fu_372;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        val_output_10_1_fu_424 <= grp_fu_1038_p2;
        val_output_10_reg_5076 <= grp_fu_1038_p2;
        val_output_11_1_fu_428 <= grp_fu_1042_p2;
        val_output_11_reg_5081 <= grp_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        val_output_12_1_fu_432 <= grp_fu_1038_p2;
        val_output_12_reg_5102 <= grp_fu_1038_p2;
        val_output_13_1_fu_436 <= grp_fu_1042_p2;
        val_output_13_reg_5107 <= grp_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        val_output_14_1_fu_440 <= grp_fu_1038_p2;
        val_output_14_reg_5148 <= grp_fu_1038_p2;
        val_output_15_1_fu_444 <= grp_fu_1042_p2;
        val_output_15_reg_5153 <= grp_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        val_output_6_1_fu_408 <= grp_fu_1028_p2;
        val_output_6_reg_5030 <= grp_fu_1028_p2;
        val_output_7_1_fu_412 <= grp_fu_1032_p2;
        val_output_7_reg_5035 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        val_output_8_1_fu_416 <= grp_fu_1028_p2;
        val_output_8_reg_5050 <= grp_fu_1028_p2;
        val_output_9_1_fu_420 <= grp_fu_1032_p2;
        val_output_9_reg_5055 <= grp_fu_1032_p2;
    end
end

always @ (*) begin
    if ((icmp_ln24_fu_1254_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state108))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_col_idx_assign_phi_fu_848_p4 = select_ln35_15_reg_3888;
    end else begin
        ap_phi_mux_col_idx_assign_phi_fu_848_p4 = col_idx_assign_reg_844;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten89_phi_fu_813_p4 = add_ln24_reg_3812;
    end else begin
        ap_phi_mux_indvar_flatten89_phi_fu_813_p4 = indvar_flatten89_reg_809;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_836_p4 = select_ln27_reg_4736;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_836_p4 = indvar_flatten_reg_832;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_input_ch_idx_0_phi_fu_859_p4 = input_ch_idx_reg_4731;
    end else begin
        ap_phi_mux_input_ch_idx_0_phi_fu_859_p4 = input_ch_idx_0_reg_855;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_row_idx_0_phi_fu_824_p4 = select_ln24_reg_3866;
    end else begin
        ap_phi_mux_row_idx_0_phi_fu_824_p4 = row_idx_0_reg_820;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state108))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1028_ce = 1'b1;
    end else begin
        grp_fu_1028_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p0 = val_output_4_reg_5000;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p0 = val_output_2_reg_4970;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p0 = val_output_0_reg_4938;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p0 = select_ln69_8_fu_2601_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1028_p0 = select_ln69_6_fu_2579_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p0 = select_ln69_4_fu_2557_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1028_p0 = select_ln69_2_fu_2535_p3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1028_p0 = select_ln69_fu_2513_p3;
    end else begin
        grp_fu_1028_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p1 = 32'd3229630411;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p1 = 32'd1053539774;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p1 = 32'd1078833470;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p1 = tmp_28_reg_4928;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1028_p1 = tmp_24_reg_4908;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1028_p1 = tmp_20_reg_4888;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1028_p1 = tmp_17_reg_4868;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1028_p1 = tmp_2_reg_4848;
    end else begin
        grp_fu_1028_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1032_ce = 1'b1;
    end else begin
        grp_fu_1032_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p0 = val_output_5_reg_5005;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p0 = val_output_3_reg_4975;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p0 = val_output_1_reg_4944;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p0 = select_ln69_9_fu_2612_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1032_p0 = select_ln69_7_fu_2590_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p0 = select_ln69_5_fu_2568_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1032_p0 = select_ln69_3_fu_2546_p3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1032_p0 = select_ln69_1_fu_2524_p3;
    end else begin
        grp_fu_1032_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p1 = 32'd1065694783;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p1 = 32'd1059041040;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p1 = 32'd3245847851;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p1 = tmp_29_reg_4933;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1032_p1 = tmp_26_reg_4913;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1032_p1 = tmp_22_reg_4893;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1032_p1 = tmp_18_reg_4873;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_1032_p1 = tmp_16_reg_4853;
    end else begin
        grp_fu_1032_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1038_ce = 1'b1;
    end else begin
        grp_fu_1038_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1038_p0 = val_output_14_reg_5148;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1038_p0 = val_output_12_reg_5102;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1038_p0 = val_output_10_reg_5076;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p0 = val_output_8_reg_5050;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p0 = val_output_6_reg_5030;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p0 = select_ln69_14_fu_2695_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p0 = select_ln69_12_fu_2663_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p0 = select_ln69_10_fu_2623_p3;
    end else begin
        grp_fu_1038_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1038_p1 = 32'd1067373000;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1038_p1 = 32'd1068514111;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1038_p1 = 32'd1061957977;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p1 = 32'd3171520352;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p1 = 32'd3230100607;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p1 = tmp_34_reg_5020;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p1 = tmp_32_reg_4990;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1038_p1 = tmp_30_reg_4960;
    end else begin
        grp_fu_1038_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1042_ce = 1'b1;
    end else begin
        grp_fu_1042_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1042_p0 = val_output_15_reg_5153;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1042_p0 = val_output_13_reg_5107;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1042_p0 = val_output_11_reg_5081;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p0 = val_output_9_reg_5055;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p0 = val_output_7_reg_5035;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p0 = select_ln69_15_fu_2706_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p0 = select_ln69_13_fu_2674_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p0 = select_ln69_11_fu_2634_p3;
    end else begin
        grp_fu_1042_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1042_p1 = 32'd1071485272;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1042_p1 = 32'd3179605494;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1042_p1 = 32'd1060259100;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p1 = 32'd1062895840;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p1 = 32'd1080015765;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p1 = tmp_35_reg_5025;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p1 = tmp_33_reg_4995;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        grp_fu_1042_p1 = tmp_31_reg_4965;
    end else begin
        grp_fu_1042_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1060_ce = 1'b1;
    end else begin
        grp_fu_1060_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1060_p0 = reg_1102;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        grp_fu_1060_p0 = reg_1092;
    end else begin
        grp_fu_1060_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1063_ce = 1'b1;
    end else begin
        grp_fu_1063_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1063_p0 = reg_1107;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        grp_fu_1063_p0 = reg_1097;
    end else begin
        grp_fu_1063_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1066_ce = 1'b1;
    end else begin
        grp_fu_1066_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1066_p0 = tmp_3_13_reg_5322;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1066_p0 = tmp_3_11_reg_5286;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1066_p0 = tmp_3_s_reg_5250;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1066_p0 = tmp_3_8_reg_5214;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1066_p0 = tmp_3_6_reg_5178;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1066_p0 = tmp_3_4_reg_5132;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1066_p0 = tmp_3_2_reg_5086;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1066_p0 = tmp_3_reg_5060;
        end else begin
            grp_fu_1066_p0 = 'bx;
        end
    end else begin
        grp_fu_1066_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1069_ce = 1'b1;
    end else begin
        grp_fu_1069_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1069_p0 = tmp_3_14_reg_5330;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1069_p0 = tmp_3_12_reg_5294;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1069_p0 = tmp_3_10_reg_5258;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1069_p0 = tmp_3_9_reg_5222;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1069_p0 = tmp_3_7_reg_5186;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1069_p0 = tmp_3_5_reg_5140;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1069_p0 = tmp_3_3_reg_5094;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1069_p0 = tmp_3_1_reg_5068;
        end else begin
            grp_fu_1069_p0 = 'bx;
        end
    end else begin
        grp_fu_1069_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1072_ce = 1'b1;
    end else begin
        grp_fu_1072_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1072_p0 = tmp_3_13_reg_5322;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1072_p0 = tmp_3_11_reg_5286;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1072_p0 = tmp_3_s_reg_5250;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1072_p0 = tmp_3_8_reg_5214;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1072_p0 = tmp_3_6_reg_5178;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1072_p0 = tmp_3_4_reg_5132;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1072_p0 = tmp_3_2_reg_5086;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1072_p0 = tmp_3_reg_5060;
        end else begin
            grp_fu_1072_p0 = 'bx;
        end
    end else begin
        grp_fu_1072_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1077_ce = 1'b1;
    end else begin
        grp_fu_1077_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1077_p0 = tmp_3_14_reg_5330;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1077_p0 = tmp_3_12_reg_5294;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1077_p0 = tmp_3_10_reg_5258;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1077_p0 = tmp_3_9_reg_5222;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1077_p0 = tmp_3_7_reg_5186;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1077_p0 = tmp_3_5_reg_5140;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1077_p0 = tmp_3_3_reg_5094;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1077_p0 = tmp_3_1_reg_5068;
        end else begin
            grp_fu_1077_p0 = 'bx;
        end
    end else begin
        grp_fu_1077_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1082_ce = 1'b1;
    end else begin
        grp_fu_1082_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1082_p0 = tmp_5_13_reg_5363;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        grp_fu_1082_p0 = tmp_5_11_reg_5343;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1082_p0 = tmp_5_s_reg_5307;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1082_p0 = tmp_5_8_reg_5271;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1082_p0 = tmp_5_6_reg_5235;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1082_p0 = tmp_5_4_reg_5199;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1082_p0 = tmp_5_2_reg_5163;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1082_p0 = tmp_5_reg_5117;
    end else begin
        grp_fu_1082_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1087_ce = 1'b1;
    end else begin
        grp_fu_1087_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1087_p0 = tmp_5_14_reg_5373;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        grp_fu_1087_p0 = tmp_5_12_reg_5353;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1087_p0 = tmp_5_10_reg_5317;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1087_p0 = tmp_5_9_reg_5281;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1087_p0 = tmp_5_7_reg_5245;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1087_p0 = tmp_5_5_reg_5209;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1087_p0 = tmp_5_3_reg_5173;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1087_p0 = tmp_5_1_reg_5127;
    end else begin
        grp_fu_1087_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp2191) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp2190) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp2189) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp2188) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp2187) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp2186) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp2185) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_out_stream_merge_fu_974_ap_ce = 1'b1;
    end else begin
        grp_out_stream_merge_fu_974_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp541) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp531) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp638) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp620) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp560) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_882_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_882_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = add_ln72_12_reg_4818;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = or_ln_fu_2482_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = add_ln72_9_reg_4803;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = zext_ln72_11_fu_2457_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = zext_ln72_9_fu_2421_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_weight_offset = zext_ln72_7_fu_2402_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = zext_ln72_5_fu_2380_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_weight_offset = zext_ln72_fu_2343_p1;
    end else begin
        grp_window_macc_fu_882_weight_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_14_val_reg_4616;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_12_val_reg_4526;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_10_val_reg_4436;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_8_val_s_reg_4346;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_6_val_s_reg_4256;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_4_val_s_reg_4166;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = window_group_2_val_s_reg_4076;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_0_val_rea = call_ret_fork_window_fu_1015_ap_return_0;
    end else begin
        grp_window_macc_fu_882_window_0_0_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_14_val_1_reg_4621;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_12_val_1_reg_4531;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_10_val_1_reg_4441;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_8_val_1_reg_4351;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_6_val_1_reg_4261;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_4_val_1_reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = window_group_2_val_1_reg_4081;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_1_val_rea = call_ret_fork_window_fu_1015_ap_return_1;
    end else begin
        grp_window_macc_fu_882_window_0_1_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_14_val_2_reg_4626;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_12_val_2_reg_4536;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_10_val_2_reg_4446;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_8_val_2_reg_4356;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_6_val_2_reg_4266;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_4_val_2_reg_4176;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = window_group_2_val_2_reg_4086;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_0_2_val_rea = call_ret_fork_window_fu_1015_ap_return_2;
    end else begin
        grp_window_macc_fu_882_window_0_2_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_14_val_3_reg_4631;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_12_val_3_reg_4541;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_10_val_3_reg_4451;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_8_val_3_reg_4361;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_6_val_3_reg_4271;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_4_val_3_reg_4181;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = window_group_2_val_3_reg_4091;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_0_val_rea = call_ret_fork_window_fu_1015_ap_return_3;
    end else begin
        grp_window_macc_fu_882_window_1_0_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_14_val_4_reg_4636;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_12_val_4_reg_4546;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_10_val_4_reg_4456;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_8_val_4_reg_4366;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_6_val_4_reg_4276;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_4_val_4_reg_4186;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = window_group_2_val_4_reg_4096;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_1_val_rea = call_ret_fork_window_fu_1015_ap_return_4;
    end else begin
        grp_window_macc_fu_882_window_1_1_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_14_val_5_reg_4641;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_12_val_5_reg_4551;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_10_val_5_reg_4461;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_8_val_5_reg_4371;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_6_val_5_reg_4281;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_4_val_5_reg_4191;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = window_group_2_val_5_reg_4101;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_1_2_val_rea = call_ret_fork_window_fu_1015_ap_return_5;
    end else begin
        grp_window_macc_fu_882_window_1_2_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_14_val_6_reg_4646;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_12_val_6_reg_4556;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_10_val_6_reg_4466;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_8_val_6_reg_4376;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_6_val_6_reg_4286;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_4_val_6_reg_4196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = window_group_2_val_6_reg_4106;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_0_val_rea = call_ret_fork_window_fu_1015_ap_return_6;
    end else begin
        grp_window_macc_fu_882_window_2_0_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_14_val_7_reg_4651;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_12_val_7_reg_4561;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_10_val_7_reg_4471;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_8_val_7_reg_4381;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_6_val_7_reg_4291;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_4_val_7_reg_4201;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = window_group_2_val_7_reg_4111;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_1_val_rea = call_ret_fork_window_fu_1015_ap_return_7;
    end else begin
        grp_window_macc_fu_882_window_2_1_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op652_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_14_val_8_reg_4656;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op634_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_12_val_8_reg_4566;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op617_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_10_val_8_reg_4476;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op603_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_8_val_8_reg_4386;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op573_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_6_val_8_reg_4296;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op555_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_4_val_8_reg_4206;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op544_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = window_group_2_val_8_reg_4116;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op531_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_882_window_2_2_val_rea = call_ret_fork_window_fu_1015_ap_return_8;
    end else begin
        grp_window_macc_fu_882_window_2_2_val_rea = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp542) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp533) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp639) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp621) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp562) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp550) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_window_macc_fu_928_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_928_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = sext_ln72_2_fu_2501_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = add_ln72_11_reg_4813;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = add_ln72_10_reg_4808;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = add_ln72_8_reg_4773;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = zext_ln72_10_fu_2425_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_weight_offset = zext_ln72_8_fu_2407_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = zext_ln72_6_fu_2384_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_weight_offset = zext_ln72_4_fu_2350_p1;
    end else begin
        grp_window_macc_fu_928_weight_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_15_val_reg_4661;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_13_val_reg_4571;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_11_val_reg_4481;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_9_val_s_reg_4391;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_7_val_s_reg_4301;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_5_val_s_reg_4211;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = window_group_3_val_s_reg_4121;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_0_val_rea = call_ret_fork_window_fu_1015_ap_return_9;
    end else begin
        grp_window_macc_fu_928_window_0_0_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_15_val_1_reg_4666;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_13_val_1_reg_4576;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_11_val_1_reg_4486;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_9_val_1_reg_4396;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_7_val_1_reg_4306;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_5_val_1_reg_4216;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = window_group_3_val_1_reg_4126;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_1_val_rea = call_ret_fork_window_fu_1015_ap_return_10;
    end else begin
        grp_window_macc_fu_928_window_0_1_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_15_val_2_reg_4671;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_13_val_2_reg_4581;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_11_val_2_reg_4491;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_9_val_2_reg_4401;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_7_val_2_reg_4311;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_5_val_2_reg_4221;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = window_group_3_val_2_reg_4131;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_0_2_val_rea = call_ret_fork_window_fu_1015_ap_return_11;
    end else begin
        grp_window_macc_fu_928_window_0_2_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_15_val_3_reg_4676;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_13_val_3_reg_4586;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_11_val_3_reg_4496;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_9_val_3_reg_4406;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_7_val_3_reg_4316;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_5_val_3_reg_4226;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = window_group_3_val_3_reg_4136;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_0_val_rea = call_ret_fork_window_fu_1015_ap_return_12;
    end else begin
        grp_window_macc_fu_928_window_1_0_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_15_val_4_reg_4681;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_13_val_4_reg_4591;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_11_val_4_reg_4501;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_9_val_4_reg_4411;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_7_val_4_reg_4321;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_5_val_4_reg_4231;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = window_group_3_val_4_reg_4141;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_1_val_rea = call_ret_fork_window_fu_1015_ap_return_13;
    end else begin
        grp_window_macc_fu_928_window_1_1_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_15_val_5_reg_4686;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_13_val_5_reg_4596;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_11_val_5_reg_4506;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_9_val_5_reg_4416;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_7_val_5_reg_4326;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_5_val_5_reg_4236;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = window_group_3_val_5_reg_4146;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_1_2_val_rea = call_ret_fork_window_fu_1015_ap_return_14;
    end else begin
        grp_window_macc_fu_928_window_1_2_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_15_val_6_reg_4691;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_13_val_6_reg_4601;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_11_val_6_reg_4511;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_9_val_6_reg_4421;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_7_val_6_reg_4331;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_5_val_6_reg_4241;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = window_group_3_val_6_reg_4151;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_0_val_rea = call_ret_fork_window_fu_1015_ap_return_15;
    end else begin
        grp_window_macc_fu_928_window_2_0_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_15_val_7_reg_4696;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_13_val_7_reg_4606;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_11_val_7_reg_4516;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_9_val_7_reg_4426;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_7_val_7_reg_4336;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_5_val_7_reg_4246;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = window_group_3_val_7_reg_4156;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_1_val_rea = call_ret_fork_window_fu_1015_ap_return_16;
    end else begin
        grp_window_macc_fu_928_window_2_1_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op654_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_15_val_8_reg_4701;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op635_call_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_13_val_8_reg_4611;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op618_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_11_val_8_reg_4521;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op604_call_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_9_val_8_reg_4431;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op576_call_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_7_val_8_reg_4341;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op557_call_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_5_val_8_reg_4251;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op546_call_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = window_group_3_val_8_reg_4161;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op533_call_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_928_window_2_2_val_rea = call_ret_fork_window_fu_1015_ap_return_17;
    end else begin
        grp_window_macc_fu_928_window_2_2_val_rea = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (empty_33_reg_3908 == 1'd0) & (empty_30_reg_3904 == 1'd0) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inStream_TDATA_blk_n = inStream_V_data_0_state[1'd0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        inStream_V_data_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_data_0_sel == 1'b1)) begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_B;
    end else begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_dest_V_0_sel == 1'b1)) begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_B;
    end else begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        inStream_V_id_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_id_V_0_sel == 1'b1)) begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_B;
    end else begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        inStream_V_keep_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_keep_V_0_sel == 1'b1)) begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_B;
    end else begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        inStream_V_strb_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_strb_V_0_sel == 1'b1)) begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_B;
    end else begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if (((ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        inStream_V_user_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_user_V_0_sel == 1'b1)) begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_B;
    end else begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_val_1_address0 = zext_ln835_fu_1713_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_val_1_address0 = line_buff_group_val_7_reg_3958;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_val_1_address0 = zext_ln729_1_fu_1697_p1;
        end else begin
            line_buff_group_val_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_val_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_val_1_address1 = zext_ln835_2_fu_1725_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_val_1_address1 = zext_ln835_1_fu_1719_p1;
        end else begin
            line_buff_group_val_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_val_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_val_1_ce0 = 1'b1;
    end else begin
        line_buff_group_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_val_1_ce1 = 1'b1;
    end else begin
        line_buff_group_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_val_1_we0 = 1'b1;
    end else begin
        line_buff_group_val_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_val_2_address0 = zext_ln835_fu_1713_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_val_2_address0 = line_buff_group_val_11_reg_3963;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_val_2_address0 = zext_ln729_1_fu_1697_p1;
        end else begin
            line_buff_group_val_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_val_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_val_2_address1 = zext_ln835_2_fu_1725_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_val_2_address1 = zext_ln835_1_fu_1719_p1;
        end else begin
            line_buff_group_val_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_val_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_val_2_ce0 = 1'b1;
    end else begin
        line_buff_group_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_val_2_ce1 = 1'b1;
    end else begin
        line_buff_group_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_val_2_we0 = 1'b1;
    end else begin
        line_buff_group_val_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_val_s_address0 = zext_ln835_fu_1713_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_val_s_address0 = zext_ln729_1_reg_3943;
        end else begin
            line_buff_group_val_s_address0 = 'bx;
        end
    end else begin
        line_buff_group_val_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_val_s_address1 = zext_ln835_2_fu_1725_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_val_s_address1 = zext_ln835_1_fu_1719_p1;
        end else begin
            line_buff_group_val_s_address1 = 'bx;
        end
    end else begin
        line_buff_group_val_s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        line_buff_group_val_s_ce0 = 1'b1;
    end else begin
        line_buff_group_val_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        line_buff_group_val_s_ce1 = 1'b1;
    end else begin
        line_buff_group_val_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        line_buff_group_val_s_we0 = 1'b1;
    end else begin
        line_buff_group_val_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        outStream_TDATA_blk_n = grp_out_stream_merge_fu_974_outStream_TDATA_blk_n;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((outStream_V_data_1_sel == 1'b1)) begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_B;
    end else begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_dest_V_1_sel == 1'b1)) begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_B;
    end else begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_id_V_1_sel == 1'b1)) begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_B;
    end else begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_keep_V_1_sel == 1'b1)) begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_B;
    end else begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_last_V_1_sel == 1'b1)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_strb_V_1_sel == 1'b1)) begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_B;
    end else begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_user_V_1_sel == 1'b1)) begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_B;
    end else begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_0_s_read = grp_out_stream_merge_fu_974_out_stream_group_0_V_read;
    end else begin
        out_stream_group_0_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2123_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_0_s_write = 1'b1;
    end else begin
        out_stream_group_0_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_10_read = grp_out_stream_merge_fu_974_out_stream_group_10_V_read;
    end else begin
        out_stream_group_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2163_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_10_write = 1'b1;
    end else begin
        out_stream_group_10_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_11_read = grp_out_stream_merge_fu_974_out_stream_group_11_V_read;
    end else begin
        out_stream_group_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2167_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_11_write = 1'b1;
    end else begin
        out_stream_group_11_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_12_read = grp_out_stream_merge_fu_974_out_stream_group_12_V_read;
    end else begin
        out_stream_group_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2171_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_12_write = 1'b1;
    end else begin
        out_stream_group_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_13_read = grp_out_stream_merge_fu_974_out_stream_group_13_V_read;
    end else begin
        out_stream_group_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2175_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_13_write = 1'b1;
    end else begin
        out_stream_group_13_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_14_read = grp_out_stream_merge_fu_974_out_stream_group_14_V_read;
    end else begin
        out_stream_group_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2179_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_14_write = 1'b1;
    end else begin
        out_stream_group_14_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_15_read = grp_out_stream_merge_fu_974_out_stream_group_15_V_read;
    end else begin
        out_stream_group_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2183_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_15_write = 1'b1;
    end else begin
        out_stream_group_15_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_1_s_read = grp_out_stream_merge_fu_974_out_stream_group_1_V_read;
    end else begin
        out_stream_group_1_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2127_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_1_s_write = 1'b1;
    end else begin
        out_stream_group_1_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_2_s_read = grp_out_stream_merge_fu_974_out_stream_group_2_V_read;
    end else begin
        out_stream_group_2_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2131_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_2_s_write = 1'b1;
    end else begin
        out_stream_group_2_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_3_s_read = grp_out_stream_merge_fu_974_out_stream_group_3_V_read;
    end else begin
        out_stream_group_3_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2135_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_3_s_write = 1'b1;
    end else begin
        out_stream_group_3_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_4_s_read = grp_out_stream_merge_fu_974_out_stream_group_4_V_read;
    end else begin
        out_stream_group_4_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2139_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_4_s_write = 1'b1;
    end else begin
        out_stream_group_4_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_5_s_read = grp_out_stream_merge_fu_974_out_stream_group_5_V_read;
    end else begin
        out_stream_group_5_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2143_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_5_s_write = 1'b1;
    end else begin
        out_stream_group_5_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_6_s_read = grp_out_stream_merge_fu_974_out_stream_group_6_V_read;
    end else begin
        out_stream_group_6_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2147_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_6_s_write = 1'b1;
    end else begin
        out_stream_group_6_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_7_s_read = grp_out_stream_merge_fu_974_out_stream_group_7_V_read;
    end else begin
        out_stream_group_7_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2151_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_7_s_write = 1'b1;
    end else begin
        out_stream_group_7_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_8_s_read = grp_out_stream_merge_fu_974_out_stream_group_8_V_read;
    end else begin
        out_stream_group_8_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2155_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_8_s_write = 1'b1;
    end else begin
        out_stream_group_8_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_9_s_read = grp_out_stream_merge_fu_974_out_stream_group_9_V_read;
    end else begin
        out_stream_group_9_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op2159_write_state100 == 1'b1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_9_s_write = 1'b1;
    end else begin
        out_stream_group_9_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln13_fu_1124_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln24_fu_1254_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln24_fu_1254_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state108 : begin
            if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state108))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_fu_1112_p2 = (phi_ln13_reg_787 + 2'd1);

assign add_ln154_1_fu_1248_p2 = (conv_count_fu_1186_p3 + 9'd2);

assign add_ln154_2_fu_1530_p2 = (select_ln35_12_fu_1440_p3 + 9'd1);

assign add_ln154_3_fu_1544_p2 = (select_ln35_12_fu_1440_p3 + 9'd2);

assign add_ln154_fu_1242_p2 = (conv_count_fu_1186_p3 + 9'd1);

assign add_ln24_fu_1260_p2 = (ap_phi_mux_indvar_flatten89_phi_fu_813_p4 + 20'd1);

assign add_ln27_1_fu_1628_p2 = (indvar_flatten_reg_832 + 11'd1);

assign add_ln36_1_fu_1435_p2 = ($signed(select_ln35_1_reg_3838) + $signed(9'd511));

assign add_ln36_fu_1180_p2 = ($signed(ap_phi_mux_col_idx_assign_phi_fu_848_p4) + $signed(9'd510));

assign add_ln627_fu_1118_p2 = (phi_mul_reg_798 + 10'd418);

assign add_ln729_fu_1692_p2 = (mul_ln729_reg_3912 + zext_ln35_fu_1634_p1);

assign add_ln72_10_fu_2467_p2 = ($signed(zext_ln72_reg_4706) + $signed(9'd297));

assign add_ln72_11_fu_2472_p2 = ($signed(zext_ln72_reg_4706) + $signed(9'd351));

assign add_ln72_12_fu_2491_p2 = ($signed(zext_ln72_reg_4706) + $signed(9'd378));

assign add_ln72_13_fu_2496_p2 = ($signed(zext_ln72_1_reg_4741) + $signed(8'd149));

assign add_ln72_1_fu_2354_p2 = (zext_ln72_2_fu_2347_p1 + 7'd54);

assign add_ln72_2_fu_2360_p2 = ($signed(zext_ln72_2_fu_2347_p1) + $signed(7'd81));

assign add_ln72_3_fu_2388_p2 = ($signed(zext_ln72_3_reg_4066) + $signed(6'd44));

assign add_ln72_4_fu_2393_p2 = ($signed(zext_ln72_1_fu_2377_p1) + $signed(8'd135));

assign add_ln72_5_fu_2411_p2 = ($signed(zext_ln72_1_reg_4741) + $signed(8'd162));

assign add_ln72_6_fu_2416_p2 = ($signed(zext_ln72_1_reg_4741) + $signed(8'd189));

assign add_ln72_7_fu_2429_p2 = ($signed(zext_ln72_2_reg_4716) + $signed(7'd88));

assign add_ln72_8_fu_2434_p2 = (zext_ln72_reg_4706 + 9'd243);

assign add_ln72_9_fu_2462_p2 = ($signed(zext_ln72_reg_4706) + $signed(9'd270));

assign add_ln72_fu_1743_p2 = (zext_ln72_3_fu_1739_p1 + 6'd27);

assign add_ln835_1_fu_1703_p2 = (mul_ln729_reg_3912 + zext_ln35_2_fu_1637_p1);

assign add_ln835_2_fu_1708_p2 = (mul_ln729_reg_3912 + zext_ln35_3_fu_1640_p1);

assign add_ln835_fu_1604_p2 = (mul_ln729_fu_1598_p2 + zext_ln35_1_fu_1526_p1);

assign add_ln_fu_1731_p4 = {{{select_ln35_10_reg_3871}, {1'd0}}, {select_ln35_10_reg_3871}};

assign and_ln100_1_fu_1224_p2 = (icmp_ln35_fu_1140_p2 & icmp_ln100_1_fu_1194_p2);

assign and_ln100_2_fu_1480_p2 = (select_ln35_4_fu_1338_p3 & icmp_ln100_5_fu_1474_p2);

assign and_ln100_3_fu_1486_p2 = (select_ln35_2_reg_3845 & icmp_ln100_4_fu_1448_p2);

assign and_ln100_fu_1218_p2 = (icmp_ln100_fu_1152_p2 & icmp_ln100_2_fu_1212_p2);

assign and_ln106_1_fu_1622_p2 = (select_ln35_13_fu_1466_p3 & icmp_ln106_1_fu_1616_p2);

assign and_ln106_2_fu_1460_p2 = (select_ln35_3_fu_1327_p3 & icmp_ln106_2_fu_1454_p2);

assign and_ln106_fu_1206_p2 = (icmp_ln40_fu_1146_p2 & icmp_ln106_fu_1200_p2);

assign and_ln35_1_fu_1344_p2 = (xor_ln35_reg_3851 & and_ln35_reg_3778);

assign and_ln35_2_fu_1378_p2 = (xor_ln35_reg_3851 & icmp_ln29_reg_3857);

assign and_ln35_3_fu_1422_p2 = (select_ln35_2_reg_3845 & icmp_ln35_3_fu_1416_p2);

assign and_ln35_fu_1174_p2 = (icmp_ln35_fu_1140_p2 & icmp_ln35_1_fu_1168_p2);

assign and_ln79_10_fu_3269_p2 = (tmp_70_reg_5302 & or_ln79_10_fu_3263_p2);

assign and_ln79_11_fu_3316_p2 = (tmp_73_reg_5312 & or_ln79_11_fu_3310_p2);

assign and_ln79_12_fu_3363_p2 = (tmp_76_reg_5338 & or_ln79_12_fu_3357_p2);

assign and_ln79_13_fu_3410_p2 = (tmp_79_reg_5348 & or_ln79_13_fu_3404_p2);

assign and_ln79_14_fu_3457_p2 = (tmp_82_reg_5358 & or_ln79_14_fu_3451_p2);

assign and_ln79_15_fu_3504_p2 = (tmp_85_reg_5368 & or_ln79_15_fu_3498_p2);

assign and_ln79_1_fu_2846_p2 = (tmp_41_reg_5122 & or_ln79_1_fu_2840_p2);

assign and_ln79_2_fu_2893_p2 = (tmp_46_reg_5158 & or_ln79_2_fu_2887_p2);

assign and_ln79_3_fu_2940_p2 = (tmp_49_reg_5168 & or_ln79_3_fu_2934_p2);

assign and_ln79_4_fu_2987_p2 = (tmp_52_reg_5194 & or_ln79_4_fu_2981_p2);

assign and_ln79_5_fu_3034_p2 = (tmp_55_reg_5204 & or_ln79_5_fu_3028_p2);

assign and_ln79_6_fu_3081_p2 = (tmp_58_reg_5230 & or_ln79_6_fu_3075_p2);

assign and_ln79_7_fu_3128_p2 = (tmp_61_reg_5240 & or_ln79_7_fu_3122_p2);

assign and_ln79_8_fu_3175_p2 = (tmp_64_reg_5266 & or_ln79_8_fu_3169_p2);

assign and_ln79_9_fu_3222_p2 = (tmp_67_reg_5276 & or_ln79_9_fu_3216_p2);

assign and_ln79_fu_2799_p2 = (tmp_37_reg_5112 & or_ln79_fu_2793_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp2191 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp541 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp542 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((ap_enable_reg_pp0_iter12 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter12 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter12 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp549 = ((ap_enable_reg_pp0_iter12 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp550 = ((ap_enable_reg_pp0_iter12 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter12 == 1'b1) & (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp2185 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp560 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp562 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp2186 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp593 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp594 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp2187 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp607 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp608 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_00001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp2188 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp620 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp621 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage6_11001_ignoreCallOp2189 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp638 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp639 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_00001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_pp0_stage7_11001_ignoreCallOp2190 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp531 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp533 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_state100_pp0_stage1_iter12 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1)));
end

always @ (*) begin
    ap_block_state100_pp0_stage1_iter12_ignore_call163 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1)));
end

always @ (*) begin
    ap_block_state100_pp0_stage1_iter12_ignore_call4 = (((out_stream_group_15_full_n == 1'b0) & (ap_predicate_op2183_write_state100 == 1'b1)) | ((out_stream_group_14_full_n == 1'b0) & (ap_predicate_op2179_write_state100 == 1'b1)) | ((out_stream_group_13_full_n == 1'b0) & (ap_predicate_op2175_write_state100 == 1'b1)) | ((out_stream_group_12_full_n == 1'b0) & (ap_predicate_op2171_write_state100 == 1'b1)) | ((out_stream_group_11_full_n == 1'b0) & (ap_predicate_op2167_write_state100 == 1'b1)) | ((out_stream_group_10_full_n == 1'b0) & (ap_predicate_op2163_write_state100 == 1'b1)) | ((out_stream_group_9_s_full_n == 1'b0) & (ap_predicate_op2159_write_state100 == 1'b1)) | ((out_stream_group_8_s_full_n == 1'b0) & (ap_predicate_op2155_write_state100 == 1'b1)) | ((out_stream_group_7_s_full_n == 1'b0) & (ap_predicate_op2151_write_state100 == 1'b1)) | ((out_stream_group_6_s_full_n == 1'b0) & (ap_predicate_op2147_write_state100 == 1'b1)) | ((out_stream_group_5_s_full_n == 1'b0) & (ap_predicate_op2143_write_state100 == 1'b1)) | ((out_stream_group_4_s_full_n == 1'b0) & (ap_predicate_op2139_write_state100 == 1'b1)) | ((out_stream_group_3_s_full_n == 1'b0) & (ap_predicate_op2135_write_state100 == 1'b1)) | ((out_stream_group_2_s_full_n == 1'b0) & (ap_predicate_op2131_write_state100 == 1'b1)) | ((out_stream_group_1_s_full_n == 1'b0) & (ap_predicate_op2127_write_state100 == 1'b1)) | ((out_stream_group_0_s_full_n == 1'b0) & (ap_predicate_op2123_write_state100 == 1'b1)));
end

assign ap_block_state101_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage2_iter12_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage2_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage2_iter12_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state102_pp0_stage3_iter12 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state102_pp0_stage3_iter12_ignore_call163 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state102_pp0_stage3_iter12_ignore_call4 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state102_pp0_stage3_iter12_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state103_pp0_stage4_iter12 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state103_pp0_stage4_iter12_ignore_call163 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state103_pp0_stage4_iter12_ignore_call4 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state103_pp0_stage4_iter12_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state104_pp0_stage5_iter12 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state104_pp0_stage5_iter12_ignore_call163 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state104_pp0_stage5_iter12_ignore_call4 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state104_pp0_stage5_iter12_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state105_pp0_stage6_iter12 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state105_pp0_stage6_iter12_ignore_call163 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state105_pp0_stage6_iter12_ignore_call4 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state105_pp0_stage6_iter12_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state106_pp0_stage7_iter12 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state106_pp0_stage7_iter12_ignore_call163 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state106_pp0_stage7_iter12_ignore_call4 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state106_pp0_stage7_iter12_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state107_pp0_stage0_iter13 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state107_pp0_stage0_iter13_ignore_call163 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state107_pp0_stage0_iter13_ignore_call4 = ((select_ln35_14_reg_3884_pp0_iter12_reg == 1'd1) & (grp_out_stream_merge_fu_974_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state107_pp0_stage0_iter13_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state108 = ((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0)));
end

assign ap_block_state10_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage7_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage7_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage7_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage5_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage5_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage5_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage6_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage6_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage6_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage7_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage7_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage7_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage2_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage2_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage2_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage3_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage3_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage3_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage4_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage4_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage4_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage5_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage5_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage5_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage6_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage6_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage6_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage7_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage7_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage7_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage3_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage3_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage3_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage4_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage4_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage4_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage5_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage5_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage5_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage6_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage6_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage6_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage7_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage7_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage7_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage2_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage2_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage2_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage3_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage3_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage3_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage4_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage4_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage4_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage5_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage5_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage5_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage6_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage6_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage6_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage7_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage7_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage7_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter7_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0_ignore_call163 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0_ignore_call4 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0_ignore_call7 = ((inStream_V_data_0_vld_out == 1'b0) & (ap_predicate_op323_read_state5 == 1'b1));
end

assign ap_block_state60_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage1_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage1_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage2_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage2_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage2_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage3_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage3_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage3_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage4_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage4_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage4_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage5_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage5_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage5_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage6_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage6_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage6_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage7_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage7_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage7_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage5_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage5_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage5_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage6_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage6_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage6_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage7_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage7_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage7_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage1_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage1_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage2_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage2_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage2_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage3_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage3_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage3_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage4_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage4_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage4_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage4_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage5_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage5_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage5_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage6_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage6_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage6_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage7_iter9_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage7_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage7_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage1_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage1_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage2_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage2_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage2_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage3_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage3_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage3_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage4_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage4_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage4_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage5_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage5_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage5_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage5_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage6_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage6_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage6_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage6_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage5_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage7_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage7_iter10_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage7_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage7_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage1_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage1_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage3_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage3_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage3_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage4_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage4_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage4_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage5_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage5_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage5_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage5_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage6_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage6_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage6_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage6_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage7_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage7_iter11_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage7_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage7_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter12_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter12_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage6_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op1740_fcmp_state83 = ((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1742_fcmp_state83 = ((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1764_fcmp_state84 = ((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1766_fcmp_state84 = ((icmp_ln75_reg_3924_pp0_iter9_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter9_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1789_fcmp_state85 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1791_fcmp_state85 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1811_fcmp_state86 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1813_fcmp_state86 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1833_fcmp_state87 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1835_fcmp_state87 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1855_fcmp_state88 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1857_fcmp_state88 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1877_fcmp_state89 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1879_fcmp_state89 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1899_fcmp_state90 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1901_fcmp_state90 = ((icmp_ln75_reg_3924_pp0_iter10_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter10_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2123_write_state100 = ((tmp3_nbwritereq_fu_466_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2127_write_state100 = ((tmp_1_nbwritereq_fu_479_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2131_write_state100 = ((tmp_s_nbwritereq_fu_492_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2135_write_state100 = ((tmp_19_nbwritereq_fu_505_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2139_write_state100 = ((tmp_21_nbwritereq_fu_518_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2143_write_state100 = ((tmp_23_nbwritereq_fu_531_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2147_write_state100 = ((tmp_25_nbwritereq_fu_544_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2151_write_state100 = ((tmp_27_nbwritereq_fu_557_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2155_write_state100 = ((tmp_8_nbwritereq_fu_570_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2159_write_state100 = ((tmp_9_nbwritereq_fu_583_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2163_write_state100 = ((tmp_10_nbwritereq_fu_596_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2167_write_state100 = ((tmp_11_nbwritereq_fu_609_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2171_write_state100 = ((tmp_12_nbwritereq_fu_622_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2175_write_state100 = ((tmp_13_nbwritereq_fu_635_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2179_write_state100 = ((tmp_14_nbwritereq_fu_648_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2183_write_state100 = ((tmp_15_nbwritereq_fu_661_p3 == 1'd1) & (icmp_ln75_reg_3924_pp0_iter11_reg == 1'd1) & (select_ln35_11_reg_3880_pp0_iter11_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op323_read_state5 = ((empty_33_reg_3908 == 1'd0) & (empty_30_reg_3904 == 1'd0) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0));
end

always @ (*) begin
    ap_predicate_op531_call_state10 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0));
end

always @ (*) begin
    ap_predicate_op531_call_state10_state9 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0));
end

always @ (*) begin
    ap_predicate_op533_call_state10 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0));
end

always @ (*) begin
    ap_predicate_op533_call_state10_state9 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0) & (icmp_ln24_reg_3808 == 1'd0));
end

always @ (*) begin
    ap_predicate_op544_call_state11 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op544_call_state11_state10 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op546_call_state11 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op546_call_state11_state10 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op555_call_state12 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op555_call_state12_state11 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op557_call_state12 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op557_call_state12_state11 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op573_call_state13 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op573_call_state13_state12 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op576_call_state13 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op576_call_state13_state12 = ((select_ln35_11_reg_3880 == 1'd1) & (select_ln35_3_reg_3862 == 1'd0));
end

always @ (*) begin
    ap_predicate_op603_call_state14 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op603_call_state14_state13 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op604_call_state14 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op604_call_state14_state13 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op617_call_state15 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op617_call_state15_state14 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op618_call_state15 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op618_call_state15_state14 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op634_call_state16 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op634_call_state16_state15 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op635_call_state16 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op635_call_state16_state15 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op652_call_state17 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op652_call_state17_state16 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op654_call_state17 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op654_call_state17_state16 = ((select_ln35_11_reg_3880_pp0_iter1_reg == 1'd1) & (select_ln35_3_reg_3862_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln79_10_fu_3234_p1 = tmp_3_s_reg_5250_pp0_iter11_reg;

assign bitcast_ln79_11_fu_3281_p1 = tmp_3_10_reg_5258_pp0_iter11_reg;

assign bitcast_ln79_12_fu_3328_p1 = tmp_3_11_reg_5286_pp0_iter11_reg;

assign bitcast_ln79_13_fu_3375_p1 = tmp_3_12_reg_5294_pp0_iter11_reg;

assign bitcast_ln79_14_fu_3422_p1 = tmp_3_13_reg_5322_pp0_iter11_reg;

assign bitcast_ln79_15_fu_3469_p1 = tmp_3_14_reg_5330_pp0_iter11_reg;

assign bitcast_ln79_1_fu_2811_p1 = tmp_3_1_reg_5068_pp0_iter10_reg;

assign bitcast_ln79_2_fu_2858_p1 = tmp_3_2_reg_5086_pp0_iter11_reg;

assign bitcast_ln79_3_fu_2905_p1 = tmp_3_3_reg_5094_pp0_iter11_reg;

assign bitcast_ln79_4_fu_2952_p1 = tmp_3_4_reg_5132_pp0_iter11_reg;

assign bitcast_ln79_5_fu_2999_p1 = tmp_3_5_reg_5140_pp0_iter11_reg;

assign bitcast_ln79_6_fu_3046_p1 = tmp_3_6_reg_5178_pp0_iter11_reg;

assign bitcast_ln79_7_fu_3093_p1 = tmp_3_7_reg_5186_pp0_iter11_reg;

assign bitcast_ln79_8_fu_3140_p1 = tmp_3_8_reg_5214_pp0_iter11_reg;

assign bitcast_ln79_9_fu_3187_p1 = tmp_3_9_reg_5222_pp0_iter11_reg;

assign bitcast_ln79_fu_2764_p1 = tmp_3_reg_5060_pp0_iter10_reg;

assign col_idx_fu_1388_p2 = (select_ln35_1_reg_3838 + 9'd1);

assign conv_count_fu_1186_p3 = ((and_ln35_fu_1174_p2[0:0] === 1'b1) ? add_ln36_fu_1180_p2 : 9'd0);

assign empty_28_fu_1558_p2 = ((select_ln24_fu_1382_p3 == 9'd417) ? 1'b1 : 1'b0);

assign empty_29_fu_1564_p2 = ((select_ln24_fu_1382_p3 == 9'd0) ? 1'b1 : 1'b0);

assign empty_30_fu_1570_p2 = (empty_29_fu_1564_p2 | empty_28_fu_1558_p2);

assign empty_31_fu_1576_p2 = ((select_ln35_15_fu_1511_p3 == 9'd417) ? 1'b1 : 1'b0);

assign empty_32_fu_1582_p2 = ((select_ln35_15_fu_1511_p3 == 9'd0) ? 1'b1 : 1'b0);

assign empty_33_fu_1588_p2 = (empty_32_fu_1582_p2 | empty_31_fu_1576_p2);

assign grp_out_stream_merge_fu_974_ap_start = grp_out_stream_merge_fu_974_ap_start_reg;

assign grp_out_stream_merge_fu_974_outStream_TREADY = ((outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage0) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage7) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage3));

assign grp_window_macc_fu_882_ap_start = grp_window_macc_fu_882_ap_start_reg;

assign grp_window_macc_fu_928_ap_start = grp_window_macc_fu_928_ap_start_reg;

assign icmp_ln100_1_fu_1194_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_848_p4 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln100_2_fu_1212_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_848_p4 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln100_3_fu_1333_p2 = ((row_idx_reg_3817 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln100_4_fu_1448_p2 = ((col_idx_fu_1388_p2 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln100_5_fu_1474_p2 = ((col_idx_fu_1388_p2 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln100_fu_1152_p2 = ((ap_phi_mux_row_idx_0_phi_fu_824_p4 > 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln106_1_fu_1616_p2 = ((select_ln35_10_fu_1398_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln106_2_fu_1454_p2 = ((col_idx_fu_1388_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_fu_1200_p2 = ((ap_phi_mux_col_idx_assign_phi_fu_848_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1124_p2 = ((phi_ln13_reg_787 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_1254_p2 = ((ap_phi_mux_indvar_flatten89_phi_fu_813_p4 == 20'd525426) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_1272_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_836_p4 == 11'd1254) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_1316_p2 = ((ap_phi_mux_input_ch_idx_0_phi_fu_859_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln35_1_fu_1168_p2 = ((tmp_38_fu_1158_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_2_fu_1296_p2 = ((tmp_40_fu_1286_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_3_fu_1416_p2 = ((tmp_42_fu_1406_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_1140_p2 = ((tmp_36_fu_1130_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln40_1_fu_1322_p2 = ((row_idx_reg_3817 == 9'd418) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1146_p2 = ((ap_phi_mux_row_idx_0_phi_fu_824_p4 == 9'd418) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_2505_p2 = ((select_ln35_10_reg_3871_pp0_iter8_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1610_p2 = ((select_ln35_10_fu_1398_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln79_10_fu_3016_p2 = ((tmp_54_fu_3002_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_11_fu_3022_p2 = ((trunc_ln79_5_fu_3012_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_12_fu_3063_p2 = ((tmp_57_fu_3049_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_13_fu_3069_p2 = ((trunc_ln79_6_fu_3059_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_14_fu_3110_p2 = ((tmp_60_fu_3096_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_15_fu_3116_p2 = ((trunc_ln79_7_fu_3106_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_16_fu_3157_p2 = ((tmp_63_fu_3143_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_17_fu_3163_p2 = ((trunc_ln79_8_fu_3153_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_18_fu_3204_p2 = ((tmp_66_fu_3190_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_19_fu_3210_p2 = ((trunc_ln79_9_fu_3200_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_2787_p2 = ((trunc_ln79_fu_2777_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_20_fu_3251_p2 = ((tmp_69_fu_3237_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_21_fu_3257_p2 = ((trunc_ln79_10_fu_3247_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_22_fu_3298_p2 = ((tmp_72_fu_3284_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_23_fu_3304_p2 = ((trunc_ln79_11_fu_3294_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_24_fu_3345_p2 = ((tmp_75_fu_3331_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_25_fu_3351_p2 = ((trunc_ln79_12_fu_3341_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_26_fu_3392_p2 = ((tmp_78_fu_3378_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_27_fu_3398_p2 = ((trunc_ln79_13_fu_3388_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_28_fu_3439_p2 = ((tmp_81_fu_3425_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_29_fu_3445_p2 = ((trunc_ln79_14_fu_3435_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_2_fu_2828_p2 = ((tmp_39_fu_2814_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_30_fu_3486_p2 = ((tmp_84_fu_3472_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_31_fu_3492_p2 = ((trunc_ln79_15_fu_3482_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_3_fu_2834_p2 = ((trunc_ln79_1_fu_2824_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_4_fu_2875_p2 = ((tmp_43_fu_2861_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_5_fu_2881_p2 = ((trunc_ln79_2_fu_2871_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_6_fu_2922_p2 = ((tmp_48_fu_2908_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_7_fu_2928_p2 = ((trunc_ln79_3_fu_2918_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_8_fu_2969_p2 = ((tmp_51_fu_2955_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln79_9_fu_2975_p2 = ((trunc_ln79_4_fu_2965_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_2781_p2 = ((tmp_4_fu_2767_p4 != 8'd255) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_data_0_ack_in = inStream_V_data_0_state[1'd1];

assign inStream_V_data_0_load_A = (inStream_V_data_0_state_cmp_full & ~inStream_V_data_0_sel_wr);

assign inStream_V_data_0_load_B = (inStream_V_data_0_state_cmp_full & inStream_V_data_0_sel_wr);

assign inStream_V_data_0_sel = inStream_V_data_0_sel_rd;

assign inStream_V_data_0_state_cmp_full = ((inStream_V_data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_data_0_vld_in = inStream_TVALID;

assign inStream_V_data_0_vld_out = inStream_V_data_0_state[1'd0];

assign inStream_V_dest_V_0_ack_in = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_dest_V_0_load_A = (inStream_V_dest_V_0_state_cmp_full & ~inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_load_B = (inStream_V_dest_V_0_state_cmp_full & inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_sel = inStream_V_dest_V_0_sel_rd;

assign inStream_V_dest_V_0_state_cmp_full = ((inStream_V_dest_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign inStream_V_dest_V_0_vld_out = inStream_V_dest_V_0_state[1'd0];

assign inStream_V_id_V_0_ack_in = inStream_V_id_V_0_state[1'd1];

assign inStream_V_id_V_0_load_A = (inStream_V_id_V_0_state_cmp_full & ~inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_load_B = (inStream_V_id_V_0_state_cmp_full & inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_sel = inStream_V_id_V_0_sel_rd;

assign inStream_V_id_V_0_state_cmp_full = ((inStream_V_id_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_id_V_0_vld_in = inStream_TVALID;

assign inStream_V_id_V_0_vld_out = inStream_V_id_V_0_state[1'd0];

assign inStream_V_keep_V_0_ack_in = inStream_V_keep_V_0_state[1'd1];

assign inStream_V_keep_V_0_load_A = (inStream_V_keep_V_0_state_cmp_full & ~inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_load_B = (inStream_V_keep_V_0_state_cmp_full & inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_sel = inStream_V_keep_V_0_sel_rd;

assign inStream_V_keep_V_0_state_cmp_full = ((inStream_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_keep_V_0_vld_in = inStream_TVALID;

assign inStream_V_keep_V_0_vld_out = inStream_V_keep_V_0_state[1'd0];

assign inStream_V_strb_V_0_ack_in = inStream_V_strb_V_0_state[1'd1];

assign inStream_V_strb_V_0_load_A = (inStream_V_strb_V_0_state_cmp_full & ~inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_load_B = (inStream_V_strb_V_0_state_cmp_full & inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_sel = inStream_V_strb_V_0_sel_rd;

assign inStream_V_strb_V_0_state_cmp_full = ((inStream_V_strb_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_strb_V_0_vld_in = inStream_TVALID;

assign inStream_V_strb_V_0_vld_out = inStream_V_strb_V_0_state[1'd0];

assign inStream_V_user_V_0_ack_in = inStream_V_user_V_0_state[1'd1];

assign inStream_V_user_V_0_load_A = (inStream_V_user_V_0_state_cmp_full & ~inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_load_B = (inStream_V_user_V_0_state_cmp_full & inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_sel = inStream_V_user_V_0_sel_rd;

assign inStream_V_user_V_0_state_cmp_full = ((inStream_V_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_user_V_0_vld_in = inStream_TVALID;

assign inStream_V_user_V_0_vld_out = inStream_V_user_V_0_state[1'd0];

assign input_ch_idx_fu_2366_p2 = (select_ln35_10_reg_3871 + 2'd1);

assign mul_ln729_fu_1598_p0 = mul_ln729_fu_1598_p00;

assign mul_ln729_fu_1598_p00 = select_ln35_10_fu_1398_p3;

assign mul_ln729_fu_1598_p2 = (mul_ln729_fu_1598_p0 * $signed('h1A2));

assign or_ln100_1_fu_1236_p2 = (or_ln100_fu_1230_p2 | and_ln100_1_fu_1224_p2);

assign or_ln100_2_fu_1491_p2 = (and_ln106_2_fu_1460_p2 | and_ln100_2_fu_1480_p2);

assign or_ln100_3_fu_1497_p2 = (or_ln100_2_fu_1491_p2 | and_ln100_3_fu_1486_p2);

assign or_ln100_fu_1230_p2 = (and_ln106_fu_1206_p2 | and_ln100_fu_1218_p2);

assign or_ln35_fu_1393_p2 = (icmp_ln27_reg_3824 | and_ln35_2_fu_1378_p2);

assign or_ln72_fu_2477_p2 = (5'd4 | add_ln_reg_4058);

assign or_ln79_10_fu_3263_p2 = (icmp_ln79_21_fu_3257_p2 | icmp_ln79_20_fu_3251_p2);

assign or_ln79_11_fu_3310_p2 = (icmp_ln79_23_fu_3304_p2 | icmp_ln79_22_fu_3298_p2);

assign or_ln79_12_fu_3357_p2 = (icmp_ln79_25_fu_3351_p2 | icmp_ln79_24_fu_3345_p2);

assign or_ln79_13_fu_3404_p2 = (icmp_ln79_27_fu_3398_p2 | icmp_ln79_26_fu_3392_p2);

assign or_ln79_14_fu_3451_p2 = (icmp_ln79_29_fu_3445_p2 | icmp_ln79_28_fu_3439_p2);

assign or_ln79_15_fu_3498_p2 = (icmp_ln79_31_fu_3492_p2 | icmp_ln79_30_fu_3486_p2);

assign or_ln79_1_fu_2840_p2 = (icmp_ln79_3_fu_2834_p2 | icmp_ln79_2_fu_2828_p2);

assign or_ln79_2_fu_2887_p2 = (icmp_ln79_5_fu_2881_p2 | icmp_ln79_4_fu_2875_p2);

assign or_ln79_3_fu_2934_p2 = (icmp_ln79_7_fu_2928_p2 | icmp_ln79_6_fu_2922_p2);

assign or_ln79_4_fu_2981_p2 = (icmp_ln79_9_fu_2975_p2 | icmp_ln79_8_fu_2969_p2);

assign or_ln79_5_fu_3028_p2 = (icmp_ln79_11_fu_3022_p2 | icmp_ln79_10_fu_3016_p2);

assign or_ln79_6_fu_3075_p2 = (icmp_ln79_13_fu_3069_p2 | icmp_ln79_12_fu_3063_p2);

assign or_ln79_7_fu_3122_p2 = (icmp_ln79_15_fu_3116_p2 | icmp_ln79_14_fu_3110_p2);

assign or_ln79_8_fu_3169_p2 = (icmp_ln79_17_fu_3163_p2 | icmp_ln79_16_fu_3157_p2);

assign or_ln79_9_fu_3216_p2 = (icmp_ln79_19_fu_3210_p2 | icmp_ln79_18_fu_3204_p2);

assign or_ln79_fu_2793_p2 = (icmp_ln79_fu_2781_p2 | icmp_ln79_1_fu_2787_p2);

assign or_ln_fu_2482_p3 = {{4'd10}, {or_ln72_fu_2477_p2}};

assign outStream_TDATA = outStream_V_data_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_data_1_ack_in = outStream_V_data_1_state[1'd1];

assign outStream_V_data_1_ack_out = outStream_TREADY;

assign outStream_V_data_1_load_A = (outStream_V_data_1_state_cmp_full & ~outStream_V_data_1_sel_wr);

assign outStream_V_data_1_load_B = (outStream_V_data_1_state_cmp_full & outStream_V_data_1_sel_wr);

assign outStream_V_data_1_sel = outStream_V_data_1_sel_rd;

assign outStream_V_data_1_state_cmp_full = ((outStream_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_data_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_data_1_vld_out = outStream_V_data_1_state[1'd0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'd1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_load_A = (outStream_V_dest_V_1_state_cmp_full & ~outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_load_B = (outStream_V_dest_V_1_state_cmp_full & outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_state_cmp_full = ((outStream_V_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_dest_V_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'd1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_load_A = (outStream_V_id_V_1_state_cmp_full & ~outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_load_B = (outStream_V_id_V_1_state_cmp_full & outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_state_cmp_full = ((outStream_V_id_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_id_V_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'd0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'd1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_load_A = (outStream_V_keep_V_1_state_cmp_full & ~outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_load_B = (outStream_V_keep_V_1_state_cmp_full & outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_state_cmp_full = ((outStream_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_keep_V_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'd0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'd1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_state_cmp_full & outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'd0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'd1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_load_A = (outStream_V_strb_V_1_state_cmp_full & ~outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_load_B = (outStream_V_strb_V_1_state_cmp_full & outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_state_cmp_full = ((outStream_V_strb_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_strb_V_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'd0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'd1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_load_A = (outStream_V_user_V_1_state_cmp_full & ~outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_load_B = (outStream_V_user_V_1_state_cmp_full & outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_state_cmp_full = ((outStream_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_user_V_1_vld_in = grp_out_stream_merge_fu_974_outStream_TVALID;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'd0];

assign row_idx_fu_1266_p2 = (ap_phi_mux_row_idx_0_phi_fu_824_p4 + 9'd1);

assign select_ln24_fu_1382_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? row_idx_reg_3817 : row_idx_0_reg_820);

assign select_ln27_fu_2371_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? 11'd1 : add_ln27_1_reg_3933);

assign select_ln35_10_fu_1398_p3 = ((or_ln35_fu_1393_p2[0:0] === 1'b1) ? 2'd0 : input_ch_idx_0_reg_855);

assign select_ln35_11_fu_1427_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? and_ln35_3_fu_1422_p2 : and_ln35_1_fu_1344_p2);

assign select_ln35_12_fu_1440_p3 = ((and_ln35_3_fu_1422_p2[0:0] === 1'b1) ? add_ln36_1_fu_1435_p2 : 9'd0);

assign select_ln35_13_fu_1466_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? and_ln106_2_fu_1460_p2 : select_ln35_5_fu_1348_p3);

assign select_ln35_14_fu_1503_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? or_ln100_3_fu_1497_p2 : select_ln35_6_fu_1354_p3);

assign select_ln35_15_fu_1511_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? col_idx_fu_1388_p2 : select_ln35_1_reg_3838);

assign select_ln35_16_fu_1518_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? select_ln35_12_fu_1440_p3 : select_ln35_7_fu_1360_p3);

assign select_ln35_17_fu_1536_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? add_ln154_2_fu_1530_p2 : select_ln35_8_fu_1366_p3);

assign select_ln35_18_fu_1550_p3 = ((and_ln35_2_fu_1378_p2[0:0] === 1'b1) ? add_ln154_3_fu_1544_p2 : select_ln35_9_fu_1372_p3);

assign select_ln35_1_fu_1278_p3 = ((icmp_ln27_fu_1272_p2[0:0] === 1'b1) ? 9'd0 : ap_phi_mux_col_idx_assign_phi_fu_848_p4);

assign select_ln35_2_fu_1302_p3 = ((icmp_ln27_fu_1272_p2[0:0] === 1'b1) ? icmp_ln35_2_fu_1296_p2 : icmp_ln35_fu_1140_p2);

assign select_ln35_3_fu_1327_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? icmp_ln40_1_fu_1322_p2 : icmp_ln40_reg_3768);

assign select_ln35_4_fu_1338_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? icmp_ln100_3_fu_1333_p2 : icmp_ln100_reg_3773);

assign select_ln35_5_fu_1348_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? icmp_ln40_1_fu_1322_p2 : and_ln106_reg_3788);

assign select_ln35_6_fu_1354_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? icmp_ln40_1_fu_1322_p2 : or_ln100_1_reg_3793);

assign select_ln35_7_fu_1360_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? 9'd0 : conv_count_reg_3783);

assign select_ln35_8_fu_1366_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? 9'd1 : add_ln154_reg_3798);

assign select_ln35_9_fu_1372_p3 = ((icmp_ln27_reg_3824[0:0] === 1'b1) ? 9'd2 : add_ln154_1_reg_3803);

assign select_ln69_10_fu_2623_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_10_1_fu_424);

assign select_ln69_11_fu_2634_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_11_1_fu_428);

assign select_ln69_12_fu_2663_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_12_1_fu_432);

assign select_ln69_13_fu_2674_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_13_1_fu_436);

assign select_ln69_14_fu_2695_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_14_1_fu_440);

assign select_ln69_15_fu_2706_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_15_1_fu_444);

assign select_ln69_1_fu_2524_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_1_1_fu_388);

assign select_ln69_2_fu_2535_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_2_1_fu_392);

assign select_ln69_3_fu_2546_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_3_1_fu_396);

assign select_ln69_4_fu_2557_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_4_1_fu_400);

assign select_ln69_5_fu_2568_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_5_1_fu_404);

assign select_ln69_6_fu_2579_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_6_1_fu_408);

assign select_ln69_7_fu_2590_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_7_1_fu_412);

assign select_ln69_8_fu_2601_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_8_1_fu_416);

assign select_ln69_9_fu_2612_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_9_1_fu_420);

assign select_ln69_fu_2513_p3 = ((icmp_ln69_reg_4828[0:0] === 1'b1) ? 32'd0 : val_output_0_1_fu_384);

assign sext_ln72_1_fu_2454_p1 = $signed(add_ln72_7_reg_4768);

assign sext_ln72_2_fu_2501_p1 = $signed(add_ln72_13_reg_4823);

assign sext_ln72_fu_2399_p1 = $signed(add_ln72_3_reg_4748);

assign tmp3_nbwritereq_fu_466_p3 = out_stream_group_0_s_full_n;

assign tmp_10_nbwritereq_fu_596_p3 = out_stream_group_10_full_n;

assign tmp_11_nbwritereq_fu_609_p3 = out_stream_group_11_full_n;

assign tmp_12_nbwritereq_fu_622_p3 = out_stream_group_12_full_n;

assign tmp_13_nbwritereq_fu_635_p3 = out_stream_group_13_full_n;

assign tmp_14_nbwritereq_fu_648_p3 = out_stream_group_14_full_n;

assign tmp_15_nbwritereq_fu_661_p3 = out_stream_group_15_full_n;

assign tmp_19_nbwritereq_fu_505_p3 = out_stream_group_3_s_full_n;

assign tmp_1_nbwritereq_fu_479_p3 = out_stream_group_1_s_full_n;

assign tmp_21_nbwritereq_fu_518_p3 = out_stream_group_4_s_full_n;

assign tmp_23_nbwritereq_fu_531_p3 = out_stream_group_5_s_full_n;

assign tmp_25_nbwritereq_fu_544_p3 = out_stream_group_6_s_full_n;

assign tmp_27_nbwritereq_fu_557_p3 = out_stream_group_7_s_full_n;

assign tmp_36_fu_1130_p4 = {{ap_phi_mux_row_idx_0_phi_fu_824_p4[8:1]}};

assign tmp_38_fu_1158_p4 = {{ap_phi_mux_col_idx_assign_phi_fu_848_p4[8:1]}};

assign tmp_39_fu_2814_p4 = {{bitcast_ln79_1_fu_2811_p1[30:23]}};

assign tmp_40_fu_1286_p4 = {{row_idx_fu_1266_p2[8:1]}};

assign tmp_42_fu_1406_p4 = {{col_idx_fu_1388_p2[8:1]}};

assign tmp_43_fu_2861_p4 = {{bitcast_ln79_2_fu_2858_p1[30:23]}};

assign tmp_44_fu_2804_p3 = ((and_ln79_fu_2799_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_reg_5060_pp0_iter10_reg);

assign tmp_45_fu_2851_p3 = ((and_ln79_1_fu_2846_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_1_reg_5068_pp0_iter10_reg);

assign tmp_47_fu_2898_p3 = ((and_ln79_2_fu_2893_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_2_reg_5086_pp0_iter11_reg);

assign tmp_48_fu_2908_p4 = {{bitcast_ln79_3_fu_2905_p1[30:23]}};

assign tmp_4_fu_2767_p4 = {{bitcast_ln79_fu_2764_p1[30:23]}};

assign tmp_50_fu_2945_p3 = ((and_ln79_3_fu_2940_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_3_reg_5094_pp0_iter11_reg);

assign tmp_51_fu_2955_p4 = {{bitcast_ln79_4_fu_2952_p1[30:23]}};

assign tmp_53_fu_2992_p3 = ((and_ln79_4_fu_2987_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_4_reg_5132_pp0_iter11_reg);

assign tmp_54_fu_3002_p4 = {{bitcast_ln79_5_fu_2999_p1[30:23]}};

assign tmp_56_fu_3039_p3 = ((and_ln79_5_fu_3034_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_5_reg_5140_pp0_iter11_reg);

assign tmp_57_fu_3049_p4 = {{bitcast_ln79_6_fu_3046_p1[30:23]}};

assign tmp_59_fu_3086_p3 = ((and_ln79_6_fu_3081_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_6_reg_5178_pp0_iter11_reg);

assign tmp_60_fu_3096_p4 = {{bitcast_ln79_7_fu_3093_p1[30:23]}};

assign tmp_62_fu_3133_p3 = ((and_ln79_7_fu_3128_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_7_reg_5186_pp0_iter11_reg);

assign tmp_63_fu_3143_p4 = {{bitcast_ln79_8_fu_3140_p1[30:23]}};

assign tmp_65_fu_3180_p3 = ((and_ln79_8_fu_3175_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_8_reg_5214_pp0_iter11_reg);

assign tmp_66_fu_3190_p4 = {{bitcast_ln79_9_fu_3187_p1[30:23]}};

assign tmp_68_fu_3227_p3 = ((and_ln79_9_fu_3222_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_9_reg_5222_pp0_iter11_reg);

assign tmp_69_fu_3237_p4 = {{bitcast_ln79_10_fu_3234_p1[30:23]}};

assign tmp_71_fu_3274_p3 = ((and_ln79_10_fu_3269_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_s_reg_5250_pp0_iter11_reg);

assign tmp_72_fu_3284_p4 = {{bitcast_ln79_11_fu_3281_p1[30:23]}};

assign tmp_74_fu_3321_p3 = ((and_ln79_11_fu_3316_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_10_reg_5258_pp0_iter11_reg);

assign tmp_75_fu_3331_p4 = {{bitcast_ln79_12_fu_3328_p1[30:23]}};

assign tmp_77_fu_3368_p3 = ((and_ln79_12_fu_3363_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_11_reg_5286_pp0_iter11_reg);

assign tmp_78_fu_3378_p4 = {{bitcast_ln79_13_fu_3375_p1[30:23]}};

assign tmp_80_fu_3415_p3 = ((and_ln79_13_fu_3410_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_12_reg_5294_pp0_iter11_reg);

assign tmp_81_fu_3425_p4 = {{bitcast_ln79_14_fu_3422_p1[30:23]}};

assign tmp_83_fu_3462_p3 = ((and_ln79_14_fu_3457_p2[0:0] === 1'b1) ? grp_fu_1060_p1 : tmp_3_13_reg_5322_pp0_iter11_reg);

assign tmp_84_fu_3472_p4 = {{bitcast_ln79_15_fu_3469_p1[30:23]}};

assign tmp_86_fu_3509_p3 = ((and_ln79_15_fu_3504_p2[0:0] === 1'b1) ? grp_fu_1063_p1 : tmp_3_14_reg_5330_pp0_iter11_reg);

assign tmp_8_nbwritereq_fu_570_p3 = out_stream_group_8_s_full_n;

assign tmp_9_nbwritereq_fu_583_p3 = out_stream_group_9_s_full_n;

assign tmp_s_nbwritereq_fu_492_p3 = out_stream_group_2_s_full_n;

assign trunc_ln79_10_fu_3247_p1 = bitcast_ln79_10_fu_3234_p1[22:0];

assign trunc_ln79_11_fu_3294_p1 = bitcast_ln79_11_fu_3281_p1[22:0];

assign trunc_ln79_12_fu_3341_p1 = bitcast_ln79_12_fu_3328_p1[22:0];

assign trunc_ln79_13_fu_3388_p1 = bitcast_ln79_13_fu_3375_p1[22:0];

assign trunc_ln79_14_fu_3435_p1 = bitcast_ln79_14_fu_3422_p1[22:0];

assign trunc_ln79_15_fu_3482_p1 = bitcast_ln79_15_fu_3469_p1[22:0];

assign trunc_ln79_1_fu_2824_p1 = bitcast_ln79_1_fu_2811_p1[22:0];

assign trunc_ln79_2_fu_2871_p1 = bitcast_ln79_2_fu_2858_p1[22:0];

assign trunc_ln79_3_fu_2918_p1 = bitcast_ln79_3_fu_2905_p1[22:0];

assign trunc_ln79_4_fu_2965_p1 = bitcast_ln79_4_fu_2952_p1[22:0];

assign trunc_ln79_5_fu_3012_p1 = bitcast_ln79_5_fu_2999_p1[22:0];

assign trunc_ln79_6_fu_3059_p1 = bitcast_ln79_6_fu_3046_p1[22:0];

assign trunc_ln79_7_fu_3106_p1 = bitcast_ln79_7_fu_3093_p1[22:0];

assign trunc_ln79_8_fu_3153_p1 = bitcast_ln79_8_fu_3140_p1[22:0];

assign trunc_ln79_9_fu_3200_p1 = bitcast_ln79_9_fu_3187_p1[22:0];

assign trunc_ln79_fu_2777_p1 = bitcast_ln79_fu_2764_p1[22:0];

assign xor_ln35_fu_1310_p2 = (icmp_ln27_fu_1272_p2 ^ 1'd1);

assign zext_ln35_1_fu_1526_p1 = select_ln35_16_fu_1518_p3;

assign zext_ln35_2_fu_1637_p1 = select_ln35_17_reg_3894;

assign zext_ln35_3_fu_1640_p1 = select_ln35_18_reg_3899;

assign zext_ln35_fu_1634_p1 = select_ln35_15_reg_3888;

assign zext_ln729_1_fu_1697_p1 = add_ln729_fu_1692_p2;

assign zext_ln72_10_fu_2425_p1 = add_ln72_6_reg_4763;

assign zext_ln72_11_fu_2457_p1 = $unsigned(sext_ln72_1_fu_2454_p1);

assign zext_ln72_1_fu_2377_p1 = add_ln_reg_4058;

assign zext_ln72_2_fu_2347_p1 = add_ln_reg_4058;

assign zext_ln72_3_fu_1739_p1 = add_ln_fu_1731_p4;

assign zext_ln72_4_fu_2350_p1 = add_ln72_reg_4071;

assign zext_ln72_5_fu_2380_p1 = add_ln72_1_reg_4721;

assign zext_ln72_6_fu_2384_p1 = add_ln72_2_reg_4726;

assign zext_ln72_7_fu_2402_p1 = $unsigned(sext_ln72_fu_2399_p1);

assign zext_ln72_8_fu_2407_p1 = add_ln72_4_reg_4753;

assign zext_ln72_9_fu_2421_p1 = add_ln72_5_reg_4758;

assign zext_ln72_fu_2343_p1 = add_ln_reg_4058;

assign zext_ln835_1_fu_1719_p1 = add_ln835_1_reg_3948;

assign zext_ln835_2_fu_1725_p1 = add_ln835_2_reg_3953;

assign zext_ln835_fu_1713_p1 = add_ln835_reg_3919;

always @ (posedge ap_clk) begin
    mul_ln729_reg_3912[0] <= 1'b0;
    zext_ln729_1_reg_3943[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    add_ln_reg_4058[2] <= 1'b0;
    zext_ln72_3_reg_4066[2] <= 1'b0;
    zext_ln72_3_reg_4066[5] <= 1'b0;
    zext_ln72_reg_4706[2] <= 1'b0;
    zext_ln72_reg_4706[8:5] <= 4'b0000;
    zext_ln72_2_reg_4716[2] <= 1'b0;
    zext_ln72_2_reg_4716[6:5] <= 2'b00;
    zext_ln72_1_reg_4741[2] <= 1'b0;
    zext_ln72_1_reg_4741[7:5] <= 3'b000;
end

endmodule //yolo_conv_top
