Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:737 - Found 32-bit latch for signal <$old_ALU_DC_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <old_ALU_DC_1$addsub0000>.
    Found 32-bit xor2 for signal <old_ALU_DC_1$xor0000> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 12.
Latch _old_ALU_DC_1_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch _old_ALU_DC_1_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 100

Cell Usage :
# BELS                             : 244
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 136
#      MUXCY                       : 39
#      MUXF5                       : 32
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 64
#      LD                          : 64
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 100
#      IBUF                        : 67
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                       72  out of    768     9%  
 Number of Slice Flip Flops:             32  out of   1536     2%  
 Number of 4 input LUTs:                139  out of   1536     9%  
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of     63   158% (*) 
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+-------------------------+-------+
Clock Signal                                | Clock buffer(FF name)   | Load  |
--------------------------------------------+-------------------------+-------+
old_ALU_DC_1_or00001(old_ALU_DC_1_or00001:O)| BUFG(*)(_old_ALU_DC_1_0)| 64    |
--------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 11.223ns
   Maximum output required time after clock: 9.956ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'old_ALU_DC_1_or00001'
  Total number of paths / destination ports: 7168 / 64
-------------------------------------------------------------------------
Offset:              11.223ns (Levels of Logic = 36)
  Source:            ALUOp<2> (PAD)
  Destination:       _old_ALU_DC_1_31 (LATCH)
  Destination Clock: old_ALU_DC_1_or00001 falling

  Data Path: ALUOp<2> to _old_ALU_DC_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            99   0.821   2.432  ALUOp_2_IBUF (ALUOp_2_IBUF)
     LUT2:I1->O           32   0.551   1.921  old_ALU_DC_1_mux0001<0>41 (N3)
     LUT4:I2->O            1   0.551   0.000  Maddsub_old_ALU_DC_1_addsub0000_lut<0> (Maddsub_old_ALU_DC_1_addsub0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<0> (Maddsub_old_ALU_DC_1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<1> (Maddsub_old_ALU_DC_1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<2> (Maddsub_old_ALU_DC_1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<3> (Maddsub_old_ALU_DC_1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<4> (Maddsub_old_ALU_DC_1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<5> (Maddsub_old_ALU_DC_1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<6> (Maddsub_old_ALU_DC_1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<7> (Maddsub_old_ALU_DC_1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<8> (Maddsub_old_ALU_DC_1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<9> (Maddsub_old_ALU_DC_1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<10> (Maddsub_old_ALU_DC_1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<11> (Maddsub_old_ALU_DC_1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<12> (Maddsub_old_ALU_DC_1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<13> (Maddsub_old_ALU_DC_1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<14> (Maddsub_old_ALU_DC_1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<15> (Maddsub_old_ALU_DC_1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<16> (Maddsub_old_ALU_DC_1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<17> (Maddsub_old_ALU_DC_1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<18> (Maddsub_old_ALU_DC_1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<19> (Maddsub_old_ALU_DC_1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<20> (Maddsub_old_ALU_DC_1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<21> (Maddsub_old_ALU_DC_1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<22> (Maddsub_old_ALU_DC_1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<23> (Maddsub_old_ALU_DC_1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<24> (Maddsub_old_ALU_DC_1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<25> (Maddsub_old_ALU_DC_1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<26> (Maddsub_old_ALU_DC_1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<27> (Maddsub_old_ALU_DC_1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<28> (Maddsub_old_ALU_DC_1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<29> (Maddsub_old_ALU_DC_1_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Maddsub_old_ALU_DC_1_addsub0000_cy<30> (Maddsub_old_ALU_DC_1_addsub0000_cy<30>)
     XORCY:CI->O           1   0.904   0.869  Maddsub_old_ALU_DC_1_addsub0000_xor<31> (old_ALU_DC_1_addsub0000<31>)
     LUT4:I2->O            2   0.551   0.000  old_ALU_DC_1_mux0001<31>37 (old_ALU_DC_1_mux0001<31>)
     LD:D                      0.203          _old_ALU_DC_1_31
    ----------------------------------------
    Total                     11.223ns (6.001ns logic, 5.222ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'old_ALU_DC_1_or00001'
  Total number of paths / destination ports: 64 / 33
-------------------------------------------------------------------------
Offset:              9.956ns (Levels of Logic = 10)
  Source:            _old_ALU_DC_1_8 (LATCH)
  Destination:       ALU_Zero (PAD)
  Source Clock:      old_ALU_DC_1_or00001 falling

  Data Path: _old_ALU_DC_1_8 to ALU_Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   1.140  _old_ALU_DC_1_8 (_old_ALU_DC_1_8)
     LUT4:I0->O            1   0.551   0.000  ALU_Zero_cmp_eq0000_wg_lut<0> (ALU_Zero_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ALU_Zero_cmp_eq0000_wg_cy<0> (ALU_Zero_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Zero_cmp_eq0000_wg_cy<1> (ALU_Zero_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Zero_cmp_eq0000_wg_cy<2> (ALU_Zero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Zero_cmp_eq0000_wg_cy<3> (ALU_Zero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Zero_cmp_eq0000_wg_cy<4> (ALU_Zero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Zero_cmp_eq0000_wg_cy<5> (ALU_Zero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU_Zero_cmp_eq0000_wg_cy<6> (ALU_Zero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.303   0.801  ALU_Zero_cmp_eq0000_wg_cy<7> (ALU_Zero_OBUF)
     OBUF:I->O                 5.644          ALU_Zero_OBUF (ALU_Zero)
    ----------------------------------------
    Total                      9.956ns (8.015ns logic, 1.941ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.25 secs
 
--> 

Total memory usage is 256236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

