#ifdef RELLUME_MAPPED_REG
RELLUME_MAPPED_REG(PC, 0, ArchReg::IP, Facet::I64)
RELLUME_MAPPED_REG(N, 8, ArchReg::EFLAGS, Facet::SF)
RELLUME_MAPPED_REG(Z, 9, ArchReg::EFLAGS, Facet::ZF)
RELLUME_MAPPED_REG(C, 10, ArchReg::EFLAGS, Facet::CF)
RELLUME_MAPPED_REG(V, 11, ArchReg::EFLAGS, Facet::OF)
RELLUME_MAPPED_REG(X0, 16, ArchReg::GP(0), Facet::I64)
RELLUME_MAPPED_REG(X1, 24, ArchReg::GP(1), Facet::I64)
RELLUME_MAPPED_REG(X2, 32, ArchReg::GP(2), Facet::I64)
RELLUME_MAPPED_REG(X3, 40, ArchReg::GP(3), Facet::I64)
RELLUME_MAPPED_REG(X4, 48, ArchReg::GP(4), Facet::I64)
RELLUME_MAPPED_REG(X5, 56, ArchReg::GP(5), Facet::I64)
RELLUME_MAPPED_REG(X6, 64, ArchReg::GP(6), Facet::I64)
RELLUME_MAPPED_REG(X7, 72, ArchReg::GP(7), Facet::I64)
RELLUME_MAPPED_REG(X8, 80, ArchReg::GP(8), Facet::I64)
RELLUME_MAPPED_REG(X9, 88, ArchReg::GP(9), Facet::I64)
RELLUME_MAPPED_REG(X10, 96, ArchReg::GP(10), Facet::I64)
RELLUME_MAPPED_REG(X11, 104, ArchReg::GP(11), Facet::I64)
RELLUME_MAPPED_REG(X12, 112, ArchReg::GP(12), Facet::I64)
RELLUME_MAPPED_REG(X13, 120, ArchReg::GP(13), Facet::I64)
RELLUME_MAPPED_REG(X14, 128, ArchReg::GP(14), Facet::I64)
RELLUME_MAPPED_REG(X15, 136, ArchReg::GP(15), Facet::I64)
RELLUME_MAPPED_REG(X16, 144, ArchReg::GP(16), Facet::I64)
RELLUME_MAPPED_REG(X17, 152, ArchReg::GP(17), Facet::I64)
RELLUME_MAPPED_REG(X18, 160, ArchReg::GP(18), Facet::I64)
RELLUME_MAPPED_REG(X19, 168, ArchReg::GP(19), Facet::I64)
RELLUME_MAPPED_REG(X20, 176, ArchReg::GP(20), Facet::I64)
RELLUME_MAPPED_REG(X21, 184, ArchReg::GP(21), Facet::I64)
RELLUME_MAPPED_REG(X22, 192, ArchReg::GP(22), Facet::I64)
RELLUME_MAPPED_REG(X23, 200, ArchReg::GP(23), Facet::I64)
RELLUME_MAPPED_REG(X24, 208, ArchReg::GP(24), Facet::I64)
RELLUME_MAPPED_REG(X25, 216, ArchReg::GP(25), Facet::I64)
RELLUME_MAPPED_REG(X26, 224, ArchReg::GP(26), Facet::I64)
RELLUME_MAPPED_REG(X27, 232, ArchReg::GP(27), Facet::I64)
RELLUME_MAPPED_REG(X28, 240, ArchReg::GP(28), Facet::I64)
RELLUME_MAPPED_REG(X29, 248, ArchReg::GP(29), Facet::I64)
RELLUME_MAPPED_REG(X30, 256, ArchReg::GP(30), Facet::I64)
RELLUME_MAPPED_REG(SP, 264, ArchReg::GP(31), Facet::I64)
RELLUME_MAPPED_REG(TPIDR_EL0, 272, ArchReg::INVALID, Facet::I64)
RELLUME_MAPPED_REG(V0, 288, ArchReg::VEC(0), Facet::V2I64)
RELLUME_MAPPED_REG(V1, 304, ArchReg::VEC(1), Facet::V2I64)
RELLUME_MAPPED_REG(V2, 320, ArchReg::VEC(2), Facet::V2I64)
RELLUME_MAPPED_REG(V3, 336, ArchReg::VEC(3), Facet::V2I64)
RELLUME_MAPPED_REG(V4, 352, ArchReg::VEC(4), Facet::V2I64)
RELLUME_MAPPED_REG(V5, 368, ArchReg::VEC(5), Facet::V2I64)
RELLUME_MAPPED_REG(V6, 384, ArchReg::VEC(6), Facet::V2I64)
RELLUME_MAPPED_REG(V7, 400, ArchReg::VEC(7), Facet::V2I64)
RELLUME_MAPPED_REG(V8, 416, ArchReg::VEC(8), Facet::V2I64)
RELLUME_MAPPED_REG(V9, 432, ArchReg::VEC(9), Facet::V2I64)
RELLUME_MAPPED_REG(V10, 448, ArchReg::VEC(10), Facet::V2I64)
RELLUME_MAPPED_REG(V11, 464, ArchReg::VEC(11), Facet::V2I64)
RELLUME_MAPPED_REG(V12, 480, ArchReg::VEC(12), Facet::V2I64)
RELLUME_MAPPED_REG(V13, 496, ArchReg::VEC(13), Facet::V2I64)
RELLUME_MAPPED_REG(V14, 512, ArchReg::VEC(14), Facet::V2I64)
RELLUME_MAPPED_REG(V15, 528, ArchReg::VEC(15), Facet::V2I64)
RELLUME_MAPPED_REG(V16, 544, ArchReg::VEC(16), Facet::V2I64)
RELLUME_MAPPED_REG(V17, 560, ArchReg::VEC(17), Facet::V2I64)
RELLUME_MAPPED_REG(V18, 576, ArchReg::VEC(18), Facet::V2I64)
RELLUME_MAPPED_REG(V19, 592, ArchReg::VEC(19), Facet::V2I64)
RELLUME_MAPPED_REG(V20, 608, ArchReg::VEC(20), Facet::V2I64)
RELLUME_MAPPED_REG(V21, 624, ArchReg::VEC(21), Facet::V2I64)
RELLUME_MAPPED_REG(V22, 640, ArchReg::VEC(22), Facet::V2I64)
RELLUME_MAPPED_REG(V23, 656, ArchReg::VEC(23), Facet::V2I64)
RELLUME_MAPPED_REG(V24, 672, ArchReg::VEC(24), Facet::V2I64)
RELLUME_MAPPED_REG(V25, 688, ArchReg::VEC(25), Facet::V2I64)
RELLUME_MAPPED_REG(V26, 704, ArchReg::VEC(26), Facet::V2I64)
RELLUME_MAPPED_REG(V27, 720, ArchReg::VEC(27), Facet::V2I64)
RELLUME_MAPPED_REG(V28, 736, ArchReg::VEC(28), Facet::V2I64)
RELLUME_MAPPED_REG(V29, 752, ArchReg::VEC(29), Facet::V2I64)
RELLUME_MAPPED_REG(V30, 768, ArchReg::VEC(30), Facet::V2I64)
RELLUME_MAPPED_REG(V31, 784, ArchReg::VEC(31), Facet::V2I64)
#endif
#ifdef RELLUME_NAMED_REG
RELLUME_NAMED_REG(pc, PC, 8, 0)
RELLUME_NAMED_REG(n, N, 1, 8)
RELLUME_NAMED_REG(z, Z, 1, 9)
RELLUME_NAMED_REG(c, C, 1, 10)
RELLUME_NAMED_REG(v, V, 1, 11)
RELLUME_NAMED_REG(x0, X0, 8, 16)
RELLUME_NAMED_REG(x1, X1, 8, 24)
RELLUME_NAMED_REG(x2, X2, 8, 32)
RELLUME_NAMED_REG(x3, X3, 8, 40)
RELLUME_NAMED_REG(x4, X4, 8, 48)
RELLUME_NAMED_REG(x5, X5, 8, 56)
RELLUME_NAMED_REG(x6, X6, 8, 64)
RELLUME_NAMED_REG(x7, X7, 8, 72)
RELLUME_NAMED_REG(x8, X8, 8, 80)
RELLUME_NAMED_REG(x9, X9, 8, 88)
RELLUME_NAMED_REG(x10, X10, 8, 96)
RELLUME_NAMED_REG(x11, X11, 8, 104)
RELLUME_NAMED_REG(x12, X12, 8, 112)
RELLUME_NAMED_REG(x13, X13, 8, 120)
RELLUME_NAMED_REG(x14, X14, 8, 128)
RELLUME_NAMED_REG(x15, X15, 8, 136)
RELLUME_NAMED_REG(x16, X16, 8, 144)
RELLUME_NAMED_REG(x17, X17, 8, 152)
RELLUME_NAMED_REG(x18, X18, 8, 160)
RELLUME_NAMED_REG(x19, X19, 8, 168)
RELLUME_NAMED_REG(x20, X20, 8, 176)
RELLUME_NAMED_REG(x21, X21, 8, 184)
RELLUME_NAMED_REG(x22, X22, 8, 192)
RELLUME_NAMED_REG(x23, X23, 8, 200)
RELLUME_NAMED_REG(x24, X24, 8, 208)
RELLUME_NAMED_REG(x25, X25, 8, 216)
RELLUME_NAMED_REG(x26, X26, 8, 224)
RELLUME_NAMED_REG(x27, X27, 8, 232)
RELLUME_NAMED_REG(x28, X28, 8, 240)
RELLUME_NAMED_REG(x29, X29, 8, 248)
RELLUME_NAMED_REG(x30, X30, 8, 256)
RELLUME_NAMED_REG(sp, SP, 8, 264)
RELLUME_NAMED_REG(tpidr_el0, TPIDR_EL0, 8, 272)
RELLUME_NAMED_REG(v0, V0, 16, 288)
RELLUME_NAMED_REG(v1, V1, 16, 304)
RELLUME_NAMED_REG(v2, V2, 16, 320)
RELLUME_NAMED_REG(v3, V3, 16, 336)
RELLUME_NAMED_REG(v4, V4, 16, 352)
RELLUME_NAMED_REG(v5, V5, 16, 368)
RELLUME_NAMED_REG(v6, V6, 16, 384)
RELLUME_NAMED_REG(v7, V7, 16, 400)
RELLUME_NAMED_REG(v8, V8, 16, 416)
RELLUME_NAMED_REG(v9, V9, 16, 432)
RELLUME_NAMED_REG(v10, V10, 16, 448)
RELLUME_NAMED_REG(v11, V11, 16, 464)
RELLUME_NAMED_REG(v12, V12, 16, 480)
RELLUME_NAMED_REG(v13, V13, 16, 496)
RELLUME_NAMED_REG(v14, V14, 16, 512)
RELLUME_NAMED_REG(v15, V15, 16, 528)
RELLUME_NAMED_REG(v16, V16, 16, 544)
RELLUME_NAMED_REG(v17, V17, 16, 560)
RELLUME_NAMED_REG(v18, V18, 16, 576)
RELLUME_NAMED_REG(v19, V19, 16, 592)
RELLUME_NAMED_REG(v20, V20, 16, 608)
RELLUME_NAMED_REG(v21, V21, 16, 624)
RELLUME_NAMED_REG(v22, V22, 16, 640)
RELLUME_NAMED_REG(v23, V23, 16, 656)
RELLUME_NAMED_REG(v24, V24, 16, 672)
RELLUME_NAMED_REG(v25, V25, 16, 688)
RELLUME_NAMED_REG(v26, V26, 16, 704)
RELLUME_NAMED_REG(v27, V27, 16, 720)
RELLUME_NAMED_REG(v28, V28, 16, 736)
RELLUME_NAMED_REG(v29, V29, 16, 752)
RELLUME_NAMED_REG(v30, V30, 16, 768)
RELLUME_NAMED_REG(v31, V31, 16, 784)
#endif
