
STMProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b08  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08005c18  08005c18  00015c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d04  08005d04  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08005d04  08005d04  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d04  08005d04  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d04  08005d04  00015d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d08  08005d08  00015d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005d0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b94  20000060  08005d6c  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bf4  08005d6c  00021bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014c25  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e69  00000000  00000000  00034cf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e8  00000000  00000000  00037b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ec5  00000000  00000000  00038e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000029d0  00000000  00000000  00039d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013d8a  00000000  00000000  0003c6dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009387b  00000000  00000000  00050467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000054b8  00000000  00000000  000e3ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000e919c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c00 	.word	0x08005c00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08005c00 	.word	0x08005c00

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 fb9a 	bl	800088c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f82a 	bl	80001b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f946 	bl	80003ec <MX_GPIO_Init>
  MX_TIM3_Init();
 8000160:	f000 f8c0 	bl	80002e4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000164:	f000 f918 	bl	8000398 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000168:	f000 f868 	bl	800023c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800016c:	f002 fbbe 	bl	80028ec <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 8000170:	4a09      	ldr	r2, [pc, #36]	; (8000198 <main+0x48>)
 8000172:	2100      	movs	r1, #0
 8000174:	4809      	ldr	r0, [pc, #36]	; (800019c <main+0x4c>)
 8000176:	f002 fc1f 	bl	80029b8 <osThreadNew>
 800017a:	4603      	mov	r3, r0
 800017c:	4a08      	ldr	r2, [pc, #32]	; (80001a0 <main+0x50>)
 800017e:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 8000180:	4a08      	ldr	r2, [pc, #32]	; (80001a4 <main+0x54>)
 8000182:	2100      	movs	r1, #0
 8000184:	4808      	ldr	r0, [pc, #32]	; (80001a8 <main+0x58>)
 8000186:	f002 fc17 	bl	80029b8 <osThreadNew>
 800018a:	4603      	mov	r3, r0
 800018c:	4a07      	ldr	r2, [pc, #28]	; (80001ac <main+0x5c>)
 800018e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000190:	f002 fbde 	bl	8002950 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000194:	e7fe      	b.n	8000194 <main+0x44>
 8000196:	bf00      	nop
 8000198:	08005c5c 	.word	0x08005c5c
 800019c:	080004ad 	.word	0x080004ad
 80001a0:	20000154 	.word	0x20000154
 80001a4:	08005c80 	.word	0x08005c80
 80001a8:	08000515 	.word	0x08000515
 80001ac:	20000158 	.word	0x20000158

080001b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b090      	sub	sp, #64	; 0x40
 80001b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b6:	f107 0318 	add.w	r3, r7, #24
 80001ba:	2228      	movs	r2, #40	; 0x28
 80001bc:	2100      	movs	r1, #0
 80001be:	4618      	mov	r0, r3
 80001c0:	f005 f88c 	bl	80052dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]
 80001d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001d2:	2301      	movs	r3, #1
 80001d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e0:	2301      	movs	r3, #1
 80001e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e4:	2302      	movs	r3, #2
 80001e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f4:	f107 0318 	add.w	r3, r7, #24
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 fe6d 	bl	8000ed8 <HAL_RCC_OscConfig>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	d001      	beq.n	8000208 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000204:	f000 f9a8 	bl	8000558 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000208:	230f      	movs	r3, #15
 800020a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800020c:	2302      	movs	r3, #2
 800020e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000210:	2300      	movs	r3, #0
 8000212:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000218:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800021a:	2300      	movs	r3, #0
 800021c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	2102      	movs	r1, #2
 8000222:	4618      	mov	r0, r3
 8000224:	f001 f8da 	bl	80013dc <HAL_RCC_ClockConfig>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d001      	beq.n	8000232 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800022e:	f000 f993 	bl	8000558 <Error_Handler>
  }
}
 8000232:	bf00      	nop
 8000234:	3740      	adds	r7, #64	; 0x40
 8000236:	46bd      	mov	sp, r7
 8000238:	bd80      	pop	{r7, pc}
	...

0800023c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b08c      	sub	sp, #48	; 0x30
 8000240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000242:	f107 030c 	add.w	r3, r7, #12
 8000246:	2224      	movs	r2, #36	; 0x24
 8000248:	2100      	movs	r1, #0
 800024a:	4618      	mov	r0, r3
 800024c:	f005 f846 	bl	80052dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	2200      	movs	r2, #0
 8000254:	601a      	str	r2, [r3, #0]
 8000256:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000258:	4b21      	ldr	r3, [pc, #132]	; (80002e0 <MX_TIM2_Init+0xa4>)
 800025a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800025e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000260:	4b1f      	ldr	r3, [pc, #124]	; (80002e0 <MX_TIM2_Init+0xa4>)
 8000262:	2200      	movs	r2, #0
 8000264:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000266:	4b1e      	ldr	r3, [pc, #120]	; (80002e0 <MX_TIM2_Init+0xa4>)
 8000268:	2200      	movs	r2, #0
 800026a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800026c:	4b1c      	ldr	r3, [pc, #112]	; (80002e0 <MX_TIM2_Init+0xa4>)
 800026e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000272:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000274:	4b1a      	ldr	r3, [pc, #104]	; (80002e0 <MX_TIM2_Init+0xa4>)
 8000276:	2200      	movs	r2, #0
 8000278:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800027a:	4b19      	ldr	r3, [pc, #100]	; (80002e0 <MX_TIM2_Init+0xa4>)
 800027c:	2280      	movs	r2, #128	; 0x80
 800027e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000280:	2303      	movs	r3, #3
 8000282:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000284:	2300      	movs	r3, #0
 8000286:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000288:	2301      	movs	r3, #1
 800028a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000290:	230a      	movs	r3, #10
 8000292:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000294:	2300      	movs	r3, #0
 8000296:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000298:	2301      	movs	r3, #1
 800029a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800029c:	2300      	movs	r3, #0
 800029e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80002a0:	2300      	movs	r3, #0
 80002a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80002a4:	f107 030c 	add.w	r3, r7, #12
 80002a8:	4619      	mov	r1, r3
 80002aa:	480d      	ldr	r0, [pc, #52]	; (80002e0 <MX_TIM2_Init+0xa4>)
 80002ac:	f001 fb16 	bl	80018dc <HAL_TIM_Encoder_Init>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80002b6:	f000 f94f 	bl	8000558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002ba:	2300      	movs	r3, #0
 80002bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002be:	2300      	movs	r3, #0
 80002c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	4619      	mov	r1, r3
 80002c6:	4806      	ldr	r0, [pc, #24]	; (80002e0 <MX_TIM2_Init+0xa4>)
 80002c8:	f002 f83e 	bl	8002348 <HAL_TIMEx_MasterConfigSynchronization>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80002d2:	f000 f941 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80002d6:	bf00      	nop
 80002d8:	3730      	adds	r7, #48	; 0x30
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	2000007c 	.word	0x2000007c

080002e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b08a      	sub	sp, #40	; 0x28
 80002e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002ea:	f107 0320 	add.w	r3, r7, #32
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]
 8000300:	611a      	str	r2, [r3, #16]
 8000302:	615a      	str	r2, [r3, #20]
 8000304:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000306:	4b22      	ldr	r3, [pc, #136]	; (8000390 <MX_TIM3_Init+0xac>)
 8000308:	4a22      	ldr	r2, [pc, #136]	; (8000394 <MX_TIM3_Init+0xb0>)
 800030a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800030c:	4b20      	ldr	r3, [pc, #128]	; (8000390 <MX_TIM3_Init+0xac>)
 800030e:	2200      	movs	r2, #0
 8000310:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000312:	4b1f      	ldr	r3, [pc, #124]	; (8000390 <MX_TIM3_Init+0xac>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000318:	4b1d      	ldr	r3, [pc, #116]	; (8000390 <MX_TIM3_Init+0xac>)
 800031a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800031e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000320:	4b1b      	ldr	r3, [pc, #108]	; (8000390 <MX_TIM3_Init+0xac>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000326:	4b1a      	ldr	r3, [pc, #104]	; (8000390 <MX_TIM3_Init+0xac>)
 8000328:	2280      	movs	r2, #128	; 0x80
 800032a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800032c:	4818      	ldr	r0, [pc, #96]	; (8000390 <MX_TIM3_Init+0xac>)
 800032e:	f001 f9e3 	bl	80016f8 <HAL_TIM_PWM_Init>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000338:	f000 f90e 	bl	8000558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800033c:	2300      	movs	r3, #0
 800033e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000340:	2300      	movs	r3, #0
 8000342:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000344:	f107 0320 	add.w	r3, r7, #32
 8000348:	4619      	mov	r1, r3
 800034a:	4811      	ldr	r0, [pc, #68]	; (8000390 <MX_TIM3_Init+0xac>)
 800034c:	f001 fffc 	bl	8002348 <HAL_TIMEx_MasterConfigSynchronization>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000356:	f000 f8ff 	bl	8000558 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800035a:	2360      	movs	r3, #96	; 0x60
 800035c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800035e:	2300      	movs	r3, #0
 8000360:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000362:	2300      	movs	r3, #0
 8000364:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2200      	movs	r2, #0
 800036e:	4619      	mov	r1, r3
 8000370:	4807      	ldr	r0, [pc, #28]	; (8000390 <MX_TIM3_Init+0xac>)
 8000372:	f001 fceb 	bl	8001d4c <HAL_TIM_PWM_ConfigChannel>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800037c:	f000 f8ec 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000380:	4803      	ldr	r0, [pc, #12]	; (8000390 <MX_TIM3_Init+0xac>)
 8000382:	f000 f979 	bl	8000678 <HAL_TIM_MspPostInit>

}
 8000386:	bf00      	nop
 8000388:	3728      	adds	r7, #40	; 0x28
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	200000c4 	.word	0x200000c4
 8000394:	40000400 	.word	0x40000400

08000398 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 800039e:	4a12      	ldr	r2, [pc, #72]	; (80003e8 <MX_USART2_UART_Init+0x50>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ce:	4805      	ldr	r0, [pc, #20]	; (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003d0:	f002 f82a 	bl	8002428 <HAL_UART_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003da:	f000 f8bd 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	2000010c 	.word	0x2000010c
 80003e8:	40004400 	.word	0x40004400

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b088      	sub	sp, #32
 80003f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	f107 0310 	add.w	r3, r7, #16
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]
 80003fc:	609a      	str	r2, [r3, #8]
 80003fe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000400:	4b27      	ldr	r3, [pc, #156]	; (80004a0 <MX_GPIO_Init+0xb4>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	4a26      	ldr	r2, [pc, #152]	; (80004a0 <MX_GPIO_Init+0xb4>)
 8000406:	f043 0310 	orr.w	r3, r3, #16
 800040a:	6193      	str	r3, [r2, #24]
 800040c:	4b24      	ldr	r3, [pc, #144]	; (80004a0 <MX_GPIO_Init+0xb4>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0310 	and.w	r3, r3, #16
 8000414:	60fb      	str	r3, [r7, #12]
 8000416:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000418:	4b21      	ldr	r3, [pc, #132]	; (80004a0 <MX_GPIO_Init+0xb4>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	4a20      	ldr	r2, [pc, #128]	; (80004a0 <MX_GPIO_Init+0xb4>)
 800041e:	f043 0320 	orr.w	r3, r3, #32
 8000422:	6193      	str	r3, [r2, #24]
 8000424:	4b1e      	ldr	r3, [pc, #120]	; (80004a0 <MX_GPIO_Init+0xb4>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	f003 0320 	and.w	r3, r3, #32
 800042c:	60bb      	str	r3, [r7, #8]
 800042e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000430:	4b1b      	ldr	r3, [pc, #108]	; (80004a0 <MX_GPIO_Init+0xb4>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	4a1a      	ldr	r2, [pc, #104]	; (80004a0 <MX_GPIO_Init+0xb4>)
 8000436:	f043 0304 	orr.w	r3, r3, #4
 800043a:	6193      	str	r3, [r2, #24]
 800043c:	4b18      	ldr	r3, [pc, #96]	; (80004a0 <MX_GPIO_Init+0xb4>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	f003 0304 	and.w	r3, r3, #4
 8000444:	607b      	str	r3, [r7, #4]
 8000446:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800044e:	4815      	ldr	r0, [pc, #84]	; (80004a4 <MX_GPIO_Init+0xb8>)
 8000450:	f000 fd10 	bl	8000e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	2120      	movs	r1, #32
 8000458:	4813      	ldr	r0, [pc, #76]	; (80004a8 <MX_GPIO_Init+0xbc>)
 800045a:	f000 fd0b 	bl	8000e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800045e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000462:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000464:	2301      	movs	r3, #1
 8000466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046c:	2302      	movs	r3, #2
 800046e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000470:	f107 0310 	add.w	r3, r7, #16
 8000474:	4619      	mov	r1, r3
 8000476:	480b      	ldr	r0, [pc, #44]	; (80004a4 <MX_GPIO_Init+0xb8>)
 8000478:	f000 fb78 	bl	8000b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800047c:	2320      	movs	r3, #32
 800047e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000480:	2301      	movs	r3, #1
 8000482:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000484:	2300      	movs	r3, #0
 8000486:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000488:	2302      	movs	r3, #2
 800048a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800048c:	f107 0310 	add.w	r3, r7, #16
 8000490:	4619      	mov	r1, r3
 8000492:	4805      	ldr	r0, [pc, #20]	; (80004a8 <MX_GPIO_Init+0xbc>)
 8000494:	f000 fb6a 	bl	8000b6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000498:	bf00      	nop
 800049a:	3720      	adds	r7, #32
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	40021000 	.word	0x40021000
 80004a4:	40011000 	.word	0x40011000
 80004a8:	40010800 	.word	0x40010800

080004ac <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b090      	sub	sp, #64	; 0x40
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80004b4:	213c      	movs	r1, #60	; 0x3c
 80004b6:	4813      	ldr	r0, [pc, #76]	; (8000504 <StartBlink01+0x58>)
 80004b8:	f001 fab2 	bl	8001a20 <HAL_TIM_Encoder_Start>
	uint8_t message[50] = {'\0'};
 80004bc:	2300      	movs	r3, #0
 80004be:	60fb      	str	r3, [r7, #12]
 80004c0:	f107 0310 	add.w	r3, r7, #16
 80004c4:	222e      	movs	r2, #46	; 0x2e
 80004c6:	2100      	movs	r1, #0
 80004c8:	4618      	mov	r0, r3
 80004ca:	f004 ff07 	bl	80052dc <memset>
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80004ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d2:	480d      	ldr	r0, [pc, #52]	; (8000508 <StartBlink01+0x5c>)
 80004d4:	f000 fce6 	bl	8000ea4 <HAL_GPIO_TogglePin>
    sprintf(message, "Encoder Ticks = %d\n\r", ((TIM2->CNT)>>2));
 80004d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80004dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004de:	089a      	lsrs	r2, r3, #2
 80004e0:	f107 030c 	add.w	r3, r7, #12
 80004e4:	4909      	ldr	r1, [pc, #36]	; (800050c <StartBlink01+0x60>)
 80004e6:	4618      	mov	r0, r3
 80004e8:	f004 fed8 	bl	800529c <siprintf>
	HAL_UART_Transmit(&huart2, message, sizeof(message), 100);
 80004ec:	f107 010c 	add.w	r1, r7, #12
 80004f0:	2364      	movs	r3, #100	; 0x64
 80004f2:	2232      	movs	r2, #50	; 0x32
 80004f4:	4806      	ldr	r0, [pc, #24]	; (8000510 <StartBlink01+0x64>)
 80004f6:	f001 ffe7 	bl	80024c8 <HAL_UART_Transmit>
    osDelay(10);
 80004fa:	200a      	movs	r0, #10
 80004fc:	f002 fb06 	bl	8002b0c <osDelay>
  {
 8000500:	e7e5      	b.n	80004ce <StartBlink01+0x22>
 8000502:	bf00      	nop
 8000504:	2000007c 	.word	0x2000007c
 8000508:	40011000 	.word	0x40011000
 800050c:	08005c2c 	.word	0x08005c2c
 8000510:	2000010c 	.word	0x2000010c

08000514 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800051c:	2100      	movs	r1, #0
 800051e:	480b      	ldr	r0, [pc, #44]	; (800054c <StartMotorTask+0x38>)
 8000520:	f001 f93a 	bl	8001798 <HAL_TIM_PWM_Start>
  int32_t dutyCycle = 1000;
 8000524:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000528:	617b      	str	r3, [r7, #20]
  uint8_t buffer[4];
  int32_t buff_num = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800052e:	2120      	movs	r1, #32
 8000530:	4807      	ldr	r0, [pc, #28]	; (8000550 <StartMotorTask+0x3c>)
 8000532:	f000 fcb7 	bl	8000ea4 <HAL_GPIO_TogglePin>
//			  dutyCycle = buff_num;
//
//	  TIM3->CCR1 = dutyCycle;
//      osDelay(100);

	  HAL_UART_Receive(&huart2, buffer, sizeof(buffer), 100);
 8000536:	f107 010c 	add.w	r1, r7, #12
 800053a:	2364      	movs	r3, #100	; 0x64
 800053c:	2204      	movs	r2, #4
 800053e:	4805      	ldr	r0, [pc, #20]	; (8000554 <StartMotorTask+0x40>)
 8000540:	f002 f845 	bl	80025ce <HAL_UART_Receive>
	  buff_num = sizeof(buffer);
 8000544:	2304      	movs	r3, #4
 8000546:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000548:	e7f1      	b.n	800052e <StartMotorTask+0x1a>
 800054a:	bf00      	nop
 800054c:	200000c4 	.word	0x200000c4
 8000550:	40010800 	.word	0x40010800
 8000554:	2000010c 	.word	0x2000010c

08000558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800055c:	b672      	cpsid	i
}
 800055e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000560:	e7fe      	b.n	8000560 <Error_Handler+0x8>
	...

08000564 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800056a:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <HAL_MspInit+0x4c>)
 800056c:	699b      	ldr	r3, [r3, #24]
 800056e:	4a10      	ldr	r2, [pc, #64]	; (80005b0 <HAL_MspInit+0x4c>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6193      	str	r3, [r2, #24]
 8000576:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_MspInit+0x4c>)
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	f003 0301 	and.w	r3, r3, #1
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_MspInit+0x4c>)
 8000584:	69db      	ldr	r3, [r3, #28]
 8000586:	4a0a      	ldr	r2, [pc, #40]	; (80005b0 <HAL_MspInit+0x4c>)
 8000588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800058c:	61d3      	str	r3, [r2, #28]
 800058e:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <HAL_MspInit+0x4c>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000596:	603b      	str	r3, [r7, #0]
 8000598:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	210f      	movs	r1, #15
 800059e:	f06f 0001 	mvn.w	r0, #1
 80005a2:	f000 faac 	bl	8000afe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005a6:	bf00      	nop
 80005a8:	3708      	adds	r7, #8
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40021000 	.word	0x40021000

080005b4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b088      	sub	sp, #32
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005bc:	f107 0310 	add.w	r3, r7, #16
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005d2:	d12b      	bne.n	800062c <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005d4:	4b17      	ldr	r3, [pc, #92]	; (8000634 <HAL_TIM_Encoder_MspInit+0x80>)
 80005d6:	69db      	ldr	r3, [r3, #28]
 80005d8:	4a16      	ldr	r2, [pc, #88]	; (8000634 <HAL_TIM_Encoder_MspInit+0x80>)
 80005da:	f043 0301 	orr.w	r3, r3, #1
 80005de:	61d3      	str	r3, [r2, #28]
 80005e0:	4b14      	ldr	r3, [pc, #80]	; (8000634 <HAL_TIM_Encoder_MspInit+0x80>)
 80005e2:	69db      	ldr	r3, [r3, #28]
 80005e4:	f003 0301 	and.w	r3, r3, #1
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ec:	4b11      	ldr	r3, [pc, #68]	; (8000634 <HAL_TIM_Encoder_MspInit+0x80>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	4a10      	ldr	r2, [pc, #64]	; (8000634 <HAL_TIM_Encoder_MspInit+0x80>)
 80005f2:	f043 0304 	orr.w	r3, r3, #4
 80005f6:	6193      	str	r3, [r2, #24]
 80005f8:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <HAL_TIM_Encoder_MspInit+0x80>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	f003 0304 	and.w	r3, r3, #4
 8000600:	60bb      	str	r3, [r7, #8]
 8000602:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000604:	2303      	movs	r3, #3
 8000606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4808      	ldr	r0, [pc, #32]	; (8000638 <HAL_TIM_Encoder_MspInit+0x84>)
 8000618:	f000 faa8 	bl	8000b6c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800061c:	2200      	movs	r2, #0
 800061e:	2105      	movs	r1, #5
 8000620:	201c      	movs	r0, #28
 8000622:	f000 fa6c 	bl	8000afe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000626:	201c      	movs	r0, #28
 8000628:	f000 fa85 	bl	8000b36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800062c:	bf00      	nop
 800062e:	3720      	adds	r7, #32
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40021000 	.word	0x40021000
 8000638:	40010800 	.word	0x40010800

0800063c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a09      	ldr	r2, [pc, #36]	; (8000670 <HAL_TIM_PWM_MspInit+0x34>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d10b      	bne.n	8000666 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <HAL_TIM_PWM_MspInit+0x38>)
 8000650:	69db      	ldr	r3, [r3, #28]
 8000652:	4a08      	ldr	r2, [pc, #32]	; (8000674 <HAL_TIM_PWM_MspInit+0x38>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	61d3      	str	r3, [r2, #28]
 800065a:	4b06      	ldr	r3, [pc, #24]	; (8000674 <HAL_TIM_PWM_MspInit+0x38>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000666:	bf00      	nop
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	40000400 	.word	0x40000400
 8000674:	40021000 	.word	0x40021000

08000678 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000680:	f107 0310 	add.w	r3, r7, #16
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a0f      	ldr	r2, [pc, #60]	; (80006d0 <HAL_TIM_MspPostInit+0x58>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d117      	bne.n	80006c8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000698:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <HAL_TIM_MspPostInit+0x5c>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	4a0d      	ldr	r2, [pc, #52]	; (80006d4 <HAL_TIM_MspPostInit+0x5c>)
 800069e:	f043 0304 	orr.w	r3, r3, #4
 80006a2:	6193      	str	r3, [r2, #24]
 80006a4:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <HAL_TIM_MspPostInit+0x5c>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	f003 0304 	and.w	r3, r3, #4
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80006b0:	2340      	movs	r3, #64	; 0x40
 80006b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b4:	2302      	movs	r3, #2
 80006b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b8:	2302      	movs	r3, #2
 80006ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006bc:	f107 0310 	add.w	r3, r7, #16
 80006c0:	4619      	mov	r1, r3
 80006c2:	4805      	ldr	r0, [pc, #20]	; (80006d8 <HAL_TIM_MspPostInit+0x60>)
 80006c4:	f000 fa52 	bl	8000b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80006c8:	bf00      	nop
 80006ca:	3720      	adds	r7, #32
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40000400 	.word	0x40000400
 80006d4:	40021000 	.word	0x40021000
 80006d8:	40010800 	.word	0x40010800

080006dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e4:	f107 0310 	add.w	r3, r7, #16
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a1b      	ldr	r2, [pc, #108]	; (8000764 <HAL_UART_MspInit+0x88>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d12f      	bne.n	800075c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006fc:	4b1a      	ldr	r3, [pc, #104]	; (8000768 <HAL_UART_MspInit+0x8c>)
 80006fe:	69db      	ldr	r3, [r3, #28]
 8000700:	4a19      	ldr	r2, [pc, #100]	; (8000768 <HAL_UART_MspInit+0x8c>)
 8000702:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000706:	61d3      	str	r3, [r2, #28]
 8000708:	4b17      	ldr	r3, [pc, #92]	; (8000768 <HAL_UART_MspInit+0x8c>)
 800070a:	69db      	ldr	r3, [r3, #28]
 800070c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000714:	4b14      	ldr	r3, [pc, #80]	; (8000768 <HAL_UART_MspInit+0x8c>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a13      	ldr	r2, [pc, #76]	; (8000768 <HAL_UART_MspInit+0x8c>)
 800071a:	f043 0304 	orr.w	r3, r3, #4
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	4b11      	ldr	r3, [pc, #68]	; (8000768 <HAL_UART_MspInit+0x8c>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f003 0304 	and.w	r3, r3, #4
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800072c:	2304      	movs	r3, #4
 800072e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000730:	2302      	movs	r3, #2
 8000732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000734:	2303      	movs	r3, #3
 8000736:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	4619      	mov	r1, r3
 800073e:	480b      	ldr	r0, [pc, #44]	; (800076c <HAL_UART_MspInit+0x90>)
 8000740:	f000 fa14 	bl	8000b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000744:	2308      	movs	r3, #8
 8000746:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	f107 0310 	add.w	r3, r7, #16
 8000754:	4619      	mov	r1, r3
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <HAL_UART_MspInit+0x90>)
 8000758:	f000 fa08 	bl	8000b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800075c:	bf00      	nop
 800075e:	3720      	adds	r7, #32
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40004400 	.word	0x40004400
 8000768:	40021000 	.word	0x40021000
 800076c:	40010800 	.word	0x40010800

08000770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <NMI_Handler+0x4>

08000776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077a:	e7fe      	b.n	800077a <HardFault_Handler+0x4>

0800077c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <MemManage_Handler+0x4>

08000782 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <BusFault_Handler+0x4>

08000788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <UsageFault_Handler+0x4>

0800078e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr

0800079a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800079e:	f000 f8bb 	bl	8000918 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80007a2:	f003 fdbf 	bl	8004324 <xTaskGetSchedulerState>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d001      	beq.n	80007b0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80007ac:	f004 fb1c 	bl	8004de8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80007b8:	4802      	ldr	r0, [pc, #8]	; (80007c4 <TIM2_IRQHandler+0x10>)
 80007ba:	f001 f9bf 	bl	8001b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	2000007c 	.word	0x2000007c

080007c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007d0:	4a14      	ldr	r2, [pc, #80]	; (8000824 <_sbrk+0x5c>)
 80007d2:	4b15      	ldr	r3, [pc, #84]	; (8000828 <_sbrk+0x60>)
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007dc:	4b13      	ldr	r3, [pc, #76]	; (800082c <_sbrk+0x64>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d102      	bne.n	80007ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <_sbrk+0x64>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	; (8000830 <_sbrk+0x68>)
 80007e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <_sbrk+0x64>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d207      	bcs.n	8000808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f8:	f004 fd78 	bl	80052ec <__errno>
 80007fc:	4603      	mov	r3, r0
 80007fe:	220c      	movs	r2, #12
 8000800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000802:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000806:	e009      	b.n	800081c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800080e:	4b07      	ldr	r3, [pc, #28]	; (800082c <_sbrk+0x64>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	4a05      	ldr	r2, [pc, #20]	; (800082c <_sbrk+0x64>)
 8000818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800081a:	68fb      	ldr	r3, [r7, #12]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20005000 	.word	0x20005000
 8000828:	00000400 	.word	0x00000400
 800082c:	2000015c 	.word	0x2000015c
 8000830:	20001bf8 	.word	0x20001bf8

08000834 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr

08000840 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000840:	f7ff fff8 	bl	8000834 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000844:	480b      	ldr	r0, [pc, #44]	; (8000874 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000846:	490c      	ldr	r1, [pc, #48]	; (8000878 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000848:	4a0c      	ldr	r2, [pc, #48]	; (800087c <LoopFillZerobss+0x16>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800084c:	e002      	b.n	8000854 <LoopCopyDataInit>

0800084e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800084e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000850:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000852:	3304      	adds	r3, #4

08000854 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000854:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000856:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000858:	d3f9      	bcc.n	800084e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800085a:	4a09      	ldr	r2, [pc, #36]	; (8000880 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800085c:	4c09      	ldr	r4, [pc, #36]	; (8000884 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800085e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000860:	e001      	b.n	8000866 <LoopFillZerobss>

08000862 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000862:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000864:	3204      	adds	r2, #4

08000866 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000866:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000868:	d3fb      	bcc.n	8000862 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800086a:	f004 fd45 	bl	80052f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800086e:	f7ff fc6f 	bl	8000150 <main>
  bx lr
 8000872:	4770      	bx	lr
  ldr r0, =_sdata
 8000874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000878:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800087c:	08005d0c 	.word	0x08005d0c
  ldr r2, =_sbss
 8000880:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000884:	20001bf4 	.word	0x20001bf4

08000888 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000888:	e7fe      	b.n	8000888 <ADC1_2_IRQHandler>
	...

0800088c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000890:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <HAL_Init+0x28>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a07      	ldr	r2, [pc, #28]	; (80008b4 <HAL_Init+0x28>)
 8000896:	f043 0310 	orr.w	r3, r3, #16
 800089a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800089c:	2003      	movs	r0, #3
 800089e:	f000 f923 	bl	8000ae8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008a2:	200f      	movs	r0, #15
 80008a4:	f000 f808 	bl	80008b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008a8:	f7ff fe5c 	bl	8000564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40022000 	.word	0x40022000

080008b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008c0:	4b12      	ldr	r3, [pc, #72]	; (800090c <HAL_InitTick+0x54>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <HAL_InitTick+0x58>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	4619      	mov	r1, r3
 80008ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80008d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f93b 	bl	8000b52 <HAL_SYSTICK_Config>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008e2:	2301      	movs	r3, #1
 80008e4:	e00e      	b.n	8000904 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b0f      	cmp	r3, #15
 80008ea:	d80a      	bhi.n	8000902 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ec:	2200      	movs	r2, #0
 80008ee:	6879      	ldr	r1, [r7, #4]
 80008f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008f4:	f000 f903 	bl	8000afe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f8:	4a06      	ldr	r2, [pc, #24]	; (8000914 <HAL_InitTick+0x5c>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008fe:	2300      	movs	r3, #0
 8000900:	e000      	b.n	8000904 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000902:	2301      	movs	r3, #1
}
 8000904:	4618      	mov	r0, r3
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000000 	.word	0x20000000
 8000910:	20000008 	.word	0x20000008
 8000914:	20000004 	.word	0x20000004

08000918 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800091c:	4b05      	ldr	r3, [pc, #20]	; (8000934 <HAL_IncTick+0x1c>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	461a      	mov	r2, r3
 8000922:	4b05      	ldr	r3, [pc, #20]	; (8000938 <HAL_IncTick+0x20>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4413      	add	r3, r2
 8000928:	4a03      	ldr	r2, [pc, #12]	; (8000938 <HAL_IncTick+0x20>)
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	bc80      	pop	{r7}
 8000932:	4770      	bx	lr
 8000934:	20000008 	.word	0x20000008
 8000938:	20000160 	.word	0x20000160

0800093c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  return uwTick;
 8000940:	4b02      	ldr	r3, [pc, #8]	; (800094c <HAL_GetTick+0x10>)
 8000942:	681b      	ldr	r3, [r3, #0]
}
 8000944:	4618      	mov	r0, r3
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr
 800094c:	20000160 	.word	0x20000160

08000950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f003 0307 	and.w	r3, r3, #7
 800095e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000960:	4b0c      	ldr	r3, [pc, #48]	; (8000994 <__NVIC_SetPriorityGrouping+0x44>)
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000966:	68ba      	ldr	r2, [r7, #8]
 8000968:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800096c:	4013      	ands	r3, r2
 800096e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800097c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000982:	4a04      	ldr	r2, [pc, #16]	; (8000994 <__NVIC_SetPriorityGrouping+0x44>)
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	60d3      	str	r3, [r2, #12]
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800099c:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <__NVIC_GetPriorityGrouping+0x18>)
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	0a1b      	lsrs	r3, r3, #8
 80009a2:	f003 0307 	and.w	r3, r3, #7
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	e000ed00 	.word	0xe000ed00

080009b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	db0b      	blt.n	80009de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	f003 021f 	and.w	r2, r3, #31
 80009cc:	4906      	ldr	r1, [pc, #24]	; (80009e8 <__NVIC_EnableIRQ+0x34>)
 80009ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d2:	095b      	lsrs	r3, r3, #5
 80009d4:	2001      	movs	r0, #1
 80009d6:	fa00 f202 	lsl.w	r2, r0, r2
 80009da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009de:	bf00      	nop
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr
 80009e8:	e000e100 	.word	0xe000e100

080009ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	6039      	str	r1, [r7, #0]
 80009f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	db0a      	blt.n	8000a16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	490c      	ldr	r1, [pc, #48]	; (8000a38 <__NVIC_SetPriority+0x4c>)
 8000a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0a:	0112      	lsls	r2, r2, #4
 8000a0c:	b2d2      	uxtb	r2, r2
 8000a0e:	440b      	add	r3, r1
 8000a10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a14:	e00a      	b.n	8000a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	b2da      	uxtb	r2, r3
 8000a1a:	4908      	ldr	r1, [pc, #32]	; (8000a3c <__NVIC_SetPriority+0x50>)
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	f003 030f 	and.w	r3, r3, #15
 8000a22:	3b04      	subs	r3, #4
 8000a24:	0112      	lsls	r2, r2, #4
 8000a26:	b2d2      	uxtb	r2, r2
 8000a28:	440b      	add	r3, r1
 8000a2a:	761a      	strb	r2, [r3, #24]
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	e000e100 	.word	0xe000e100
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b089      	sub	sp, #36	; 0x24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	f003 0307 	and.w	r3, r3, #7
 8000a52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a54:	69fb      	ldr	r3, [r7, #28]
 8000a56:	f1c3 0307 	rsb	r3, r3, #7
 8000a5a:	2b04      	cmp	r3, #4
 8000a5c:	bf28      	it	cs
 8000a5e:	2304      	movcs	r3, #4
 8000a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	3304      	adds	r3, #4
 8000a66:	2b06      	cmp	r3, #6
 8000a68:	d902      	bls.n	8000a70 <NVIC_EncodePriority+0x30>
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	3b03      	subs	r3, #3
 8000a6e:	e000      	b.n	8000a72 <NVIC_EncodePriority+0x32>
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	43da      	mvns	r2, r3
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	401a      	ands	r2, r3
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a92:	43d9      	mvns	r1, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a98:	4313      	orrs	r3, r2
         );
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3724      	adds	r7, #36	; 0x24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr

08000aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ab4:	d301      	bcc.n	8000aba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e00f      	b.n	8000ada <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aba:	4a0a      	ldr	r2, [pc, #40]	; (8000ae4 <SysTick_Config+0x40>)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ac2:	210f      	movs	r1, #15
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac8:	f7ff ff90 	bl	80009ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000acc:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <SysTick_Config+0x40>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <SysTick_Config+0x40>)
 8000ad4:	2207      	movs	r2, #7
 8000ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	e000e010 	.word	0xe000e010

08000ae8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f7ff ff2d 	bl	8000950 <__NVIC_SetPriorityGrouping>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b086      	sub	sp, #24
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	4603      	mov	r3, r0
 8000b06:	60b9      	str	r1, [r7, #8]
 8000b08:	607a      	str	r2, [r7, #4]
 8000b0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b10:	f7ff ff42 	bl	8000998 <__NVIC_GetPriorityGrouping>
 8000b14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	68b9      	ldr	r1, [r7, #8]
 8000b1a:	6978      	ldr	r0, [r7, #20]
 8000b1c:	f7ff ff90 	bl	8000a40 <NVIC_EncodePriority>
 8000b20:	4602      	mov	r2, r0
 8000b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b26:	4611      	mov	r1, r2
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ff5f 	bl	80009ec <__NVIC_SetPriority>
}
 8000b2e:	bf00      	nop
 8000b30:	3718      	adds	r7, #24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff35 	bl	80009b4 <__NVIC_EnableIRQ>
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b082      	sub	sp, #8
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f7ff ffa2 	bl	8000aa4 <SysTick_Config>
 8000b60:	4603      	mov	r3, r0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
	...

08000b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b08b      	sub	sp, #44	; 0x2c
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b76:	2300      	movs	r3, #0
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b7e:	e169      	b.n	8000e54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b80:	2201      	movs	r2, #1
 8000b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	69fa      	ldr	r2, [r7, #28]
 8000b90:	4013      	ands	r3, r2
 8000b92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b94:	69ba      	ldr	r2, [r7, #24]
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	f040 8158 	bne.w	8000e4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	4a9a      	ldr	r2, [pc, #616]	; (8000e0c <HAL_GPIO_Init+0x2a0>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d05e      	beq.n	8000c66 <HAL_GPIO_Init+0xfa>
 8000ba8:	4a98      	ldr	r2, [pc, #608]	; (8000e0c <HAL_GPIO_Init+0x2a0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d875      	bhi.n	8000c9a <HAL_GPIO_Init+0x12e>
 8000bae:	4a98      	ldr	r2, [pc, #608]	; (8000e10 <HAL_GPIO_Init+0x2a4>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d058      	beq.n	8000c66 <HAL_GPIO_Init+0xfa>
 8000bb4:	4a96      	ldr	r2, [pc, #600]	; (8000e10 <HAL_GPIO_Init+0x2a4>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d86f      	bhi.n	8000c9a <HAL_GPIO_Init+0x12e>
 8000bba:	4a96      	ldr	r2, [pc, #600]	; (8000e14 <HAL_GPIO_Init+0x2a8>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d052      	beq.n	8000c66 <HAL_GPIO_Init+0xfa>
 8000bc0:	4a94      	ldr	r2, [pc, #592]	; (8000e14 <HAL_GPIO_Init+0x2a8>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d869      	bhi.n	8000c9a <HAL_GPIO_Init+0x12e>
 8000bc6:	4a94      	ldr	r2, [pc, #592]	; (8000e18 <HAL_GPIO_Init+0x2ac>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d04c      	beq.n	8000c66 <HAL_GPIO_Init+0xfa>
 8000bcc:	4a92      	ldr	r2, [pc, #584]	; (8000e18 <HAL_GPIO_Init+0x2ac>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d863      	bhi.n	8000c9a <HAL_GPIO_Init+0x12e>
 8000bd2:	4a92      	ldr	r2, [pc, #584]	; (8000e1c <HAL_GPIO_Init+0x2b0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d046      	beq.n	8000c66 <HAL_GPIO_Init+0xfa>
 8000bd8:	4a90      	ldr	r2, [pc, #576]	; (8000e1c <HAL_GPIO_Init+0x2b0>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d85d      	bhi.n	8000c9a <HAL_GPIO_Init+0x12e>
 8000bde:	2b12      	cmp	r3, #18
 8000be0:	d82a      	bhi.n	8000c38 <HAL_GPIO_Init+0xcc>
 8000be2:	2b12      	cmp	r3, #18
 8000be4:	d859      	bhi.n	8000c9a <HAL_GPIO_Init+0x12e>
 8000be6:	a201      	add	r2, pc, #4	; (adr r2, 8000bec <HAL_GPIO_Init+0x80>)
 8000be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bec:	08000c67 	.word	0x08000c67
 8000bf0:	08000c41 	.word	0x08000c41
 8000bf4:	08000c53 	.word	0x08000c53
 8000bf8:	08000c95 	.word	0x08000c95
 8000bfc:	08000c9b 	.word	0x08000c9b
 8000c00:	08000c9b 	.word	0x08000c9b
 8000c04:	08000c9b 	.word	0x08000c9b
 8000c08:	08000c9b 	.word	0x08000c9b
 8000c0c:	08000c9b 	.word	0x08000c9b
 8000c10:	08000c9b 	.word	0x08000c9b
 8000c14:	08000c9b 	.word	0x08000c9b
 8000c18:	08000c9b 	.word	0x08000c9b
 8000c1c:	08000c9b 	.word	0x08000c9b
 8000c20:	08000c9b 	.word	0x08000c9b
 8000c24:	08000c9b 	.word	0x08000c9b
 8000c28:	08000c9b 	.word	0x08000c9b
 8000c2c:	08000c9b 	.word	0x08000c9b
 8000c30:	08000c49 	.word	0x08000c49
 8000c34:	08000c5d 	.word	0x08000c5d
 8000c38:	4a79      	ldr	r2, [pc, #484]	; (8000e20 <HAL_GPIO_Init+0x2b4>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d013      	beq.n	8000c66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c3e:	e02c      	b.n	8000c9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	623b      	str	r3, [r7, #32]
          break;
 8000c46:	e029      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	623b      	str	r3, [r7, #32]
          break;
 8000c50:	e024      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	3308      	adds	r3, #8
 8000c58:	623b      	str	r3, [r7, #32]
          break;
 8000c5a:	e01f      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	330c      	adds	r3, #12
 8000c62:	623b      	str	r3, [r7, #32]
          break;
 8000c64:	e01a      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	623b      	str	r3, [r7, #32]
          break;
 8000c72:	e013      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d105      	bne.n	8000c88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c7c:	2308      	movs	r3, #8
 8000c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	69fa      	ldr	r2, [r7, #28]
 8000c84:	611a      	str	r2, [r3, #16]
          break;
 8000c86:	e009      	b.n	8000c9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c88:	2308      	movs	r3, #8
 8000c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69fa      	ldr	r2, [r7, #28]
 8000c90:	615a      	str	r2, [r3, #20]
          break;
 8000c92:	e003      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c94:	2300      	movs	r3, #0
 8000c96:	623b      	str	r3, [r7, #32]
          break;
 8000c98:	e000      	b.n	8000c9c <HAL_GPIO_Init+0x130>
          break;
 8000c9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	2bff      	cmp	r3, #255	; 0xff
 8000ca0:	d801      	bhi.n	8000ca6 <HAL_GPIO_Init+0x13a>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	e001      	b.n	8000caa <HAL_GPIO_Init+0x13e>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	2bff      	cmp	r3, #255	; 0xff
 8000cb0:	d802      	bhi.n	8000cb8 <HAL_GPIO_Init+0x14c>
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	e002      	b.n	8000cbe <HAL_GPIO_Init+0x152>
 8000cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cba:	3b08      	subs	r3, #8
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	210f      	movs	r1, #15
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ccc:	43db      	mvns	r3, r3
 8000cce:	401a      	ands	r2, r3
 8000cd0:	6a39      	ldr	r1, [r7, #32]
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 80b1 	beq.w	8000e4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cec:	4b4d      	ldr	r3, [pc, #308]	; (8000e24 <HAL_GPIO_Init+0x2b8>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	4a4c      	ldr	r2, [pc, #304]	; (8000e24 <HAL_GPIO_Init+0x2b8>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	6193      	str	r3, [r2, #24]
 8000cf8:	4b4a      	ldr	r3, [pc, #296]	; (8000e24 <HAL_GPIO_Init+0x2b8>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d04:	4a48      	ldr	r2, [pc, #288]	; (8000e28 <HAL_GPIO_Init+0x2bc>)
 8000d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d08:	089b      	lsrs	r3, r3, #2
 8000d0a:	3302      	adds	r3, #2
 8000d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	220f      	movs	r2, #15
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	43db      	mvns	r3, r3
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	4013      	ands	r3, r2
 8000d26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a40      	ldr	r2, [pc, #256]	; (8000e2c <HAL_GPIO_Init+0x2c0>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d013      	beq.n	8000d58 <HAL_GPIO_Init+0x1ec>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a3f      	ldr	r2, [pc, #252]	; (8000e30 <HAL_GPIO_Init+0x2c4>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d00d      	beq.n	8000d54 <HAL_GPIO_Init+0x1e8>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a3e      	ldr	r2, [pc, #248]	; (8000e34 <HAL_GPIO_Init+0x2c8>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d007      	beq.n	8000d50 <HAL_GPIO_Init+0x1e4>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a3d      	ldr	r2, [pc, #244]	; (8000e38 <HAL_GPIO_Init+0x2cc>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d101      	bne.n	8000d4c <HAL_GPIO_Init+0x1e0>
 8000d48:	2303      	movs	r3, #3
 8000d4a:	e006      	b.n	8000d5a <HAL_GPIO_Init+0x1ee>
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	e004      	b.n	8000d5a <HAL_GPIO_Init+0x1ee>
 8000d50:	2302      	movs	r3, #2
 8000d52:	e002      	b.n	8000d5a <HAL_GPIO_Init+0x1ee>
 8000d54:	2301      	movs	r3, #1
 8000d56:	e000      	b.n	8000d5a <HAL_GPIO_Init+0x1ee>
 8000d58:	2300      	movs	r3, #0
 8000d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d5c:	f002 0203 	and.w	r2, r2, #3
 8000d60:	0092      	lsls	r2, r2, #2
 8000d62:	4093      	lsls	r3, r2
 8000d64:	68fa      	ldr	r2, [r7, #12]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d6a:	492f      	ldr	r1, [pc, #188]	; (8000e28 <HAL_GPIO_Init+0x2bc>)
 8000d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6e:	089b      	lsrs	r3, r3, #2
 8000d70:	3302      	adds	r3, #2
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d006      	beq.n	8000d92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d84:	4b2d      	ldr	r3, [pc, #180]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000d86:	689a      	ldr	r2, [r3, #8]
 8000d88:	492c      	ldr	r1, [pc, #176]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	608b      	str	r3, [r1, #8]
 8000d90:	e006      	b.n	8000da0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d92:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000d94:	689a      	ldr	r2, [r3, #8]
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	4928      	ldr	r1, [pc, #160]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d006      	beq.n	8000dba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dac:	4b23      	ldr	r3, [pc, #140]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	4922      	ldr	r1, [pc, #136]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000db2:	69bb      	ldr	r3, [r7, #24]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	60cb      	str	r3, [r1, #12]
 8000db8:	e006      	b.n	8000dc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000dba:	4b20      	ldr	r3, [pc, #128]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dbc:	68da      	ldr	r2, [r3, #12]
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	491e      	ldr	r1, [pc, #120]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d006      	beq.n	8000de2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000dd4:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dd6:	685a      	ldr	r2, [r3, #4]
 8000dd8:	4918      	ldr	r1, [pc, #96]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	604b      	str	r3, [r1, #4]
 8000de0:	e006      	b.n	8000df0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000de2:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	4914      	ldr	r1, [pc, #80]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dec:	4013      	ands	r3, r2
 8000dee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d021      	beq.n	8000e40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	490e      	ldr	r1, [pc, #56]	; (8000e3c <HAL_GPIO_Init+0x2d0>)
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	600b      	str	r3, [r1, #0]
 8000e08:	e021      	b.n	8000e4e <HAL_GPIO_Init+0x2e2>
 8000e0a:	bf00      	nop
 8000e0c:	10320000 	.word	0x10320000
 8000e10:	10310000 	.word	0x10310000
 8000e14:	10220000 	.word	0x10220000
 8000e18:	10210000 	.word	0x10210000
 8000e1c:	10120000 	.word	0x10120000
 8000e20:	10110000 	.word	0x10110000
 8000e24:	40021000 	.word	0x40021000
 8000e28:	40010000 	.word	0x40010000
 8000e2c:	40010800 	.word	0x40010800
 8000e30:	40010c00 	.word	0x40010c00
 8000e34:	40011000 	.word	0x40011000
 8000e38:	40011400 	.word	0x40011400
 8000e3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e40:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <HAL_GPIO_Init+0x304>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	69bb      	ldr	r3, [r7, #24]
 8000e46:	43db      	mvns	r3, r3
 8000e48:	4909      	ldr	r1, [pc, #36]	; (8000e70 <HAL_GPIO_Init+0x304>)
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	3301      	adds	r3, #1
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f47f ae8e 	bne.w	8000b80 <HAL_GPIO_Init+0x14>
  }
}
 8000e64:	bf00      	nop
 8000e66:	bf00      	nop
 8000e68:	372c      	adds	r7, #44	; 0x2c
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr
 8000e70:	40010400 	.word	0x40010400

08000e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	807b      	strh	r3, [r7, #2]
 8000e80:	4613      	mov	r3, r2
 8000e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e84:	787b      	ldrb	r3, [r7, #1]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d003      	beq.n	8000e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e8a:	887a      	ldrh	r2, [r7, #2]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e90:	e003      	b.n	8000e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e92:	887b      	ldrh	r3, [r7, #2]
 8000e94:	041a      	lsls	r2, r3, #16
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	611a      	str	r2, [r3, #16]
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000eb6:	887a      	ldrh	r2, [r7, #2]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	041a      	lsls	r2, r3, #16
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	43d9      	mvns	r1, r3
 8000ec2:	887b      	ldrh	r3, [r7, #2]
 8000ec4:	400b      	ands	r3, r1
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	611a      	str	r2, [r3, #16]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
	...

08000ed8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d101      	bne.n	8000eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e272      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f000 8087 	beq.w	8001006 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ef8:	4b92      	ldr	r3, [pc, #584]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 030c 	and.w	r3, r3, #12
 8000f00:	2b04      	cmp	r3, #4
 8000f02:	d00c      	beq.n	8000f1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f04:	4b8f      	ldr	r3, [pc, #572]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 030c 	and.w	r3, r3, #12
 8000f0c:	2b08      	cmp	r3, #8
 8000f0e:	d112      	bne.n	8000f36 <HAL_RCC_OscConfig+0x5e>
 8000f10:	4b8c      	ldr	r3, [pc, #560]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f1c:	d10b      	bne.n	8000f36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1e:	4b89      	ldr	r3, [pc, #548]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d06c      	beq.n	8001004 <HAL_RCC_OscConfig+0x12c>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d168      	bne.n	8001004 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e24c      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f3e:	d106      	bne.n	8000f4e <HAL_RCC_OscConfig+0x76>
 8000f40:	4b80      	ldr	r3, [pc, #512]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a7f      	ldr	r2, [pc, #508]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	e02e      	b.n	8000fac <HAL_RCC_OscConfig+0xd4>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d10c      	bne.n	8000f70 <HAL_RCC_OscConfig+0x98>
 8000f56:	4b7b      	ldr	r3, [pc, #492]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a7a      	ldr	r2, [pc, #488]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	4b78      	ldr	r3, [pc, #480]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a77      	ldr	r2, [pc, #476]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e01d      	b.n	8000fac <HAL_RCC_OscConfig+0xd4>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f78:	d10c      	bne.n	8000f94 <HAL_RCC_OscConfig+0xbc>
 8000f7a:	4b72      	ldr	r3, [pc, #456]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a71      	ldr	r2, [pc, #452]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4b6f      	ldr	r3, [pc, #444]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a6e      	ldr	r2, [pc, #440]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f90:	6013      	str	r3, [r2, #0]
 8000f92:	e00b      	b.n	8000fac <HAL_RCC_OscConfig+0xd4>
 8000f94:	4b6b      	ldr	r3, [pc, #428]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a6a      	ldr	r2, [pc, #424]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	4b68      	ldr	r3, [pc, #416]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a67      	ldr	r2, [pc, #412]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000faa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d013      	beq.n	8000fdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb4:	f7ff fcc2 	bl	800093c <HAL_GetTick>
 8000fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fba:	e008      	b.n	8000fce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fbc:	f7ff fcbe 	bl	800093c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b64      	cmp	r3, #100	; 0x64
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e200      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fce:	4b5d      	ldr	r3, [pc, #372]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d0f0      	beq.n	8000fbc <HAL_RCC_OscConfig+0xe4>
 8000fda:	e014      	b.n	8001006 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fcae 	bl	800093c <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fcaa 	bl	800093c <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b64      	cmp	r3, #100	; 0x64
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e1ec      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff6:	4b53      	ldr	r3, [pc, #332]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f0      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x10c>
 8001002:	e000      	b.n	8001006 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d063      	beq.n	80010da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001012:	4b4c      	ldr	r3, [pc, #304]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f003 030c 	and.w	r3, r3, #12
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00b      	beq.n	8001036 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800101e:	4b49      	ldr	r3, [pc, #292]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f003 030c 	and.w	r3, r3, #12
 8001026:	2b08      	cmp	r3, #8
 8001028:	d11c      	bne.n	8001064 <HAL_RCC_OscConfig+0x18c>
 800102a:	4b46      	ldr	r3, [pc, #280]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d116      	bne.n	8001064 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001036:	4b43      	ldr	r3, [pc, #268]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <HAL_RCC_OscConfig+0x176>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e1c0      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104e:	4b3d      	ldr	r3, [pc, #244]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	00db      	lsls	r3, r3, #3
 800105c:	4939      	ldr	r1, [pc, #228]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800105e:	4313      	orrs	r3, r2
 8001060:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001062:	e03a      	b.n	80010da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d020      	beq.n	80010ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800106c:	4b36      	ldr	r3, [pc, #216]	; (8001148 <HAL_RCC_OscConfig+0x270>)
 800106e:	2201      	movs	r2, #1
 8001070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001072:	f7ff fc63 	bl	800093c <HAL_GetTick>
 8001076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001078:	e008      	b.n	800108c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800107a:	f7ff fc5f 	bl	800093c <HAL_GetTick>
 800107e:	4602      	mov	r2, r0
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e1a1      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108c:	4b2d      	ldr	r3, [pc, #180]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d0f0      	beq.n	800107a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001098:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	4927      	ldr	r1, [pc, #156]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	600b      	str	r3, [r1, #0]
 80010ac:	e015      	b.n	80010da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ae:	4b26      	ldr	r3, [pc, #152]	; (8001148 <HAL_RCC_OscConfig+0x270>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fc42 	bl	800093c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010bc:	f7ff fc3e 	bl	800093c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e180      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ce:	4b1d      	ldr	r3, [pc, #116]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0308 	and.w	r3, r3, #8
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d03a      	beq.n	800115c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d019      	beq.n	8001122 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ee:	4b17      	ldr	r3, [pc, #92]	; (800114c <HAL_RCC_OscConfig+0x274>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f4:	f7ff fc22 	bl	800093c <HAL_GetTick>
 80010f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010fc:	f7ff fc1e 	bl	800093c <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e160      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <HAL_RCC_OscConfig+0x26c>)
 8001110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f000 face 	bl	80016bc <RCC_Delay>
 8001120:	e01c      	b.n	800115c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001122:	4b0a      	ldr	r3, [pc, #40]	; (800114c <HAL_RCC_OscConfig+0x274>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001128:	f7ff fc08 	bl	800093c <HAL_GetTick>
 800112c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800112e:	e00f      	b.n	8001150 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001130:	f7ff fc04 	bl	800093c <HAL_GetTick>
 8001134:	4602      	mov	r2, r0
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d908      	bls.n	8001150 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800113e:	2303      	movs	r3, #3
 8001140:	e146      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000
 8001148:	42420000 	.word	0x42420000
 800114c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001150:	4b92      	ldr	r3, [pc, #584]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0304 	and.w	r3, r3, #4
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 80a6 	beq.w	80012b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800116e:	4b8b      	ldr	r3, [pc, #556]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d10d      	bne.n	8001196 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800117a:	4b88      	ldr	r3, [pc, #544]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800117c:	69db      	ldr	r3, [r3, #28]
 800117e:	4a87      	ldr	r2, [pc, #540]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001184:	61d3      	str	r3, [r2, #28]
 8001186:	4b85      	ldr	r3, [pc, #532]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001192:	2301      	movs	r3, #1
 8001194:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001196:	4b82      	ldr	r3, [pc, #520]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d118      	bne.n	80011d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011a2:	4b7f      	ldr	r3, [pc, #508]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a7e      	ldr	r2, [pc, #504]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 80011a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011ae:	f7ff fbc5 	bl	800093c <HAL_GetTick>
 80011b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b4:	e008      	b.n	80011c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011b6:	f7ff fbc1 	bl	800093c <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b64      	cmp	r3, #100	; 0x64
 80011c2:	d901      	bls.n	80011c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e103      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c8:	4b75      	ldr	r3, [pc, #468]	; (80013a0 <HAL_RCC_OscConfig+0x4c8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0f0      	beq.n	80011b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d106      	bne.n	80011ea <HAL_RCC_OscConfig+0x312>
 80011dc:	4b6f      	ldr	r3, [pc, #444]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	4a6e      	ldr	r2, [pc, #440]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6213      	str	r3, [r2, #32]
 80011e8:	e02d      	b.n	8001246 <HAL_RCC_OscConfig+0x36e>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d10c      	bne.n	800120c <HAL_RCC_OscConfig+0x334>
 80011f2:	4b6a      	ldr	r3, [pc, #424]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	4a69      	ldr	r2, [pc, #420]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	f023 0301 	bic.w	r3, r3, #1
 80011fc:	6213      	str	r3, [r2, #32]
 80011fe:	4b67      	ldr	r3, [pc, #412]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	4a66      	ldr	r2, [pc, #408]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001204:	f023 0304 	bic.w	r3, r3, #4
 8001208:	6213      	str	r3, [r2, #32]
 800120a:	e01c      	b.n	8001246 <HAL_RCC_OscConfig+0x36e>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b05      	cmp	r3, #5
 8001212:	d10c      	bne.n	800122e <HAL_RCC_OscConfig+0x356>
 8001214:	4b61      	ldr	r3, [pc, #388]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	4a60      	ldr	r2, [pc, #384]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800121a:	f043 0304 	orr.w	r3, r3, #4
 800121e:	6213      	str	r3, [r2, #32]
 8001220:	4b5e      	ldr	r3, [pc, #376]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001222:	6a1b      	ldr	r3, [r3, #32]
 8001224:	4a5d      	ldr	r2, [pc, #372]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001226:	f043 0301 	orr.w	r3, r3, #1
 800122a:	6213      	str	r3, [r2, #32]
 800122c:	e00b      	b.n	8001246 <HAL_RCC_OscConfig+0x36e>
 800122e:	4b5b      	ldr	r3, [pc, #364]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001230:	6a1b      	ldr	r3, [r3, #32]
 8001232:	4a5a      	ldr	r2, [pc, #360]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001234:	f023 0301 	bic.w	r3, r3, #1
 8001238:	6213      	str	r3, [r2, #32]
 800123a:	4b58      	ldr	r3, [pc, #352]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	4a57      	ldr	r2, [pc, #348]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001240:	f023 0304 	bic.w	r3, r3, #4
 8001244:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d015      	beq.n	800127a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124e:	f7ff fb75 	bl	800093c <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001254:	e00a      	b.n	800126c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001256:	f7ff fb71 	bl	800093c <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	f241 3288 	movw	r2, #5000	; 0x1388
 8001264:	4293      	cmp	r3, r2
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e0b1      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800126c:	4b4b      	ldr	r3, [pc, #300]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800126e:	6a1b      	ldr	r3, [r3, #32]
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0ee      	beq.n	8001256 <HAL_RCC_OscConfig+0x37e>
 8001278:	e014      	b.n	80012a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127a:	f7ff fb5f 	bl	800093c <HAL_GetTick>
 800127e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001280:	e00a      	b.n	8001298 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001282:	f7ff fb5b 	bl	800093c <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001290:	4293      	cmp	r3, r2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e09b      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001298:	4b40      	ldr	r3, [pc, #256]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800129a:	6a1b      	ldr	r3, [r3, #32]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d1ee      	bne.n	8001282 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012a4:	7dfb      	ldrb	r3, [r7, #23]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d105      	bne.n	80012b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012aa:	4b3c      	ldr	r3, [pc, #240]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	4a3b      	ldr	r2, [pc, #236]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 8087 	beq.w	80013ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012c0:	4b36      	ldr	r3, [pc, #216]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 030c 	and.w	r3, r3, #12
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d061      	beq.n	8001390 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d146      	bne.n	8001362 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d4:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <HAL_RCC_OscConfig+0x4cc>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fb2f 	bl	800093c <HAL_GetTick>
 80012de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e2:	f7ff fb2b 	bl	800093c <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e06d      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f4:	4b29      	ldr	r3, [pc, #164]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1f0      	bne.n	80012e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001308:	d108      	bne.n	800131c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800130a:	4b24      	ldr	r3, [pc, #144]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	4921      	ldr	r1, [pc, #132]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001318:	4313      	orrs	r3, r2
 800131a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a19      	ldr	r1, [r3, #32]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132c:	430b      	orrs	r3, r1
 800132e:	491b      	ldr	r1, [pc, #108]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001330:	4313      	orrs	r3, r2
 8001332:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <HAL_RCC_OscConfig+0x4cc>)
 8001336:	2201      	movs	r2, #1
 8001338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133a:	f7ff faff 	bl	800093c <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001342:	f7ff fafb 	bl	800093c <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e03d      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d0f0      	beq.n	8001342 <HAL_RCC_OscConfig+0x46a>
 8001360:	e035      	b.n	80013ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <HAL_RCC_OscConfig+0x4cc>)
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fae8 	bl	800093c <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001370:	f7ff fae4 	bl	800093c <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e026      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001382:	4b06      	ldr	r3, [pc, #24]	; (800139c <HAL_RCC_OscConfig+0x4c4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x498>
 800138e:	e01e      	b.n	80013ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d107      	bne.n	80013a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e019      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
 800139c:	40021000 	.word	0x40021000
 80013a0:	40007000 	.word	0x40007000
 80013a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <HAL_RCC_OscConfig+0x500>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d106      	bne.n	80013ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d001      	beq.n	80013ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40021000 	.word	0x40021000

080013dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e0d0      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013f0:	4b6a      	ldr	r3, [pc, #424]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0307 	and.w	r3, r3, #7
 80013f8:	683a      	ldr	r2, [r7, #0]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d910      	bls.n	8001420 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fe:	4b67      	ldr	r3, [pc, #412]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f023 0207 	bic.w	r2, r3, #7
 8001406:	4965      	ldr	r1, [pc, #404]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	4313      	orrs	r3, r2
 800140c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800140e:	4b63      	ldr	r3, [pc, #396]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	683a      	ldr	r2, [r7, #0]
 8001418:	429a      	cmp	r2, r3
 800141a:	d001      	beq.n	8001420 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e0b8      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d020      	beq.n	800146e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	2b00      	cmp	r3, #0
 8001436:	d005      	beq.n	8001444 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001438:	4b59      	ldr	r3, [pc, #356]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	4a58      	ldr	r2, [pc, #352]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001442:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0308 	and.w	r3, r3, #8
 800144c:	2b00      	cmp	r3, #0
 800144e:	d005      	beq.n	800145c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001450:	4b53      	ldr	r3, [pc, #332]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	4a52      	ldr	r2, [pc, #328]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800145a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800145c:	4b50      	ldr	r3, [pc, #320]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	494d      	ldr	r1, [pc, #308]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	d040      	beq.n	80014fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d107      	bne.n	8001492 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d115      	bne.n	80014ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e07f      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b02      	cmp	r3, #2
 8001498:	d107      	bne.n	80014aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d109      	bne.n	80014ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e073      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014aa:	4b3d      	ldr	r3, [pc, #244]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e06b      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014ba:	4b39      	ldr	r3, [pc, #228]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f023 0203 	bic.w	r2, r3, #3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	4936      	ldr	r1, [pc, #216]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014cc:	f7ff fa36 	bl	800093c <HAL_GetTick>
 80014d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d2:	e00a      	b.n	80014ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014d4:	f7ff fa32 	bl	800093c <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e053      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ea:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 020c 	and.w	r2, r3, #12
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d1eb      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014fc:	4b27      	ldr	r3, [pc, #156]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d210      	bcs.n	800152c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150a:	4b24      	ldr	r3, [pc, #144]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f023 0207 	bic.w	r2, r3, #7
 8001512:	4922      	ldr	r1, [pc, #136]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	4313      	orrs	r3, r2
 8001518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800151a:	4b20      	ldr	r3, [pc, #128]	; (800159c <HAL_RCC_ClockConfig+0x1c0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d001      	beq.n	800152c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e032      	b.n	8001592 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	d008      	beq.n	800154a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	4916      	ldr	r1, [pc, #88]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001546:	4313      	orrs	r3, r2
 8001548:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0308 	and.w	r3, r3, #8
 8001552:	2b00      	cmp	r3, #0
 8001554:	d009      	beq.n	800156a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	490e      	ldr	r1, [pc, #56]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001566:	4313      	orrs	r3, r2
 8001568:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800156a:	f000 f821 	bl	80015b0 <HAL_RCC_GetSysClockFreq>
 800156e:	4602      	mov	r2, r0
 8001570:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	091b      	lsrs	r3, r3, #4
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	490a      	ldr	r1, [pc, #40]	; (80015a4 <HAL_RCC_ClockConfig+0x1c8>)
 800157c:	5ccb      	ldrb	r3, [r1, r3]
 800157e:	fa22 f303 	lsr.w	r3, r2, r3
 8001582:	4a09      	ldr	r2, [pc, #36]	; (80015a8 <HAL_RCC_ClockConfig+0x1cc>)
 8001584:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_RCC_ClockConfig+0x1d0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff f994 	bl	80008b8 <HAL_InitTick>

  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40022000 	.word	0x40022000
 80015a0:	40021000 	.word	0x40021000
 80015a4:	08005ca4 	.word	0x08005ca4
 80015a8:	20000000 	.word	0x20000000
 80015ac:	20000004 	.word	0x20000004

080015b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b087      	sub	sp, #28
 80015b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	2300      	movs	r3, #0
 80015c0:	617b      	str	r3, [r7, #20]
 80015c2:	2300      	movs	r3, #0
 80015c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015ca:	4b1e      	ldr	r3, [pc, #120]	; (8001644 <HAL_RCC_GetSysClockFreq+0x94>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f003 030c 	and.w	r3, r3, #12
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d002      	beq.n	80015e0 <HAL_RCC_GetSysClockFreq+0x30>
 80015da:	2b08      	cmp	r3, #8
 80015dc:	d003      	beq.n	80015e6 <HAL_RCC_GetSysClockFreq+0x36>
 80015de:	e027      	b.n	8001630 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015e0:	4b19      	ldr	r3, [pc, #100]	; (8001648 <HAL_RCC_GetSysClockFreq+0x98>)
 80015e2:	613b      	str	r3, [r7, #16]
      break;
 80015e4:	e027      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	0c9b      	lsrs	r3, r3, #18
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	4a17      	ldr	r2, [pc, #92]	; (800164c <HAL_RCC_GetSysClockFreq+0x9c>)
 80015f0:	5cd3      	ldrb	r3, [r2, r3]
 80015f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d010      	beq.n	8001620 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <HAL_RCC_GetSysClockFreq+0x94>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	0c5b      	lsrs	r3, r3, #17
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	4a11      	ldr	r2, [pc, #68]	; (8001650 <HAL_RCC_GetSysClockFreq+0xa0>)
 800160a:	5cd3      	ldrb	r3, [r2, r3]
 800160c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a0d      	ldr	r2, [pc, #52]	; (8001648 <HAL_RCC_GetSysClockFreq+0x98>)
 8001612:	fb03 f202 	mul.w	r2, r3, r2
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	fbb2 f3f3 	udiv	r3, r2, r3
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	e004      	b.n	800162a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a0c      	ldr	r2, [pc, #48]	; (8001654 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001624:	fb02 f303 	mul.w	r3, r2, r3
 8001628:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	613b      	str	r3, [r7, #16]
      break;
 800162e:	e002      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001630:	4b05      	ldr	r3, [pc, #20]	; (8001648 <HAL_RCC_GetSysClockFreq+0x98>)
 8001632:	613b      	str	r3, [r7, #16]
      break;
 8001634:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001636:	693b      	ldr	r3, [r7, #16]
}
 8001638:	4618      	mov	r0, r3
 800163a:	371c      	adds	r7, #28
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000
 8001648:	007a1200 	.word	0x007a1200
 800164c:	08005cbc 	.word	0x08005cbc
 8001650:	08005ccc 	.word	0x08005ccc
 8001654:	003d0900 	.word	0x003d0900

08001658 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800165c:	4b02      	ldr	r3, [pc, #8]	; (8001668 <HAL_RCC_GetHCLKFreq+0x10>)
 800165e:	681b      	ldr	r3, [r3, #0]
}
 8001660:	4618      	mov	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	20000000 	.word	0x20000000

0800166c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001670:	f7ff fff2 	bl	8001658 <HAL_RCC_GetHCLKFreq>
 8001674:	4602      	mov	r2, r0
 8001676:	4b05      	ldr	r3, [pc, #20]	; (800168c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	0a1b      	lsrs	r3, r3, #8
 800167c:	f003 0307 	and.w	r3, r3, #7
 8001680:	4903      	ldr	r1, [pc, #12]	; (8001690 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001682:	5ccb      	ldrb	r3, [r1, r3]
 8001684:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001688:	4618      	mov	r0, r3
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40021000 	.word	0x40021000
 8001690:	08005cb4 	.word	0x08005cb4

08001694 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001698:	f7ff ffde 	bl	8001658 <HAL_RCC_GetHCLKFreq>
 800169c:	4602      	mov	r2, r0
 800169e:	4b05      	ldr	r3, [pc, #20]	; (80016b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	0adb      	lsrs	r3, r3, #11
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	4903      	ldr	r1, [pc, #12]	; (80016b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016aa:	5ccb      	ldrb	r3, [r1, r3]
 80016ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40021000 	.word	0x40021000
 80016b8:	08005cb4 	.word	0x08005cb4

080016bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016c4:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <RCC_Delay+0x34>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a0a      	ldr	r2, [pc, #40]	; (80016f4 <RCC_Delay+0x38>)
 80016ca:	fba2 2303 	umull	r2, r3, r2, r3
 80016ce:	0a5b      	lsrs	r3, r3, #9
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	fb02 f303 	mul.w	r3, r2, r3
 80016d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016d8:	bf00      	nop
  }
  while (Delay --);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	1e5a      	subs	r2, r3, #1
 80016de:	60fa      	str	r2, [r7, #12]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1f9      	bne.n	80016d8 <RCC_Delay+0x1c>
}
 80016e4:	bf00      	nop
 80016e6:	bf00      	nop
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	20000000 	.word	0x20000000
 80016f4:	10624dd3 	.word	0x10624dd3

080016f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e041      	b.n	800178e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	d106      	bne.n	8001724 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7fe ff8c 	bl	800063c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2202      	movs	r2, #2
 8001728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3304      	adds	r3, #4
 8001734:	4619      	mov	r1, r3
 8001736:	4610      	mov	r0, r2
 8001738:	f000 fbf8 	bl	8001f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2201      	movs	r2, #1
 8001778:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d109      	bne.n	80017bc <HAL_TIM_PWM_Start+0x24>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	bf14      	ite	ne
 80017b4:	2301      	movne	r3, #1
 80017b6:	2300      	moveq	r3, #0
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	e022      	b.n	8001802 <HAL_TIM_PWM_Start+0x6a>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	2b04      	cmp	r3, #4
 80017c0:	d109      	bne.n	80017d6 <HAL_TIM_PWM_Start+0x3e>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	bf14      	ite	ne
 80017ce:	2301      	movne	r3, #1
 80017d0:	2300      	moveq	r3, #0
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	e015      	b.n	8001802 <HAL_TIM_PWM_Start+0x6a>
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d109      	bne.n	80017f0 <HAL_TIM_PWM_Start+0x58>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	bf14      	ite	ne
 80017e8:	2301      	movne	r3, #1
 80017ea:	2300      	moveq	r3, #0
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	e008      	b.n	8001802 <HAL_TIM_PWM_Start+0x6a>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	bf14      	ite	ne
 80017fc:	2301      	movne	r3, #1
 80017fe:	2300      	moveq	r3, #0
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e05e      	b.n	80018c8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d104      	bne.n	800181a <HAL_TIM_PWM_Start+0x82>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2202      	movs	r2, #2
 8001814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001818:	e013      	b.n	8001842 <HAL_TIM_PWM_Start+0xaa>
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	2b04      	cmp	r3, #4
 800181e:	d104      	bne.n	800182a <HAL_TIM_PWM_Start+0x92>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2202      	movs	r2, #2
 8001824:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001828:	e00b      	b.n	8001842 <HAL_TIM_PWM_Start+0xaa>
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	2b08      	cmp	r3, #8
 800182e:	d104      	bne.n	800183a <HAL_TIM_PWM_Start+0xa2>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2202      	movs	r2, #2
 8001834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001838:	e003      	b.n	8001842 <HAL_TIM_PWM_Start+0xaa>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2202      	movs	r2, #2
 800183e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2201      	movs	r2, #1
 8001848:	6839      	ldr	r1, [r7, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f000 fd58 	bl	8002300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a1e      	ldr	r2, [pc, #120]	; (80018d0 <HAL_TIM_PWM_Start+0x138>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d107      	bne.n	800186a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001868:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <HAL_TIM_PWM_Start+0x138>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00e      	beq.n	8001892 <HAL_TIM_PWM_Start+0xfa>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800187c:	d009      	beq.n	8001892 <HAL_TIM_PWM_Start+0xfa>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <HAL_TIM_PWM_Start+0x13c>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d004      	beq.n	8001892 <HAL_TIM_PWM_Start+0xfa>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <HAL_TIM_PWM_Start+0x140>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d111      	bne.n	80018b6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2b06      	cmp	r3, #6
 80018a2:	d010      	beq.n	80018c6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f042 0201 	orr.w	r2, r2, #1
 80018b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018b4:	e007      	b.n	80018c6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f042 0201 	orr.w	r2, r2, #1
 80018c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018c6:	2300      	movs	r3, #0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40012c00 	.word	0x40012c00
 80018d4:	40000400 	.word	0x40000400
 80018d8:	40000800 	.word	0x40000800

080018dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d101      	bne.n	80018f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e093      	b.n	8001a18 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d106      	bne.n	800190a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7fe fe55 	bl	80005b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2202      	movs	r2, #2
 800190e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6812      	ldr	r2, [r2, #0]
 800191c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001920:	f023 0307 	bic.w	r3, r3, #7
 8001924:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3304      	adds	r3, #4
 800192e:	4619      	mov	r1, r3
 8001930:	4610      	mov	r0, r2
 8001932:	f000 fafb 	bl	8001f2c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	4313      	orrs	r3, r2
 8001956:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800195e:	f023 0303 	bic.w	r3, r3, #3
 8001962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	021b      	lsls	r3, r3, #8
 800196e:	4313      	orrs	r3, r2
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4313      	orrs	r3, r2
 8001974:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800197c:	f023 030c 	bic.w	r3, r3, #12
 8001980:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001988:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800198c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	68da      	ldr	r2, [r3, #12]
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	021b      	lsls	r3, r3, #8
 8001998:	4313      	orrs	r3, r2
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	4313      	orrs	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	011a      	lsls	r2, r3, #4
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	031b      	lsls	r3, r3, #12
 80019ac:	4313      	orrs	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80019ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	4313      	orrs	r3, r2
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2201      	movs	r2, #1
 80019f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2201      	movs	r2, #1
 8001a02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001a30:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001a38:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001a40:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001a48:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d110      	bne.n	8001a72 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d102      	bne.n	8001a5c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8001a56:	7b7b      	ldrb	r3, [r7, #13]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d001      	beq.n	8001a60 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e069      	b.n	8001b34 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2202      	movs	r2, #2
 8001a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a70:	e031      	b.n	8001ad6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d110      	bne.n	8001a9a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001a78:	7bbb      	ldrb	r3, [r7, #14]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d102      	bne.n	8001a84 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001a7e:	7b3b      	ldrb	r3, [r7, #12]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d001      	beq.n	8001a88 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e055      	b.n	8001b34 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2202      	movs	r2, #2
 8001a8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a98:	e01d      	b.n	8001ad6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d108      	bne.n	8001ab2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001aa0:	7bbb      	ldrb	r3, [r7, #14]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d105      	bne.n	8001ab2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001aa6:	7b7b      	ldrb	r3, [r7, #13]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d102      	bne.n	8001ab2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001aac:	7b3b      	ldrb	r3, [r7, #12]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d001      	beq.n	8001ab6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e03e      	b.n	8001b34 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2202      	movs	r2, #2
 8001aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2202      	movs	r2, #2
 8001aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_TIM_Encoder_Start+0xc4>
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d008      	beq.n	8001af4 <HAL_TIM_Encoder_Start+0xd4>
 8001ae2:	e00f      	b.n	8001b04 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2100      	movs	r1, #0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f000 fc07 	bl	8002300 <TIM_CCxChannelCmd>
      break;
 8001af2:	e016      	b.n	8001b22 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2201      	movs	r2, #1
 8001afa:	2104      	movs	r1, #4
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 fbff 	bl	8002300 <TIM_CCxChannelCmd>
      break;
 8001b02:	e00e      	b.n	8001b22 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 fbf7 	bl	8002300 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2201      	movs	r2, #1
 8001b18:	2104      	movs	r1, #4
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 fbf0 	bl	8002300 <TIM_CCxChannelCmd>
      break;
 8001b20:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f042 0201 	orr.w	r2, r2, #1
 8001b30:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d122      	bne.n	8001b98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d11b      	bne.n	8001b98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f06f 0202 	mvn.w	r2, #2
 8001b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f003 0303 	and.w	r3, r3, #3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d003      	beq.n	8001b86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f9b8 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001b84:	e005      	b.n	8001b92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 f9ab 	bl	8001ee2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 f9ba 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d122      	bne.n	8001bec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	d11b      	bne.n	8001bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f06f 0204 	mvn.w	r2, #4
 8001bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d003      	beq.n	8001bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f98e 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001bd8:	e005      	b.n	8001be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f981 	bl	8001ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f000 f990 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d122      	bne.n	8001c40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d11b      	bne.n	8001c40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f06f 0208 	mvn.w	r2, #8
 8001c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2204      	movs	r2, #4
 8001c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f964 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001c2c:	e005      	b.n	8001c3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 f957 	bl	8001ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 f966 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	691b      	ldr	r3, [r3, #16]
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	2b10      	cmp	r3, #16
 8001c4c:	d122      	bne.n	8001c94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	f003 0310 	and.w	r3, r3, #16
 8001c58:	2b10      	cmp	r3, #16
 8001c5a:	d11b      	bne.n	8001c94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f06f 0210 	mvn.w	r2, #16
 8001c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2208      	movs	r2, #8
 8001c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f93a 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001c80:	e005      	b.n	8001c8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f92d 	bl	8001ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 f93c 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d10e      	bne.n	8001cc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d107      	bne.n	8001cc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f06f 0201 	mvn.w	r2, #1
 8001cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f908 	bl	8001ed0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cca:	2b80      	cmp	r3, #128	; 0x80
 8001ccc:	d10e      	bne.n	8001cec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cd8:	2b80      	cmp	r3, #128	; 0x80
 8001cda:	d107      	bne.n	8001cec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 fb95 	bl	8002416 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf6:	2b40      	cmp	r3, #64	; 0x40
 8001cf8:	d10e      	bne.n	8001d18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d04:	2b40      	cmp	r3, #64	; 0x40
 8001d06:	d107      	bne.n	8001d18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f900 	bl	8001f18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	f003 0320 	and.w	r3, r3, #32
 8001d22:	2b20      	cmp	r3, #32
 8001d24:	d10e      	bne.n	8001d44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	f003 0320 	and.w	r3, r3, #32
 8001d30:	2b20      	cmp	r3, #32
 8001d32:	d107      	bne.n	8001d44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f06f 0220 	mvn.w	r2, #32
 8001d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 fb60 	bl	8002404 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d101      	bne.n	8001d6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e0ae      	b.n	8001ec8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b0c      	cmp	r3, #12
 8001d76:	f200 809f 	bhi.w	8001eb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001d7a:	a201      	add	r2, pc, #4	; (adr r2, 8001d80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d80:	08001db5 	.word	0x08001db5
 8001d84:	08001eb9 	.word	0x08001eb9
 8001d88:	08001eb9 	.word	0x08001eb9
 8001d8c:	08001eb9 	.word	0x08001eb9
 8001d90:	08001df5 	.word	0x08001df5
 8001d94:	08001eb9 	.word	0x08001eb9
 8001d98:	08001eb9 	.word	0x08001eb9
 8001d9c:	08001eb9 	.word	0x08001eb9
 8001da0:	08001e37 	.word	0x08001e37
 8001da4:	08001eb9 	.word	0x08001eb9
 8001da8:	08001eb9 	.word	0x08001eb9
 8001dac:	08001eb9 	.word	0x08001eb9
 8001db0:	08001e77 	.word	0x08001e77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 f918 	bl	8001ff0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 0208 	orr.w	r2, r2, #8
 8001dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	699a      	ldr	r2, [r3, #24]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0204 	bic.w	r2, r2, #4
 8001dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6999      	ldr	r1, [r3, #24]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	691a      	ldr	r2, [r3, #16]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	619a      	str	r2, [r3, #24]
      break;
 8001df2:	e064      	b.n	8001ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f95e 	bl	80020bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	699a      	ldr	r2, [r3, #24]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	699a      	ldr	r2, [r3, #24]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6999      	ldr	r1, [r3, #24]
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	021a      	lsls	r2, r3, #8
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	619a      	str	r2, [r3, #24]
      break;
 8001e34:	e043      	b.n	8001ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68b9      	ldr	r1, [r7, #8]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 f9a7 	bl	8002190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	69da      	ldr	r2, [r3, #28]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f042 0208 	orr.w	r2, r2, #8
 8001e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	69da      	ldr	r2, [r3, #28]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 0204 	bic.w	r2, r2, #4
 8001e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	69d9      	ldr	r1, [r3, #28]
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	691a      	ldr	r2, [r3, #16]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	61da      	str	r2, [r3, #28]
      break;
 8001e74:	e023      	b.n	8001ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68b9      	ldr	r1, [r7, #8]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f000 f9f1 	bl	8002264 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	69da      	ldr	r2, [r3, #28]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	69da      	ldr	r2, [r3, #28]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ea0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	69d9      	ldr	r1, [r3, #28]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	021a      	lsls	r2, r3, #8
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	61da      	str	r2, [r3, #28]
      break;
 8001eb6:	e002      	b.n	8001ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	75fb      	strb	r3, [r7, #23]
      break;
 8001ebc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr

08001f06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
	...

08001f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a29      	ldr	r2, [pc, #164]	; (8001fe4 <TIM_Base_SetConfig+0xb8>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d00b      	beq.n	8001f5c <TIM_Base_SetConfig+0x30>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4a:	d007      	beq.n	8001f5c <TIM_Base_SetConfig+0x30>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a26      	ldr	r2, [pc, #152]	; (8001fe8 <TIM_Base_SetConfig+0xbc>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d003      	beq.n	8001f5c <TIM_Base_SetConfig+0x30>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a25      	ldr	r2, [pc, #148]	; (8001fec <TIM_Base_SetConfig+0xc0>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d108      	bne.n	8001f6e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a1c      	ldr	r2, [pc, #112]	; (8001fe4 <TIM_Base_SetConfig+0xb8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d00b      	beq.n	8001f8e <TIM_Base_SetConfig+0x62>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f7c:	d007      	beq.n	8001f8e <TIM_Base_SetConfig+0x62>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a19      	ldr	r2, [pc, #100]	; (8001fe8 <TIM_Base_SetConfig+0xbc>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d003      	beq.n	8001f8e <TIM_Base_SetConfig+0x62>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a18      	ldr	r2, [pc, #96]	; (8001fec <TIM_Base_SetConfig+0xc0>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d108      	bne.n	8001fa0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <TIM_Base_SetConfig+0xb8>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d103      	bne.n	8001fd4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	691a      	ldr	r2, [r3, #16]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	615a      	str	r2, [r3, #20]
}
 8001fda:	bf00      	nop
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	40012c00 	.word	0x40012c00
 8001fe8:	40000400 	.word	0x40000400
 8001fec:	40000800 	.word	0x40000800

08001ff0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a1b      	ldr	r3, [r3, #32]
 8001ffe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	f023 0201 	bic.w	r2, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800201e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f023 0303 	bic.w	r3, r3, #3
 8002026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	4313      	orrs	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f023 0302 	bic.w	r3, r3, #2
 8002038:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	4313      	orrs	r3, r2
 8002042:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a1c      	ldr	r2, [pc, #112]	; (80020b8 <TIM_OC1_SetConfig+0xc8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d10c      	bne.n	8002066 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f023 0308 	bic.w	r3, r3, #8
 8002052:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	4313      	orrs	r3, r2
 800205c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f023 0304 	bic.w	r3, r3, #4
 8002064:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a13      	ldr	r2, [pc, #76]	; (80020b8 <TIM_OC1_SetConfig+0xc8>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d111      	bne.n	8002092 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800207c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	621a      	str	r2, [r3, #32]
}
 80020ac:	bf00      	nop
 80020ae:	371c      	adds	r7, #28
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40012c00 	.word	0x40012c00

080020bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f023 0210 	bic.w	r2, r3, #16
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	021b      	lsls	r3, r3, #8
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	f023 0320 	bic.w	r3, r3, #32
 8002106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	011b      	lsls	r3, r3, #4
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	4313      	orrs	r3, r2
 8002112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a1d      	ldr	r2, [pc, #116]	; (800218c <TIM_OC2_SetConfig+0xd0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d10d      	bne.n	8002138 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002122:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	011b      	lsls	r3, r3, #4
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	4313      	orrs	r3, r2
 800212e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002136:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a14      	ldr	r2, [pc, #80]	; (800218c <TIM_OC2_SetConfig+0xd0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d113      	bne.n	8002168 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002146:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800214e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	4313      	orrs	r3, r2
 800215a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	4313      	orrs	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	621a      	str	r2, [r3, #32]
}
 8002182:	bf00      	nop
 8002184:	371c      	adds	r7, #28
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr
 800218c:	40012c00 	.word	0x40012c00

08002190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f023 0303 	bic.w	r3, r3, #3
 80021c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80021d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	021b      	lsls	r3, r3, #8
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a1d      	ldr	r2, [pc, #116]	; (8002260 <TIM_OC3_SetConfig+0xd0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d10d      	bne.n	800220a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80021f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	021b      	lsls	r3, r3, #8
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	4313      	orrs	r3, r2
 8002200:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002208:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a14      	ldr	r2, [pc, #80]	; (8002260 <TIM_OC3_SetConfig+0xd0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d113      	bne.n	800223a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002218:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002220:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	011b      	lsls	r3, r3, #4
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	011b      	lsls	r3, r3, #4
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4313      	orrs	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	621a      	str	r2, [r3, #32]
}
 8002254:	bf00      	nop
 8002256:	371c      	adds	r7, #28
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40012c00 	.word	0x40012c00

08002264 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002264:	b480      	push	{r7}
 8002266:	b087      	sub	sp, #28
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800229a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	021b      	lsls	r3, r3, #8
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80022ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	031b      	lsls	r3, r3, #12
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a0f      	ldr	r2, [pc, #60]	; (80022fc <TIM_OC4_SetConfig+0x98>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d109      	bne.n	80022d8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	019b      	lsls	r3, r3, #6
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	621a      	str	r2, [r3, #32]
}
 80022f2:	bf00      	nop
 80022f4:	371c      	adds	r7, #28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	40012c00 	.word	0x40012c00

08002300 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002300:	b480      	push	{r7}
 8002302:	b087      	sub	sp, #28
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	f003 031f 	and.w	r3, r3, #31
 8002312:	2201      	movs	r2, #1
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6a1a      	ldr	r2, [r3, #32]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	43db      	mvns	r3, r3
 8002322:	401a      	ands	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6a1a      	ldr	r2, [r3, #32]
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	f003 031f 	and.w	r3, r3, #31
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	fa01 f303 	lsl.w	r3, r1, r3
 8002338:	431a      	orrs	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	621a      	str	r2, [r3, #32]
}
 800233e:	bf00      	nop
 8002340:	371c      	adds	r7, #28
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr

08002348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800235c:	2302      	movs	r3, #2
 800235e:	e046      	b.n	80023ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2202      	movs	r2, #2
 800236c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002386:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	4313      	orrs	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a16      	ldr	r2, [pc, #88]	; (80023f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d00e      	beq.n	80023c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ac:	d009      	beq.n	80023c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a12      	ldr	r2, [pc, #72]	; (80023fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d004      	beq.n	80023c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a10      	ldr	r2, [pc, #64]	; (8002400 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d10c      	bne.n	80023dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr
 80023f8:	40012c00 	.word	0x40012c00
 80023fc:	40000400 	.word	0x40000400
 8002400:	40000800 	.word	0x40000800

08002404 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr

08002416 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr

08002428 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e042      	b.n	80024c0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d106      	bne.n	8002454 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7fe f944 	bl	80006dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2224      	movs	r2, #36	; 0x24
 8002458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68da      	ldr	r2, [r3, #12]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800246a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 f9af 	bl	80027d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002480:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	695a      	ldr	r2, [r3, #20]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002490:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08a      	sub	sp, #40	; 0x28
 80024cc:	af02      	add	r7, sp, #8
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	603b      	str	r3, [r7, #0]
 80024d4:	4613      	mov	r3, r2
 80024d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b20      	cmp	r3, #32
 80024e6:	d16d      	bne.n	80025c4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d002      	beq.n	80024f4 <HAL_UART_Transmit+0x2c>
 80024ee:	88fb      	ldrh	r3, [r7, #6]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e066      	b.n	80025c6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2221      	movs	r2, #33	; 0x21
 8002502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002506:	f7fe fa19 	bl	800093c <HAL_GetTick>
 800250a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	88fa      	ldrh	r2, [r7, #6]
 8002510:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	88fa      	ldrh	r2, [r7, #6]
 8002516:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002520:	d108      	bne.n	8002534 <HAL_UART_Transmit+0x6c>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d104      	bne.n	8002534 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	61bb      	str	r3, [r7, #24]
 8002532:	e003      	b.n	800253c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002538:	2300      	movs	r3, #0
 800253a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800253c:	e02a      	b.n	8002594 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	2200      	movs	r2, #0
 8002546:	2180      	movs	r1, #128	; 0x80
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 f8d2 	bl	80026f2 <UART_WaitOnFlagUntilTimeout>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e036      	b.n	80025c6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10b      	bne.n	8002576 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	461a      	mov	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800256c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	3302      	adds	r3, #2
 8002572:	61bb      	str	r3, [r7, #24]
 8002574:	e007      	b.n	8002586 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	781a      	ldrb	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	3301      	adds	r3, #1
 8002584:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800258a:	b29b      	uxth	r3, r3
 800258c:	3b01      	subs	r3, #1
 800258e:	b29a      	uxth	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002598:	b29b      	uxth	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1cf      	bne.n	800253e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2200      	movs	r2, #0
 80025a6:	2140      	movs	r1, #64	; 0x40
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 f8a2 	bl	80026f2 <UART_WaitOnFlagUntilTimeout>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e006      	b.n	80025c6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	e000      	b.n	80025c6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80025c4:	2302      	movs	r3, #2
  }
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3720      	adds	r7, #32
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b08a      	sub	sp, #40	; 0x28
 80025d2:	af02      	add	r7, sp, #8
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	603b      	str	r3, [r7, #0]
 80025da:	4613      	mov	r3, r2
 80025dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b20      	cmp	r3, #32
 80025ec:	d17c      	bne.n	80026e8 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d002      	beq.n	80025fa <HAL_UART_Receive+0x2c>
 80025f4:	88fb      	ldrh	r3, [r7, #6]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e075      	b.n	80026ea <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2222      	movs	r2, #34	; 0x22
 8002608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002612:	f7fe f993 	bl	800093c <HAL_GetTick>
 8002616:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	88fa      	ldrh	r2, [r7, #6]
 8002622:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800262c:	d108      	bne.n	8002640 <HAL_UART_Receive+0x72>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d104      	bne.n	8002640 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e003      	b.n	8002648 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002648:	e043      	b.n	80026d2 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2200      	movs	r2, #0
 8002652:	2120      	movs	r1, #32
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 f84c 	bl	80026f2 <UART_WaitOnFlagUntilTimeout>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e042      	b.n	80026ea <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10c      	bne.n	8002684 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	b29b      	uxth	r3, r3
 8002672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002676:	b29a      	uxth	r2, r3
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	3302      	adds	r3, #2
 8002680:	61bb      	str	r3, [r7, #24]
 8002682:	e01f      	b.n	80026c4 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800268c:	d007      	beq.n	800269e <HAL_UART_Receive+0xd0>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10a      	bne.n	80026ac <HAL_UART_Receive+0xde>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	701a      	strb	r2, [r3, #0]
 80026aa:	e008      	b.n	80026be <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3301      	adds	r3, #1
 80026c2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	3b01      	subs	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1b6      	bne.n	800264a <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2220      	movs	r2, #32
 80026e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	e000      	b.n	80026ea <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026e8:	2302      	movs	r3, #2
  }
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3720      	adds	r7, #32
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b090      	sub	sp, #64	; 0x40
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	603b      	str	r3, [r7, #0]
 80026fe:	4613      	mov	r3, r2
 8002700:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002702:	e050      	b.n	80027a6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002704:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800270a:	d04c      	beq.n	80027a6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800270c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800270e:	2b00      	cmp	r3, #0
 8002710:	d007      	beq.n	8002722 <UART_WaitOnFlagUntilTimeout+0x30>
 8002712:	f7fe f913 	bl	800093c <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800271e:	429a      	cmp	r2, r3
 8002720:	d241      	bcs.n	80027a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	330c      	adds	r3, #12
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800272a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272c:	e853 3f00 	ldrex	r3, [r3]
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002738:	63fb      	str	r3, [r7, #60]	; 0x3c
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	330c      	adds	r3, #12
 8002740:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002742:	637a      	str	r2, [r7, #52]	; 0x34
 8002744:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002746:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002748:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800274a:	e841 2300 	strex	r3, r2, [r1]
 800274e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1e5      	bne.n	8002722 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3314      	adds	r3, #20
 800275c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	e853 3f00 	ldrex	r3, [r3]
 8002764:	613b      	str	r3, [r7, #16]
   return(result);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	63bb      	str	r3, [r7, #56]	; 0x38
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	3314      	adds	r3, #20
 8002774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002776:	623a      	str	r2, [r7, #32]
 8002778:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800277a:	69f9      	ldr	r1, [r7, #28]
 800277c:	6a3a      	ldr	r2, [r7, #32]
 800277e:	e841 2300 	strex	r3, r2, [r1]
 8002782:	61bb      	str	r3, [r7, #24]
   return(result);
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1e5      	bne.n	8002756 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2220      	movs	r2, #32
 800278e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2220      	movs	r2, #32
 8002796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e00f      	b.n	80027c6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	4013      	ands	r3, r2
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	bf0c      	ite	eq
 80027b6:	2301      	moveq	r3, #1
 80027b8:	2300      	movne	r3, #0
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	461a      	mov	r2, r3
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d09f      	beq.n	8002704 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3740      	adds	r7, #64	; 0x40
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800280a:	f023 030c 	bic.w	r3, r3, #12
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	68b9      	ldr	r1, [r7, #8]
 8002814:	430b      	orrs	r3, r1
 8002816:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699a      	ldr	r2, [r3, #24]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a2c      	ldr	r2, [pc, #176]	; (80028e4 <UART_SetConfig+0x114>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d103      	bne.n	8002840 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002838:	f7fe ff2c 	bl	8001694 <HAL_RCC_GetPCLK2Freq>
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	e002      	b.n	8002846 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002840:	f7fe ff14 	bl	800166c <HAL_RCC_GetPCLK1Freq>
 8002844:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	009a      	lsls	r2, r3, #2
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	fbb2 f3f3 	udiv	r3, r2, r3
 800285c:	4a22      	ldr	r2, [pc, #136]	; (80028e8 <UART_SetConfig+0x118>)
 800285e:	fba2 2303 	umull	r2, r3, r2, r3
 8002862:	095b      	lsrs	r3, r3, #5
 8002864:	0119      	lsls	r1, r3, #4
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009a      	lsls	r2, r3, #2
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	fbb2 f2f3 	udiv	r2, r2, r3
 800287c:	4b1a      	ldr	r3, [pc, #104]	; (80028e8 <UART_SetConfig+0x118>)
 800287e:	fba3 0302 	umull	r0, r3, r3, r2
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	2064      	movs	r0, #100	; 0x64
 8002886:	fb00 f303 	mul.w	r3, r0, r3
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	011b      	lsls	r3, r3, #4
 800288e:	3332      	adds	r3, #50	; 0x32
 8002890:	4a15      	ldr	r2, [pc, #84]	; (80028e8 <UART_SetConfig+0x118>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	095b      	lsrs	r3, r3, #5
 8002898:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800289c:	4419      	add	r1, r3
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	4613      	mov	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	4413      	add	r3, r2
 80028a6:	009a      	lsls	r2, r3, #2
 80028a8:	441a      	add	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <UART_SetConfig+0x118>)
 80028b6:	fba3 0302 	umull	r0, r3, r3, r2
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2064      	movs	r0, #100	; 0x64
 80028be:	fb00 f303 	mul.w	r3, r0, r3
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	3332      	adds	r3, #50	; 0x32
 80028c8:	4a07      	ldr	r2, [pc, #28]	; (80028e8 <UART_SetConfig+0x118>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	f003 020f 	and.w	r2, r3, #15
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	440a      	add	r2, r1
 80028da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40013800 	.word	0x40013800
 80028e8:	51eb851f 	.word	0x51eb851f

080028ec <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028f2:	f3ef 8305 	mrs	r3, IPSR
 80028f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80028f8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10f      	bne.n	800291e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028fe:	f3ef 8310 	mrs	r3, PRIMASK
 8002902:	607b      	str	r3, [r7, #4]
  return(result);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <osKernelInitialize+0x32>
 800290a:	4b10      	ldr	r3, [pc, #64]	; (800294c <osKernelInitialize+0x60>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b02      	cmp	r3, #2
 8002910:	d109      	bne.n	8002926 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002912:	f3ef 8311 	mrs	r3, BASEPRI
 8002916:	603b      	str	r3, [r7, #0]
  return(result);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800291e:	f06f 0305 	mvn.w	r3, #5
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	e00c      	b.n	8002940 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <osKernelInitialize+0x60>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d105      	bne.n	800293a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800292e:	4b07      	ldr	r3, [pc, #28]	; (800294c <osKernelInitialize+0x60>)
 8002930:	2201      	movs	r2, #1
 8002932:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002934:	2300      	movs	r3, #0
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	e002      	b.n	8002940 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800293a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800293e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002940:	68fb      	ldr	r3, [r7, #12]
}
 8002942:	4618      	mov	r0, r3
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr
 800294c:	20000164 	.word	0x20000164

08002950 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002956:	f3ef 8305 	mrs	r3, IPSR
 800295a:	60bb      	str	r3, [r7, #8]
  return(result);
 800295c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10f      	bne.n	8002982 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002962:	f3ef 8310 	mrs	r3, PRIMASK
 8002966:	607b      	str	r3, [r7, #4]
  return(result);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d109      	bne.n	8002982 <osKernelStart+0x32>
 800296e:	4b11      	ldr	r3, [pc, #68]	; (80029b4 <osKernelStart+0x64>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d109      	bne.n	800298a <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002976:	f3ef 8311 	mrs	r3, BASEPRI
 800297a:	603b      	str	r3, [r7, #0]
  return(result);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <osKernelStart+0x3a>
    stat = osErrorISR;
 8002982:	f06f 0305 	mvn.w	r3, #5
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	e00e      	b.n	80029a8 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <osKernelStart+0x64>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8002992:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <osKernelStart+0x64>)
 8002994:	2202      	movs	r2, #2
 8002996:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002998:	f001 f878 	bl	8003a8c <vTaskStartScheduler>
      stat = osOK;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	e002      	b.n	80029a8 <osKernelStart+0x58>
    } else {
      stat = osError;
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029a6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80029a8:	68fb      	ldr	r3, [r7, #12]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000164 	.word	0x20000164

080029b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b092      	sub	sp, #72	; 0x48
 80029bc:	af04      	add	r7, sp, #16
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029c8:	f3ef 8305 	mrs	r3, IPSR
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80029ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f040 8094 	bne.w	8002afe <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029d6:	f3ef 8310 	mrs	r3, PRIMASK
 80029da:	623b      	str	r3, [r7, #32]
  return(result);
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f040 808d 	bne.w	8002afe <osThreadNew+0x146>
 80029e4:	4b48      	ldr	r3, [pc, #288]	; (8002b08 <osThreadNew+0x150>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d106      	bne.n	80029fa <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80029ec:	f3ef 8311 	mrs	r3, BASEPRI
 80029f0:	61fb      	str	r3, [r7, #28]
  return(result);
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f040 8082 	bne.w	8002afe <osThreadNew+0x146>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d07e      	beq.n	8002afe <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8002a00:	2380      	movs	r3, #128	; 0x80
 8002a02:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8002a04:	2318      	movs	r3, #24
 8002a06:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002a08:	2300      	movs	r3, #0
 8002a0a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8002a0c:	f107 031b 	add.w	r3, r7, #27
 8002a10:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8002a12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a16:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d045      	beq.n	8002aaa <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d002      	beq.n	8002a2c <osThreadNew+0x74>
        name = attr->name;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <osThreadNew+0x9a>
 8002a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a42:	2b38      	cmp	r3, #56	; 0x38
 8002a44:	d805      	bhi.n	8002a52 <osThreadNew+0x9a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <osThreadNew+0x9e>
        return (NULL);
 8002a52:	2300      	movs	r3, #0
 8002a54:	e054      	b.n	8002b00 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	089b      	lsrs	r3, r3, #2
 8002a64:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00e      	beq.n	8002a8c <osThreadNew+0xd4>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	2b5b      	cmp	r3, #91	; 0x5b
 8002a74:	d90a      	bls.n	8002a8c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d006      	beq.n	8002a8c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <osThreadNew+0xd4>
        mem = 1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a8a:	e010      	b.n	8002aae <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10c      	bne.n	8002aae <osThreadNew+0xf6>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d108      	bne.n	8002aae <osThreadNew+0xf6>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d104      	bne.n	8002aae <osThreadNew+0xf6>
          mem = 0;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa8:	e001      	b.n	8002aae <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8002aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d110      	bne.n	8002ad6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002abc:	9202      	str	r2, [sp, #8]
 8002abe:	9301      	str	r3, [sp, #4]
 8002ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ac8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fe12 	bl	80036f4 <xTaskCreateStatic>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	e013      	b.n	8002afe <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8002ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d110      	bne.n	8002afe <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	f107 0314 	add.w	r3, r7, #20
 8002ae4:	9301      	str	r3, [sp, #4]
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae8:	9300      	str	r3, [sp, #0]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 fe5c 	bl	80037ac <xTaskCreate>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d001      	beq.n	8002afe <osThreadNew+0x146>
          hTask = NULL;
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002afe:	697b      	ldr	r3, [r7, #20]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3738      	adds	r7, #56	; 0x38
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	20000164 	.word	0x20000164

08002b0c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b14:	f3ef 8305 	mrs	r3, IPSR
 8002b18:	613b      	str	r3, [r7, #16]
  return(result);
 8002b1a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10f      	bne.n	8002b40 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b20:	f3ef 8310 	mrs	r3, PRIMASK
 8002b24:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d109      	bne.n	8002b40 <osDelay+0x34>
 8002b2c:	4b0d      	ldr	r3, [pc, #52]	; (8002b64 <osDelay+0x58>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d109      	bne.n	8002b48 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002b34:	f3ef 8311 	mrs	r3, BASEPRI
 8002b38:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <osDelay+0x3c>
    stat = osErrorISR;
 8002b40:	f06f 0305 	mvn.w	r3, #5
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	e007      	b.n	8002b58 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d002      	beq.n	8002b58 <osDelay+0x4c>
      vTaskDelay(ticks);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 ff66 	bl	8003a24 <vTaskDelay>
    }
  }

  return (stat);
 8002b58:	697b      	ldr	r3, [r7, #20]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000164 	.word	0x20000164

08002b68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4a06      	ldr	r2, [pc, #24]	; (8002b90 <vApplicationGetIdleTaskMemory+0x28>)
 8002b78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	4a05      	ldr	r2, [pc, #20]	; (8002b94 <vApplicationGetIdleTaskMemory+0x2c>)
 8002b7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2280      	movs	r2, #128	; 0x80
 8002b84:	601a      	str	r2, [r3, #0]
}
 8002b86:	bf00      	nop
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr
 8002b90:	20000168 	.word	0x20000168
 8002b94:	200001c4 	.word	0x200001c4

08002b98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4a07      	ldr	r2, [pc, #28]	; (8002bc4 <vApplicationGetTimerTaskMemory+0x2c>)
 8002ba8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	4a06      	ldr	r2, [pc, #24]	; (8002bc8 <vApplicationGetTimerTaskMemory+0x30>)
 8002bae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bb6:	601a      	str	r2, [r3, #0]
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	200003c4 	.word	0x200003c4
 8002bc8:	20000420 	.word	0x20000420

08002bcc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f103 0208 	add.w	r2, r3, #8
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002be4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f103 0208 	add.w	r2, r3, #8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f103 0208 	add.w	r2, r3, #8
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr

08002c0a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr

08002c22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c22:	b480      	push	{r7}
 8002c24:	b085      	sub	sp, #20
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
 8002c2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	1c5a      	adds	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	601a      	str	r2, [r3, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c7e:	d103      	bne.n	8002c88 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	60fb      	str	r3, [r7, #12]
 8002c86:	e00c      	b.n	8002ca2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3308      	adds	r3, #8
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	e002      	b.n	8002c96 <vListInsert+0x2e>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68ba      	ldr	r2, [r7, #8]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d2f6      	bcs.n	8002c90 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	601a      	str	r2, [r3, #0]
}
 8002cce:	bf00      	nop
 8002cd0:	3714      	adds	r7, #20
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6892      	ldr	r2, [r2, #8]
 8002cee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6852      	ldr	r2, [r2, #4]
 8002cf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d103      	bne.n	8002d0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	1e5a      	subs	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
	...

08002d2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10a      	bne.n	8002d56 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d44:	f383 8811 	msr	BASEPRI, r3
 8002d48:	f3bf 8f6f 	isb	sy
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002d52:	bf00      	nop
 8002d54:	e7fe      	b.n	8002d54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002d56:	f001 ffc9 	bl	8004cec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d62:	68f9      	ldr	r1, [r7, #12]
 8002d64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d66:	fb01 f303 	mul.w	r3, r1, r3
 8002d6a:	441a      	add	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2200      	movs	r2, #0
 8002d74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d86:	3b01      	subs	r3, #1
 8002d88:	68f9      	ldr	r1, [r7, #12]
 8002d8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d8c:	fb01 f303 	mul.w	r3, r1, r3
 8002d90:	441a      	add	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	22ff      	movs	r2, #255	; 0xff
 8002d9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	22ff      	movs	r2, #255	; 0xff
 8002da2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d114      	bne.n	8002dd6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d01a      	beq.n	8002dea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	3310      	adds	r3, #16
 8002db8:	4618      	mov	r0, r3
 8002dba:	f001 f8f1 	bl	8003fa0 <xTaskRemoveFromEventList>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d012      	beq.n	8002dea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <xQueueGenericReset+0xcc>)
 8002dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	f3bf 8f6f 	isb	sy
 8002dd4:	e009      	b.n	8002dea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	3310      	adds	r3, #16
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fef6 	bl	8002bcc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	3324      	adds	r3, #36	; 0x24
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fef1 	bl	8002bcc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002dea:	f001 ffaf 	bl	8004d4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002dee:	2301      	movs	r3, #1
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	e000ed04 	.word	0xe000ed04

08002dfc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08e      	sub	sp, #56	; 0x38
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10a      	bne.n	8002e26 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e14:	f383 8811 	msr	BASEPRI, r3
 8002e18:	f3bf 8f6f 	isb	sy
 8002e1c:	f3bf 8f4f 	dsb	sy
 8002e20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e22:	bf00      	nop
 8002e24:	e7fe      	b.n	8002e24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10a      	bne.n	8002e42 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e30:	f383 8811 	msr	BASEPRI, r3
 8002e34:	f3bf 8f6f 	isb	sy
 8002e38:	f3bf 8f4f 	dsb	sy
 8002e3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e3e:	bf00      	nop
 8002e40:	e7fe      	b.n	8002e40 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d002      	beq.n	8002e4e <xQueueGenericCreateStatic+0x52>
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <xQueueGenericCreateStatic+0x56>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <xQueueGenericCreateStatic+0x58>
 8002e52:	2300      	movs	r3, #0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10a      	bne.n	8002e6e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5c:	f383 8811 	msr	BASEPRI, r3
 8002e60:	f3bf 8f6f 	isb	sy
 8002e64:	f3bf 8f4f 	dsb	sy
 8002e68:	623b      	str	r3, [r7, #32]
}
 8002e6a:	bf00      	nop
 8002e6c:	e7fe      	b.n	8002e6c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d102      	bne.n	8002e7a <xQueueGenericCreateStatic+0x7e>
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <xQueueGenericCreateStatic+0x82>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <xQueueGenericCreateStatic+0x84>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d10a      	bne.n	8002e9a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e88:	f383 8811 	msr	BASEPRI, r3
 8002e8c:	f3bf 8f6f 	isb	sy
 8002e90:	f3bf 8f4f 	dsb	sy
 8002e94:	61fb      	str	r3, [r7, #28]
}
 8002e96:	bf00      	nop
 8002e98:	e7fe      	b.n	8002e98 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e9a:	2350      	movs	r3, #80	; 0x50
 8002e9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2b50      	cmp	r3, #80	; 0x50
 8002ea2:	d00a      	beq.n	8002eba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea8:	f383 8811 	msr	BASEPRI, r3
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	f3bf 8f4f 	dsb	sy
 8002eb4:	61bb      	str	r3, [r7, #24]
}
 8002eb6:	bf00      	nop
 8002eb8:	e7fe      	b.n	8002eb8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00d      	beq.n	8002ee0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ecc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f000 f805 	bl	8002eea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3730      	adds	r7, #48	; 0x30
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b084      	sub	sp, #16
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	60f8      	str	r0, [r7, #12]
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
 8002ef6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d103      	bne.n	8002f06 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	e002      	b.n	8002f0c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f18:	2101      	movs	r1, #1
 8002f1a:	69b8      	ldr	r0, [r7, #24]
 8002f1c:	f7ff ff06 	bl	8002d2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	78fa      	ldrb	r2, [r7, #3]
 8002f24:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f28:	bf00      	nop
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b08e      	sub	sp, #56	; 0x38
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
 8002f3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10a      	bne.n	8002f62 <xQueueGenericSend+0x32>
	__asm volatile
 8002f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f50:	f383 8811 	msr	BASEPRI, r3
 8002f54:	f3bf 8f6f 	isb	sy
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002f5e:	bf00      	nop
 8002f60:	e7fe      	b.n	8002f60 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d103      	bne.n	8002f70 <xQueueGenericSend+0x40>
 8002f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d101      	bne.n	8002f74 <xQueueGenericSend+0x44>
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <xQueueGenericSend+0x46>
 8002f74:	2300      	movs	r3, #0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10a      	bne.n	8002f90 <xQueueGenericSend+0x60>
	__asm volatile
 8002f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f7e:	f383 8811 	msr	BASEPRI, r3
 8002f82:	f3bf 8f6f 	isb	sy
 8002f86:	f3bf 8f4f 	dsb	sy
 8002f8a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f8c:	bf00      	nop
 8002f8e:	e7fe      	b.n	8002f8e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d103      	bne.n	8002f9e <xQueueGenericSend+0x6e>
 8002f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <xQueueGenericSend+0x72>
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e000      	b.n	8002fa4 <xQueueGenericSend+0x74>
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10a      	bne.n	8002fbe <xQueueGenericSend+0x8e>
	__asm volatile
 8002fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fac:	f383 8811 	msr	BASEPRI, r3
 8002fb0:	f3bf 8f6f 	isb	sy
 8002fb4:	f3bf 8f4f 	dsb	sy
 8002fb8:	623b      	str	r3, [r7, #32]
}
 8002fba:	bf00      	nop
 8002fbc:	e7fe      	b.n	8002fbc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fbe:	f001 f9b1 	bl	8004324 <xTaskGetSchedulerState>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d102      	bne.n	8002fce <xQueueGenericSend+0x9e>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <xQueueGenericSend+0xa2>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <xQueueGenericSend+0xa4>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10a      	bne.n	8002fee <xQueueGenericSend+0xbe>
	__asm volatile
 8002fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fdc:	f383 8811 	msr	BASEPRI, r3
 8002fe0:	f3bf 8f6f 	isb	sy
 8002fe4:	f3bf 8f4f 	dsb	sy
 8002fe8:	61fb      	str	r3, [r7, #28]
}
 8002fea:	bf00      	nop
 8002fec:	e7fe      	b.n	8002fec <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fee:	f001 fe7d 	bl	8004cec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d302      	bcc.n	8003004 <xQueueGenericSend+0xd4>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d129      	bne.n	8003058 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800300a:	f000 fa07 	bl	800341c <prvCopyDataToQueue>
 800300e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	2b00      	cmp	r3, #0
 8003016:	d010      	beq.n	800303a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301a:	3324      	adds	r3, #36	; 0x24
 800301c:	4618      	mov	r0, r3
 800301e:	f000 ffbf 	bl	8003fa0 <xTaskRemoveFromEventList>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d013      	beq.n	8003050 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003028:	4b3f      	ldr	r3, [pc, #252]	; (8003128 <xQueueGenericSend+0x1f8>)
 800302a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	f3bf 8f6f 	isb	sy
 8003038:	e00a      	b.n	8003050 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800303a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303c:	2b00      	cmp	r3, #0
 800303e:	d007      	beq.n	8003050 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003040:	4b39      	ldr	r3, [pc, #228]	; (8003128 <xQueueGenericSend+0x1f8>)
 8003042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003050:	f001 fe7c 	bl	8004d4c <vPortExitCritical>
				return pdPASS;
 8003054:	2301      	movs	r3, #1
 8003056:	e063      	b.n	8003120 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d103      	bne.n	8003066 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800305e:	f001 fe75 	bl	8004d4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003062:	2300      	movs	r3, #0
 8003064:	e05c      	b.n	8003120 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003068:	2b00      	cmp	r3, #0
 800306a:	d106      	bne.n	800307a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800306c:	f107 0314 	add.w	r3, r7, #20
 8003070:	4618      	mov	r0, r3
 8003072:	f000 fff9 	bl	8004068 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003076:	2301      	movs	r3, #1
 8003078:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800307a:	f001 fe67 	bl	8004d4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800307e:	f000 fd6b 	bl	8003b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003082:	f001 fe33 	bl	8004cec <vPortEnterCritical>
 8003086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003088:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800308c:	b25b      	sxtb	r3, r3
 800308e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003092:	d103      	bne.n	800309c <xQueueGenericSend+0x16c>
 8003094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800309c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030a2:	b25b      	sxtb	r3, r3
 80030a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030a8:	d103      	bne.n	80030b2 <xQueueGenericSend+0x182>
 80030aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030b2:	f001 fe4b 	bl	8004d4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030b6:	1d3a      	adds	r2, r7, #4
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	4611      	mov	r1, r2
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 ffe8 	bl	8004094 <xTaskCheckForTimeOut>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d124      	bne.n	8003114 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030cc:	f000 fa9e 	bl	800360c <prvIsQueueFull>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d018      	beq.n	8003108 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80030d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d8:	3310      	adds	r3, #16
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	4611      	mov	r1, r2
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 ff0e 	bl	8003f00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80030e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030e6:	f000 fa29 	bl	800353c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80030ea:	f000 fd43 	bl	8003b74 <xTaskResumeAll>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f47f af7c 	bne.w	8002fee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80030f6:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <xQueueGenericSend+0x1f8>)
 80030f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	f3bf 8f6f 	isb	sy
 8003106:	e772      	b.n	8002fee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003108:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800310a:	f000 fa17 	bl	800353c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800310e:	f000 fd31 	bl	8003b74 <xTaskResumeAll>
 8003112:	e76c      	b.n	8002fee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003116:	f000 fa11 	bl	800353c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800311a:	f000 fd2b 	bl	8003b74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800311e:	2300      	movs	r3, #0
		}
	}
}
 8003120:	4618      	mov	r0, r3
 8003122:	3738      	adds	r7, #56	; 0x38
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	e000ed04 	.word	0xe000ed04

0800312c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08e      	sub	sp, #56	; 0x38
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800313e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10a      	bne.n	800315a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003148:	f383 8811 	msr	BASEPRI, r3
 800314c:	f3bf 8f6f 	isb	sy
 8003150:	f3bf 8f4f 	dsb	sy
 8003154:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003156:	bf00      	nop
 8003158:	e7fe      	b.n	8003158 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d103      	bne.n	8003168 <xQueueGenericSendFromISR+0x3c>
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <xQueueGenericSendFromISR+0x40>
 8003168:	2301      	movs	r3, #1
 800316a:	e000      	b.n	800316e <xQueueGenericSendFromISR+0x42>
 800316c:	2300      	movs	r3, #0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10a      	bne.n	8003188 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003176:	f383 8811 	msr	BASEPRI, r3
 800317a:	f3bf 8f6f 	isb	sy
 800317e:	f3bf 8f4f 	dsb	sy
 8003182:	623b      	str	r3, [r7, #32]
}
 8003184:	bf00      	nop
 8003186:	e7fe      	b.n	8003186 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	2b02      	cmp	r3, #2
 800318c:	d103      	bne.n	8003196 <xQueueGenericSendFromISR+0x6a>
 800318e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003192:	2b01      	cmp	r3, #1
 8003194:	d101      	bne.n	800319a <xQueueGenericSendFromISR+0x6e>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <xQueueGenericSendFromISR+0x70>
 800319a:	2300      	movs	r3, #0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10a      	bne.n	80031b6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80031a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	61fb      	str	r3, [r7, #28]
}
 80031b2:	bf00      	nop
 80031b4:	e7fe      	b.n	80031b4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031b6:	f001 fe5b 	bl	8004e70 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80031ba:	f3ef 8211 	mrs	r2, BASEPRI
 80031be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c2:	f383 8811 	msr	BASEPRI, r3
 80031c6:	f3bf 8f6f 	isb	sy
 80031ca:	f3bf 8f4f 	dsb	sy
 80031ce:	61ba      	str	r2, [r7, #24]
 80031d0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80031d2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80031d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031de:	429a      	cmp	r2, r3
 80031e0:	d302      	bcc.n	80031e8 <xQueueGenericSendFromISR+0xbc>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d12c      	bne.n	8003242 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80031e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	68b9      	ldr	r1, [r7, #8]
 80031f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031f8:	f000 f910 	bl	800341c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80031fc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003204:	d112      	bne.n	800322c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	2b00      	cmp	r3, #0
 800320c:	d016      	beq.n	800323c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003210:	3324      	adds	r3, #36	; 0x24
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fec4 	bl	8003fa0 <xTaskRemoveFromEventList>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00e      	beq.n	800323c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00b      	beq.n	800323c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	e007      	b.n	800323c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800322c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003230:	3301      	adds	r3, #1
 8003232:	b2db      	uxtb	r3, r3
 8003234:	b25a      	sxtb	r2, r3
 8003236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800323c:	2301      	movs	r3, #1
 800323e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003240:	e001      	b.n	8003246 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003242:	2300      	movs	r3, #0
 8003244:	637b      	str	r3, [r7, #52]	; 0x34
 8003246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003248:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003250:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003254:	4618      	mov	r0, r3
 8003256:	3738      	adds	r7, #56	; 0x38
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08c      	sub	sp, #48	; 0x30
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003268:	2300      	movs	r3, #0
 800326a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10a      	bne.n	800328c <xQueueReceive+0x30>
	__asm volatile
 8003276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327a:	f383 8811 	msr	BASEPRI, r3
 800327e:	f3bf 8f6f 	isb	sy
 8003282:	f3bf 8f4f 	dsb	sy
 8003286:	623b      	str	r3, [r7, #32]
}
 8003288:	bf00      	nop
 800328a:	e7fe      	b.n	800328a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d103      	bne.n	800329a <xQueueReceive+0x3e>
 8003292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <xQueueReceive+0x42>
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <xQueueReceive+0x44>
 800329e:	2300      	movs	r3, #0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10a      	bne.n	80032ba <xQueueReceive+0x5e>
	__asm volatile
 80032a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a8:	f383 8811 	msr	BASEPRI, r3
 80032ac:	f3bf 8f6f 	isb	sy
 80032b0:	f3bf 8f4f 	dsb	sy
 80032b4:	61fb      	str	r3, [r7, #28]
}
 80032b6:	bf00      	nop
 80032b8:	e7fe      	b.n	80032b8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032ba:	f001 f833 	bl	8004324 <xTaskGetSchedulerState>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <xQueueReceive+0x6e>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <xQueueReceive+0x72>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e000      	b.n	80032d0 <xQueueReceive+0x74>
 80032ce:	2300      	movs	r3, #0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10a      	bne.n	80032ea <xQueueReceive+0x8e>
	__asm volatile
 80032d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	61bb      	str	r3, [r7, #24]
}
 80032e6:	bf00      	nop
 80032e8:	e7fe      	b.n	80032e8 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80032ea:	f001 fcff 	bl	8004cec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d01f      	beq.n	800333a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032fa:	68b9      	ldr	r1, [r7, #8]
 80032fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032fe:	f000 f8f7 	bl	80034f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	1e5a      	subs	r2, r3, #1
 8003306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003308:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00f      	beq.n	8003332 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003314:	3310      	adds	r3, #16
 8003316:	4618      	mov	r0, r3
 8003318:	f000 fe42 	bl	8003fa0 <xTaskRemoveFromEventList>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003322:	4b3d      	ldr	r3, [pc, #244]	; (8003418 <xQueueReceive+0x1bc>)
 8003324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	f3bf 8f4f 	dsb	sy
 800332e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003332:	f001 fd0b 	bl	8004d4c <vPortExitCritical>
				return pdPASS;
 8003336:	2301      	movs	r3, #1
 8003338:	e069      	b.n	800340e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d103      	bne.n	8003348 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003340:	f001 fd04 	bl	8004d4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003344:	2300      	movs	r3, #0
 8003346:	e062      	b.n	800340e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334a:	2b00      	cmp	r3, #0
 800334c:	d106      	bne.n	800335c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800334e:	f107 0310 	add.w	r3, r7, #16
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fe88 	bl	8004068 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003358:	2301      	movs	r3, #1
 800335a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800335c:	f001 fcf6 	bl	8004d4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003360:	f000 fbfa 	bl	8003b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003364:	f001 fcc2 	bl	8004cec <vPortEnterCritical>
 8003368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800336a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800336e:	b25b      	sxtb	r3, r3
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003374:	d103      	bne.n	800337e <xQueueReceive+0x122>
 8003376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800337e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003380:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003384:	b25b      	sxtb	r3, r3
 8003386:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800338a:	d103      	bne.n	8003394 <xQueueReceive+0x138>
 800338c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003394:	f001 fcda 	bl	8004d4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003398:	1d3a      	adds	r2, r7, #4
 800339a:	f107 0310 	add.w	r3, r7, #16
 800339e:	4611      	mov	r1, r2
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 fe77 	bl	8004094 <xTaskCheckForTimeOut>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d123      	bne.n	80033f4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033ae:	f000 f917 	bl	80035e0 <prvIsQueueEmpty>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d017      	beq.n	80033e8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ba:	3324      	adds	r3, #36	; 0x24
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f000 fd9d 	bl	8003f00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033c8:	f000 f8b8 	bl	800353c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033cc:	f000 fbd2 	bl	8003b74 <xTaskResumeAll>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d189      	bne.n	80032ea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80033d6:	4b10      	ldr	r3, [pc, #64]	; (8003418 <xQueueReceive+0x1bc>)
 80033d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	f3bf 8f4f 	dsb	sy
 80033e2:	f3bf 8f6f 	isb	sy
 80033e6:	e780      	b.n	80032ea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033ea:	f000 f8a7 	bl	800353c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033ee:	f000 fbc1 	bl	8003b74 <xTaskResumeAll>
 80033f2:	e77a      	b.n	80032ea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80033f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033f6:	f000 f8a1 	bl	800353c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033fa:	f000 fbbb 	bl	8003b74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003400:	f000 f8ee 	bl	80035e0 <prvIsQueueEmpty>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	f43f af6f 	beq.w	80032ea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800340c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800340e:	4618      	mov	r0, r3
 8003410:	3730      	adds	r7, #48	; 0x30
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	e000ed04 	.word	0xe000ed04

0800341c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003430:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10d      	bne.n	8003456 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d14d      	bne.n	80034de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	4618      	mov	r0, r3
 8003448:	f000 ff8a 	bl	8004360 <xTaskPriorityDisinherit>
 800344c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	605a      	str	r2, [r3, #4]
 8003454:	e043      	b.n	80034de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d119      	bne.n	8003490 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6898      	ldr	r0, [r3, #8]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	461a      	mov	r2, r3
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	f001 ff6c 	bl	8005344 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	441a      	add	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	429a      	cmp	r2, r3
 8003484:	d32b      	bcc.n	80034de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	609a      	str	r2, [r3, #8]
 800348e:	e026      	b.n	80034de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	68d8      	ldr	r0, [r3, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003498:	461a      	mov	r2, r3
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	f001 ff52 	bl	8005344 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	425b      	negs	r3, r3
 80034aa:	441a      	add	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d207      	bcs.n	80034cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	425b      	negs	r3, r3
 80034c6:	441a      	add	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d105      	bne.n	80034de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	3b01      	subs	r3, #1
 80034dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80034e6:	697b      	ldr	r3, [r7, #20]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d018      	beq.n	8003534 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	441a      	add	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	429a      	cmp	r2, r3
 800351a:	d303      	bcc.n	8003524 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68d9      	ldr	r1, [r3, #12]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352c:	461a      	mov	r2, r3
 800352e:	6838      	ldr	r0, [r7, #0]
 8003530:	f001 ff08 	bl	8005344 <memcpy>
	}
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003544:	f001 fbd2 	bl	8004cec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800354e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003550:	e011      	b.n	8003576 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	2b00      	cmp	r3, #0
 8003558:	d012      	beq.n	8003580 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	3324      	adds	r3, #36	; 0x24
 800355e:	4618      	mov	r0, r3
 8003560:	f000 fd1e 	bl	8003fa0 <xTaskRemoveFromEventList>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800356a:	f000 fdf5 	bl	8004158 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800356e:	7bfb      	ldrb	r3, [r7, #15]
 8003570:	3b01      	subs	r3, #1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357a:	2b00      	cmp	r3, #0
 800357c:	dce9      	bgt.n	8003552 <prvUnlockQueue+0x16>
 800357e:	e000      	b.n	8003582 <prvUnlockQueue+0x46>
					break;
 8003580:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	22ff      	movs	r2, #255	; 0xff
 8003586:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800358a:	f001 fbdf 	bl	8004d4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800358e:	f001 fbad 	bl	8004cec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003598:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800359a:	e011      	b.n	80035c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d012      	beq.n	80035ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	3310      	adds	r3, #16
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fcf9 	bl	8003fa0 <xTaskRemoveFromEventList>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80035b4:	f000 fdd0 	bl	8004158 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035b8:	7bbb      	ldrb	r3, [r7, #14]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	dce9      	bgt.n	800359c <prvUnlockQueue+0x60>
 80035c8:	e000      	b.n	80035cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80035ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	22ff      	movs	r2, #255	; 0xff
 80035d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80035d4:	f001 fbba 	bl	8004d4c <vPortExitCritical>
}
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80035e8:	f001 fb80 	bl	8004cec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d102      	bne.n	80035fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80035f4:	2301      	movs	r3, #1
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	e001      	b.n	80035fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80035fe:	f001 fba5 	bl	8004d4c <vPortExitCritical>

	return xReturn;
 8003602:	68fb      	ldr	r3, [r7, #12]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003614:	f001 fb6a 	bl	8004cec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003620:	429a      	cmp	r2, r3
 8003622:	d102      	bne.n	800362a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003624:	2301      	movs	r3, #1
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	e001      	b.n	800362e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800362a:	2300      	movs	r3, #0
 800362c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800362e:	f001 fb8d 	bl	8004d4c <vPortExitCritical>

	return xReturn;
 8003632:	68fb      	ldr	r3, [r7, #12]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003646:	2300      	movs	r3, #0
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	e014      	b.n	8003676 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800364c:	4a0e      	ldr	r2, [pc, #56]	; (8003688 <vQueueAddToRegistry+0x4c>)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10b      	bne.n	8003670 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003658:	490b      	ldr	r1, [pc, #44]	; (8003688 <vQueueAddToRegistry+0x4c>)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003662:	4a09      	ldr	r2, [pc, #36]	; (8003688 <vQueueAddToRegistry+0x4c>)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	4413      	add	r3, r2
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800366e:	e006      	b.n	800367e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	3301      	adds	r3, #1
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2b07      	cmp	r3, #7
 800367a:	d9e7      	bls.n	800364c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800367c:	bf00      	nop
 800367e:	bf00      	nop
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr
 8003688:	20000820 	.word	0x20000820

0800368c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800369c:	f001 fb26 	bl	8004cec <vPortEnterCritical>
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80036a6:	b25b      	sxtb	r3, r3
 80036a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036ac:	d103      	bne.n	80036b6 <vQueueWaitForMessageRestricted+0x2a>
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036bc:	b25b      	sxtb	r3, r3
 80036be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036c2:	d103      	bne.n	80036cc <vQueueWaitForMessageRestricted+0x40>
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036cc:	f001 fb3e 	bl	8004d4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d106      	bne.n	80036e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	3324      	adds	r3, #36	; 0x24
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 fc31 	bl	8003f48 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80036e6:	6978      	ldr	r0, [r7, #20]
 80036e8:	f7ff ff28 	bl	800353c <prvUnlockQueue>
	}
 80036ec:	bf00      	nop
 80036ee:	3718      	adds	r7, #24
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08e      	sub	sp, #56	; 0x38
 80036f8:	af04      	add	r7, sp, #16
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 8003700:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10a      	bne.n	800371e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800370c:	f383 8811 	msr	BASEPRI, r3
 8003710:	f3bf 8f6f 	isb	sy
 8003714:	f3bf 8f4f 	dsb	sy
 8003718:	623b      	str	r3, [r7, #32]
}
 800371a:	bf00      	nop
 800371c:	e7fe      	b.n	800371c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800371e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003720:	2b00      	cmp	r3, #0
 8003722:	d10a      	bne.n	800373a <xTaskCreateStatic+0x46>
	__asm volatile
 8003724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003728:	f383 8811 	msr	BASEPRI, r3
 800372c:	f3bf 8f6f 	isb	sy
 8003730:	f3bf 8f4f 	dsb	sy
 8003734:	61fb      	str	r3, [r7, #28]
}
 8003736:	bf00      	nop
 8003738:	e7fe      	b.n	8003738 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800373a:	235c      	movs	r3, #92	; 0x5c
 800373c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	2b5c      	cmp	r3, #92	; 0x5c
 8003742:	d00a      	beq.n	800375a <xTaskCreateStatic+0x66>
	__asm volatile
 8003744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003748:	f383 8811 	msr	BASEPRI, r3
 800374c:	f3bf 8f6f 	isb	sy
 8003750:	f3bf 8f4f 	dsb	sy
 8003754:	61bb      	str	r3, [r7, #24]
}
 8003756:	bf00      	nop
 8003758:	e7fe      	b.n	8003758 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800375a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01e      	beq.n	800379e <xTaskCreateStatic+0xaa>
 8003760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003762:	2b00      	cmp	r3, #0
 8003764:	d01b      	beq.n	800379e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003768:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800376e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003772:	2202      	movs	r2, #2
 8003774:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003778:	2300      	movs	r3, #0
 800377a:	9303      	str	r3, [sp, #12]
 800377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377e:	9302      	str	r3, [sp, #8]
 8003780:	f107 0314 	add.w	r3, r7, #20
 8003784:	9301      	str	r3, [sp, #4]
 8003786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	68b9      	ldr	r1, [r7, #8]
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 f850 	bl	8003836 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003796:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003798:	f000 f8d4 	bl	8003944 <prvAddNewTaskToReadyList>
 800379c:	e001      	b.n	80037a2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80037a2:	697b      	ldr	r3, [r7, #20]
	}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3728      	adds	r7, #40	; 0x28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08c      	sub	sp, #48	; 0x30
 80037b0:	af04      	add	r7, sp, #16
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	4613      	mov	r3, r2
 80037ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037bc:	88fb      	ldrh	r3, [r7, #6]
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f001 fb93 	bl	8004eec <pvPortMalloc>
 80037c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00e      	beq.n	80037ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80037ce:	205c      	movs	r0, #92	; 0x5c
 80037d0:	f001 fb8c 	bl	8004eec <pvPortMalloc>
 80037d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	631a      	str	r2, [r3, #48]	; 0x30
 80037e2:	e005      	b.n	80037f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80037e4:	6978      	ldr	r0, [r7, #20]
 80037e6:	f001 fc45 	bl	8005074 <vPortFree>
 80037ea:	e001      	b.n	80037f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d017      	beq.n	8003826 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037fe:	88fa      	ldrh	r2, [r7, #6]
 8003800:	2300      	movs	r3, #0
 8003802:	9303      	str	r3, [sp, #12]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	9302      	str	r3, [sp, #8]
 8003808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380a:	9301      	str	r3, [sp, #4]
 800380c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f80e 	bl	8003836 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800381a:	69f8      	ldr	r0, [r7, #28]
 800381c:	f000 f892 	bl	8003944 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003820:	2301      	movs	r3, #1
 8003822:	61bb      	str	r3, [r7, #24]
 8003824:	e002      	b.n	800382c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003826:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800382a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800382c:	69bb      	ldr	r3, [r7, #24]
	}
 800382e:	4618      	mov	r0, r3
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b088      	sub	sp, #32
 800383a:	af00      	add	r7, sp, #0
 800383c:	60f8      	str	r0, [r7, #12]
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	607a      	str	r2, [r7, #4]
 8003842:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003846:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	461a      	mov	r2, r3
 800384e:	21a5      	movs	r1, #165	; 0xa5
 8003850:	f001 fd44 	bl	80052dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003856:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800385e:	3b01      	subs	r3, #1
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	4413      	add	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	f023 0307 	bic.w	r3, r3, #7
 800386c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00a      	beq.n	800388e <prvInitialiseNewTask+0x58>
	__asm volatile
 8003878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800387c:	f383 8811 	msr	BASEPRI, r3
 8003880:	f3bf 8f6f 	isb	sy
 8003884:	f3bf 8f4f 	dsb	sy
 8003888:	617b      	str	r3, [r7, #20]
}
 800388a:	bf00      	nop
 800388c:	e7fe      	b.n	800388c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800388e:	2300      	movs	r3, #0
 8003890:	61fb      	str	r3, [r7, #28]
 8003892:	e012      	b.n	80038ba <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	4413      	add	r3, r2
 800389a:	7819      	ldrb	r1, [r3, #0]
 800389c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	4413      	add	r3, r2
 80038a2:	3334      	adds	r3, #52	; 0x34
 80038a4:	460a      	mov	r2, r1
 80038a6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	4413      	add	r3, r2
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d006      	beq.n	80038c2 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	3301      	adds	r3, #1
 80038b8:	61fb      	str	r3, [r7, #28]
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	2b0f      	cmp	r3, #15
 80038be:	d9e9      	bls.n	8003894 <prvInitialiseNewTask+0x5e>
 80038c0:	e000      	b.n	80038c4 <prvInitialiseNewTask+0x8e>
		{
			break;
 80038c2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80038c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ce:	2b37      	cmp	r3, #55	; 0x37
 80038d0:	d901      	bls.n	80038d6 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038d2:	2337      	movs	r3, #55	; 0x37
 80038d4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80038d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80038dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038e0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80038e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e4:	2200      	movs	r2, #0
 80038e6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ea:	3304      	adds	r3, #4
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff f98c 	bl	8002c0a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f4:	3318      	adds	r3, #24
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff f987 	bl	8002c0a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003900:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003904:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800390c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003910:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003914:	2200      	movs	r2, #0
 8003916:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	68f9      	ldr	r1, [r7, #12]
 8003924:	69b8      	ldr	r0, [r7, #24]
 8003926:	f001 f8ef 	bl	8004b08 <pxPortInitialiseStack>
 800392a:	4602      	mov	r2, r0
 800392c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800393a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800393c:	bf00      	nop
 800393e:	3720      	adds	r7, #32
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800394c:	f001 f9ce 	bl	8004cec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003950:	4b2d      	ldr	r3, [pc, #180]	; (8003a08 <prvAddNewTaskToReadyList+0xc4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3301      	adds	r3, #1
 8003956:	4a2c      	ldr	r2, [pc, #176]	; (8003a08 <prvAddNewTaskToReadyList+0xc4>)
 8003958:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800395a:	4b2c      	ldr	r3, [pc, #176]	; (8003a0c <prvAddNewTaskToReadyList+0xc8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d109      	bne.n	8003976 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003962:	4a2a      	ldr	r2, [pc, #168]	; (8003a0c <prvAddNewTaskToReadyList+0xc8>)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003968:	4b27      	ldr	r3, [pc, #156]	; (8003a08 <prvAddNewTaskToReadyList+0xc4>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d110      	bne.n	8003992 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003970:	f000 fc16 	bl	80041a0 <prvInitialiseTaskLists>
 8003974:	e00d      	b.n	8003992 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003976:	4b26      	ldr	r3, [pc, #152]	; (8003a10 <prvAddNewTaskToReadyList+0xcc>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d109      	bne.n	8003992 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800397e:	4b23      	ldr	r3, [pc, #140]	; (8003a0c <prvAddNewTaskToReadyList+0xc8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003988:	429a      	cmp	r2, r3
 800398a:	d802      	bhi.n	8003992 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800398c:	4a1f      	ldr	r2, [pc, #124]	; (8003a0c <prvAddNewTaskToReadyList+0xc8>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003992:	4b20      	ldr	r3, [pc, #128]	; (8003a14 <prvAddNewTaskToReadyList+0xd0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	3301      	adds	r3, #1
 8003998:	4a1e      	ldr	r2, [pc, #120]	; (8003a14 <prvAddNewTaskToReadyList+0xd0>)
 800399a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800399c:	4b1d      	ldr	r3, [pc, #116]	; (8003a14 <prvAddNewTaskToReadyList+0xd0>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039a8:	4b1b      	ldr	r3, [pc, #108]	; (8003a18 <prvAddNewTaskToReadyList+0xd4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d903      	bls.n	80039b8 <prvAddNewTaskToReadyList+0x74>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	4a18      	ldr	r2, [pc, #96]	; (8003a18 <prvAddNewTaskToReadyList+0xd4>)
 80039b6:	6013      	str	r3, [r2, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039bc:	4613      	mov	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	4413      	add	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4a15      	ldr	r2, [pc, #84]	; (8003a1c <prvAddNewTaskToReadyList+0xd8>)
 80039c6:	441a      	add	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	3304      	adds	r3, #4
 80039cc:	4619      	mov	r1, r3
 80039ce:	4610      	mov	r0, r2
 80039d0:	f7ff f927 	bl	8002c22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80039d4:	f001 f9ba 	bl	8004d4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039d8:	4b0d      	ldr	r3, [pc, #52]	; (8003a10 <prvAddNewTaskToReadyList+0xcc>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00e      	beq.n	80039fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039e0:	4b0a      	ldr	r3, [pc, #40]	; (8003a0c <prvAddNewTaskToReadyList+0xc8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d207      	bcs.n	80039fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039ee:	4b0c      	ldr	r3, [pc, #48]	; (8003a20 <prvAddNewTaskToReadyList+0xdc>)
 80039f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	f3bf 8f4f 	dsb	sy
 80039fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039fe:	bf00      	nop
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20000d34 	.word	0x20000d34
 8003a0c:	20000860 	.word	0x20000860
 8003a10:	20000d40 	.word	0x20000d40
 8003a14:	20000d50 	.word	0x20000d50
 8003a18:	20000d3c 	.word	0x20000d3c
 8003a1c:	20000864 	.word	0x20000864
 8003a20:	e000ed04 	.word	0xe000ed04

08003a24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d017      	beq.n	8003a66 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a36:	4b13      	ldr	r3, [pc, #76]	; (8003a84 <vTaskDelay+0x60>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <vTaskDelay+0x30>
	__asm volatile
 8003a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a42:	f383 8811 	msr	BASEPRI, r3
 8003a46:	f3bf 8f6f 	isb	sy
 8003a4a:	f3bf 8f4f 	dsb	sy
 8003a4e:	60bb      	str	r3, [r7, #8]
}
 8003a50:	bf00      	nop
 8003a52:	e7fe      	b.n	8003a52 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a54:	f000 f880 	bl	8003b58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a58:	2100      	movs	r1, #0
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fcee 	bl	800443c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a60:	f000 f888 	bl	8003b74 <xTaskResumeAll>
 8003a64:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d107      	bne.n	8003a7c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003a6c:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <vTaskDelay+0x64>)
 8003a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003a7c:	bf00      	nop
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000d5c 	.word	0x20000d5c
 8003a88:	e000ed04 	.word	0xe000ed04

08003a8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08a      	sub	sp, #40	; 0x28
 8003a90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a9a:	463a      	mov	r2, r7
 8003a9c:	1d39      	adds	r1, r7, #4
 8003a9e:	f107 0308 	add.w	r3, r7, #8
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7ff f860 	bl	8002b68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003aa8:	6839      	ldr	r1, [r7, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	9202      	str	r2, [sp, #8]
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	460a      	mov	r2, r1
 8003aba:	4921      	ldr	r1, [pc, #132]	; (8003b40 <vTaskStartScheduler+0xb4>)
 8003abc:	4821      	ldr	r0, [pc, #132]	; (8003b44 <vTaskStartScheduler+0xb8>)
 8003abe:	f7ff fe19 	bl	80036f4 <xTaskCreateStatic>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	4a20      	ldr	r2, [pc, #128]	; (8003b48 <vTaskStartScheduler+0xbc>)
 8003ac6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ac8:	4b1f      	ldr	r3, [pc, #124]	; (8003b48 <vTaskStartScheduler+0xbc>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d002      	beq.n	8003ad6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	e001      	b.n	8003ada <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d102      	bne.n	8003ae6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ae0:	f000 fd00 	bl	80044e4 <xTimerCreateTimerTask>
 8003ae4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d116      	bne.n	8003b1a <vTaskStartScheduler+0x8e>
	__asm volatile
 8003aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af0:	f383 8811 	msr	BASEPRI, r3
 8003af4:	f3bf 8f6f 	isb	sy
 8003af8:	f3bf 8f4f 	dsb	sy
 8003afc:	613b      	str	r3, [r7, #16]
}
 8003afe:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003b00:	4b12      	ldr	r3, [pc, #72]	; (8003b4c <vTaskStartScheduler+0xc0>)
 8003b02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003b08:	4b11      	ldr	r3, [pc, #68]	; (8003b50 <vTaskStartScheduler+0xc4>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003b0e:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <vTaskStartScheduler+0xc8>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003b14:	f001 f878 	bl	8004c08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003b18:	e00e      	b.n	8003b38 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b20:	d10a      	bne.n	8003b38 <vTaskStartScheduler+0xac>
	__asm volatile
 8003b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b26:	f383 8811 	msr	BASEPRI, r3
 8003b2a:	f3bf 8f6f 	isb	sy
 8003b2e:	f3bf 8f4f 	dsb	sy
 8003b32:	60fb      	str	r3, [r7, #12]
}
 8003b34:	bf00      	nop
 8003b36:	e7fe      	b.n	8003b36 <vTaskStartScheduler+0xaa>
}
 8003b38:	bf00      	nop
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	08005c44 	.word	0x08005c44
 8003b44:	08004171 	.word	0x08004171
 8003b48:	20000d58 	.word	0x20000d58
 8003b4c:	20000d54 	.word	0x20000d54
 8003b50:	20000d40 	.word	0x20000d40
 8003b54:	20000d38 	.word	0x20000d38

08003b58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003b5c:	4b04      	ldr	r3, [pc, #16]	; (8003b70 <vTaskSuspendAll+0x18>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3301      	adds	r3, #1
 8003b62:	4a03      	ldr	r2, [pc, #12]	; (8003b70 <vTaskSuspendAll+0x18>)
 8003b64:	6013      	str	r3, [r2, #0]
}
 8003b66:	bf00      	nop
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bc80      	pop	{r7}
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000d5c 	.word	0x20000d5c

08003b74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b82:	4b42      	ldr	r3, [pc, #264]	; (8003c8c <xTaskResumeAll+0x118>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10a      	bne.n	8003ba0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b8e:	f383 8811 	msr	BASEPRI, r3
 8003b92:	f3bf 8f6f 	isb	sy
 8003b96:	f3bf 8f4f 	dsb	sy
 8003b9a:	603b      	str	r3, [r7, #0]
}
 8003b9c:	bf00      	nop
 8003b9e:	e7fe      	b.n	8003b9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ba0:	f001 f8a4 	bl	8004cec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003ba4:	4b39      	ldr	r3, [pc, #228]	; (8003c8c <xTaskResumeAll+0x118>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	4a38      	ldr	r2, [pc, #224]	; (8003c8c <xTaskResumeAll+0x118>)
 8003bac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bae:	4b37      	ldr	r3, [pc, #220]	; (8003c8c <xTaskResumeAll+0x118>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d162      	bne.n	8003c7c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003bb6:	4b36      	ldr	r3, [pc, #216]	; (8003c90 <xTaskResumeAll+0x11c>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d05e      	beq.n	8003c7c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003bbe:	e02f      	b.n	8003c20 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003bc0:	4b34      	ldr	r3, [pc, #208]	; (8003c94 <xTaskResumeAll+0x120>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	3318      	adds	r3, #24
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff f883 	bl	8002cd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff f87e 	bl	8002cd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be0:	4b2d      	ldr	r3, [pc, #180]	; (8003c98 <xTaskResumeAll+0x124>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d903      	bls.n	8003bf0 <xTaskResumeAll+0x7c>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bec:	4a2a      	ldr	r2, [pc, #168]	; (8003c98 <xTaskResumeAll+0x124>)
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4a27      	ldr	r2, [pc, #156]	; (8003c9c <xTaskResumeAll+0x128>)
 8003bfe:	441a      	add	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3304      	adds	r3, #4
 8003c04:	4619      	mov	r1, r3
 8003c06:	4610      	mov	r0, r2
 8003c08:	f7ff f80b 	bl	8002c22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c10:	4b23      	ldr	r3, [pc, #140]	; (8003ca0 <xTaskResumeAll+0x12c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d302      	bcc.n	8003c20 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003c1a:	4b22      	ldr	r3, [pc, #136]	; (8003ca4 <xTaskResumeAll+0x130>)
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c20:	4b1c      	ldr	r3, [pc, #112]	; (8003c94 <xTaskResumeAll+0x120>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1cb      	bne.n	8003bc0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003c2e:	f000 fb55 	bl	80042dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003c32:	4b1d      	ldr	r3, [pc, #116]	; (8003ca8 <xTaskResumeAll+0x134>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d010      	beq.n	8003c60 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c3e:	f000 f845 	bl	8003ccc <xTaskIncrementTick>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003c48:	4b16      	ldr	r3, [pc, #88]	; (8003ca4 <xTaskResumeAll+0x130>)
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3b01      	subs	r3, #1
 8003c52:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f1      	bne.n	8003c3e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8003c5a:	4b13      	ldr	r3, [pc, #76]	; (8003ca8 <xTaskResumeAll+0x134>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c60:	4b10      	ldr	r3, [pc, #64]	; (8003ca4 <xTaskResumeAll+0x130>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d009      	beq.n	8003c7c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c6c:	4b0f      	ldr	r3, [pc, #60]	; (8003cac <xTaskResumeAll+0x138>)
 8003c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c7c:	f001 f866 	bl	8004d4c <vPortExitCritical>

	return xAlreadyYielded;
 8003c80:	68bb      	ldr	r3, [r7, #8]
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20000d5c 	.word	0x20000d5c
 8003c90:	20000d34 	.word	0x20000d34
 8003c94:	20000cf4 	.word	0x20000cf4
 8003c98:	20000d3c 	.word	0x20000d3c
 8003c9c:	20000864 	.word	0x20000864
 8003ca0:	20000860 	.word	0x20000860
 8003ca4:	20000d48 	.word	0x20000d48
 8003ca8:	20000d44 	.word	0x20000d44
 8003cac:	e000ed04 	.word	0xe000ed04

08003cb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003cb6:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <xTaskGetTickCount+0x18>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003cbc:	687b      	ldr	r3, [r7, #4]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr
 8003cc8:	20000d38 	.word	0x20000d38

08003ccc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cd6:	4b51      	ldr	r3, [pc, #324]	; (8003e1c <xTaskIncrementTick+0x150>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f040 808e 	bne.w	8003dfc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ce0:	4b4f      	ldr	r3, [pc, #316]	; (8003e20 <xTaskIncrementTick+0x154>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ce8:	4a4d      	ldr	r2, [pc, #308]	; (8003e20 <xTaskIncrementTick+0x154>)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d120      	bne.n	8003d36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003cf4:	4b4b      	ldr	r3, [pc, #300]	; (8003e24 <xTaskIncrementTick+0x158>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <xTaskIncrementTick+0x48>
	__asm volatile
 8003cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d02:	f383 8811 	msr	BASEPRI, r3
 8003d06:	f3bf 8f6f 	isb	sy
 8003d0a:	f3bf 8f4f 	dsb	sy
 8003d0e:	603b      	str	r3, [r7, #0]
}
 8003d10:	bf00      	nop
 8003d12:	e7fe      	b.n	8003d12 <xTaskIncrementTick+0x46>
 8003d14:	4b43      	ldr	r3, [pc, #268]	; (8003e24 <xTaskIncrementTick+0x158>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	4b43      	ldr	r3, [pc, #268]	; (8003e28 <xTaskIncrementTick+0x15c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a41      	ldr	r2, [pc, #260]	; (8003e24 <xTaskIncrementTick+0x158>)
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	4a41      	ldr	r2, [pc, #260]	; (8003e28 <xTaskIncrementTick+0x15c>)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	4b40      	ldr	r3, [pc, #256]	; (8003e2c <xTaskIncrementTick+0x160>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	4a3f      	ldr	r2, [pc, #252]	; (8003e2c <xTaskIncrementTick+0x160>)
 8003d30:	6013      	str	r3, [r2, #0]
 8003d32:	f000 fad3 	bl	80042dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003d36:	4b3e      	ldr	r3, [pc, #248]	; (8003e30 <xTaskIncrementTick+0x164>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d34e      	bcc.n	8003dde <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d40:	4b38      	ldr	r3, [pc, #224]	; (8003e24 <xTaskIncrementTick+0x158>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <xTaskIncrementTick+0x82>
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e000      	b.n	8003d50 <xTaskIncrementTick+0x84>
 8003d4e:	2300      	movs	r3, #0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d004      	beq.n	8003d5e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d54:	4b36      	ldr	r3, [pc, #216]	; (8003e30 <xTaskIncrementTick+0x164>)
 8003d56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d5a:	601a      	str	r2, [r3, #0]
					break;
 8003d5c:	e03f      	b.n	8003dde <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003d5e:	4b31      	ldr	r3, [pc, #196]	; (8003e24 <xTaskIncrementTick+0x158>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d203      	bcs.n	8003d7e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d76:	4a2e      	ldr	r2, [pc, #184]	; (8003e30 <xTaskIncrementTick+0x164>)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6013      	str	r3, [r2, #0]
						break;
 8003d7c:	e02f      	b.n	8003dde <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	3304      	adds	r3, #4
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe ffa8 	bl	8002cd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d004      	beq.n	8003d9a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	3318      	adds	r3, #24
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fe ff9f 	bl	8002cd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d9e:	4b25      	ldr	r3, [pc, #148]	; (8003e34 <xTaskIncrementTick+0x168>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d903      	bls.n	8003dae <xTaskIncrementTick+0xe2>
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	4a22      	ldr	r2, [pc, #136]	; (8003e34 <xTaskIncrementTick+0x168>)
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db2:	4613      	mov	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4a1f      	ldr	r2, [pc, #124]	; (8003e38 <xTaskIncrementTick+0x16c>)
 8003dbc:	441a      	add	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	f7fe ff2c 	bl	8002c22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dce:	4b1b      	ldr	r3, [pc, #108]	; (8003e3c <xTaskIncrementTick+0x170>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d3b3      	bcc.n	8003d40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ddc:	e7b0      	b.n	8003d40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003dde:	4b17      	ldr	r3, [pc, #92]	; (8003e3c <xTaskIncrementTick+0x170>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	4914      	ldr	r1, [pc, #80]	; (8003e38 <xTaskIncrementTick+0x16c>)
 8003de6:	4613      	mov	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4413      	add	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d907      	bls.n	8003e06 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003df6:	2301      	movs	r3, #1
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	e004      	b.n	8003e06 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003dfc:	4b10      	ldr	r3, [pc, #64]	; (8003e40 <xTaskIncrementTick+0x174>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	3301      	adds	r3, #1
 8003e02:	4a0f      	ldr	r2, [pc, #60]	; (8003e40 <xTaskIncrementTick+0x174>)
 8003e04:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003e06:	4b0f      	ldr	r3, [pc, #60]	; (8003e44 <xTaskIncrementTick+0x178>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003e12:	697b      	ldr	r3, [r7, #20]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000d5c 	.word	0x20000d5c
 8003e20:	20000d38 	.word	0x20000d38
 8003e24:	20000cec 	.word	0x20000cec
 8003e28:	20000cf0 	.word	0x20000cf0
 8003e2c:	20000d4c 	.word	0x20000d4c
 8003e30:	20000d54 	.word	0x20000d54
 8003e34:	20000d3c 	.word	0x20000d3c
 8003e38:	20000864 	.word	0x20000864
 8003e3c:	20000860 	.word	0x20000860
 8003e40:	20000d44 	.word	0x20000d44
 8003e44:	20000d48 	.word	0x20000d48

08003e48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e4e:	4b27      	ldr	r3, [pc, #156]	; (8003eec <vTaskSwitchContext+0xa4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003e56:	4b26      	ldr	r3, [pc, #152]	; (8003ef0 <vTaskSwitchContext+0xa8>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003e5c:	e041      	b.n	8003ee2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003e5e:	4b24      	ldr	r3, [pc, #144]	; (8003ef0 <vTaskSwitchContext+0xa8>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003e64:	4b23      	ldr	r3, [pc, #140]	; (8003ef4 <vTaskSwitchContext+0xac>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	e010      	b.n	8003e8e <vTaskSwitchContext+0x46>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10a      	bne.n	8003e88 <vTaskSwitchContext+0x40>
	__asm volatile
 8003e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	607b      	str	r3, [r7, #4]
}
 8003e84:	bf00      	nop
 8003e86:	e7fe      	b.n	8003e86 <vTaskSwitchContext+0x3e>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	60fb      	str	r3, [r7, #12]
 8003e8e:	491a      	ldr	r1, [pc, #104]	; (8003ef8 <vTaskSwitchContext+0xb0>)
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4613      	mov	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	4413      	add	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	440b      	add	r3, r1
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0e4      	beq.n	8003e6c <vTaskSwitchContext+0x24>
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4a12      	ldr	r2, [pc, #72]	; (8003ef8 <vTaskSwitchContext+0xb0>)
 8003eae:	4413      	add	r3, r2
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	605a      	str	r2, [r3, #4]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	3308      	adds	r3, #8
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d104      	bne.n	8003ed2 <vTaskSwitchContext+0x8a>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	605a      	str	r2, [r3, #4]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	4a08      	ldr	r2, [pc, #32]	; (8003efc <vTaskSwitchContext+0xb4>)
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	4a05      	ldr	r2, [pc, #20]	; (8003ef4 <vTaskSwitchContext+0xac>)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6013      	str	r3, [r2, #0]
}
 8003ee2:	bf00      	nop
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr
 8003eec:	20000d5c 	.word	0x20000d5c
 8003ef0:	20000d48 	.word	0x20000d48
 8003ef4:	20000d3c 	.word	0x20000d3c
 8003ef8:	20000864 	.word	0x20000864
 8003efc:	20000860 	.word	0x20000860

08003f00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10a      	bne.n	8003f26 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f14:	f383 8811 	msr	BASEPRI, r3
 8003f18:	f3bf 8f6f 	isb	sy
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	60fb      	str	r3, [r7, #12]
}
 8003f22:	bf00      	nop
 8003f24:	e7fe      	b.n	8003f24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f26:	4b07      	ldr	r3, [pc, #28]	; (8003f44 <vTaskPlaceOnEventList+0x44>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3318      	adds	r3, #24
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7fe fe9a 	bl	8002c68 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f34:	2101      	movs	r1, #1
 8003f36:	6838      	ldr	r0, [r7, #0]
 8003f38:	f000 fa80 	bl	800443c <prvAddCurrentTaskToDelayedList>
}
 8003f3c:	bf00      	nop
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000860 	.word	0x20000860

08003f48 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10a      	bne.n	8003f70 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f5e:	f383 8811 	msr	BASEPRI, r3
 8003f62:	f3bf 8f6f 	isb	sy
 8003f66:	f3bf 8f4f 	dsb	sy
 8003f6a:	617b      	str	r3, [r7, #20]
}
 8003f6c:	bf00      	nop
 8003f6e:	e7fe      	b.n	8003f6e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f70:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <vTaskPlaceOnEventListRestricted+0x54>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3318      	adds	r3, #24
 8003f76:	4619      	mov	r1, r3
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f7fe fe52 	bl	8002c22 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003f84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f88:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	68b8      	ldr	r0, [r7, #8]
 8003f8e:	f000 fa55 	bl	800443c <prvAddCurrentTaskToDelayedList>
	}
 8003f92:	bf00      	nop
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000860 	.word	0x20000860

08003fa0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10a      	bne.n	8003fcc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	60fb      	str	r3, [r7, #12]
}
 8003fc8:	bf00      	nop
 8003fca:	e7fe      	b.n	8003fca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	3318      	adds	r3, #24
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fe fe81 	bl	8002cd8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fd6:	4b1e      	ldr	r3, [pc, #120]	; (8004050 <xTaskRemoveFromEventList+0xb0>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d11d      	bne.n	800401a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fe fe78 	bl	8002cd8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fec:	4b19      	ldr	r3, [pc, #100]	; (8004054 <xTaskRemoveFromEventList+0xb4>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d903      	bls.n	8003ffc <xTaskRemoveFromEventList+0x5c>
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff8:	4a16      	ldr	r2, [pc, #88]	; (8004054 <xTaskRemoveFromEventList+0xb4>)
 8003ffa:	6013      	str	r3, [r2, #0]
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004000:	4613      	mov	r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	4413      	add	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4a13      	ldr	r2, [pc, #76]	; (8004058 <xTaskRemoveFromEventList+0xb8>)
 800400a:	441a      	add	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	3304      	adds	r3, #4
 8004010:	4619      	mov	r1, r3
 8004012:	4610      	mov	r0, r2
 8004014:	f7fe fe05 	bl	8002c22 <vListInsertEnd>
 8004018:	e005      	b.n	8004026 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	3318      	adds	r3, #24
 800401e:	4619      	mov	r1, r3
 8004020:	480e      	ldr	r0, [pc, #56]	; (800405c <xTaskRemoveFromEventList+0xbc>)
 8004022:	f7fe fdfe 	bl	8002c22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800402a:	4b0d      	ldr	r3, [pc, #52]	; (8004060 <xTaskRemoveFromEventList+0xc0>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004030:	429a      	cmp	r2, r3
 8004032:	d905      	bls.n	8004040 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004034:	2301      	movs	r3, #1
 8004036:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004038:	4b0a      	ldr	r3, [pc, #40]	; (8004064 <xTaskRemoveFromEventList+0xc4>)
 800403a:	2201      	movs	r2, #1
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	e001      	b.n	8004044 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004040:	2300      	movs	r3, #0
 8004042:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004044:	697b      	ldr	r3, [r7, #20]
}
 8004046:	4618      	mov	r0, r3
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	20000d5c 	.word	0x20000d5c
 8004054:	20000d3c 	.word	0x20000d3c
 8004058:	20000864 	.word	0x20000864
 800405c:	20000cf4 	.word	0x20000cf4
 8004060:	20000860 	.word	0x20000860
 8004064:	20000d48 	.word	0x20000d48

08004068 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004070:	4b06      	ldr	r3, [pc, #24]	; (800408c <vTaskInternalSetTimeOutState+0x24>)
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004078:	4b05      	ldr	r3, [pc, #20]	; (8004090 <vTaskInternalSetTimeOutState+0x28>)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	605a      	str	r2, [r3, #4]
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	20000d4c 	.word	0x20000d4c
 8004090:	20000d38 	.word	0x20000d38

08004094 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10a      	bne.n	80040ba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80040a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a8:	f383 8811 	msr	BASEPRI, r3
 80040ac:	f3bf 8f6f 	isb	sy
 80040b0:	f3bf 8f4f 	dsb	sy
 80040b4:	613b      	str	r3, [r7, #16]
}
 80040b6:	bf00      	nop
 80040b8:	e7fe      	b.n	80040b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10a      	bne.n	80040d6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80040c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c4:	f383 8811 	msr	BASEPRI, r3
 80040c8:	f3bf 8f6f 	isb	sy
 80040cc:	f3bf 8f4f 	dsb	sy
 80040d0:	60fb      	str	r3, [r7, #12]
}
 80040d2:	bf00      	nop
 80040d4:	e7fe      	b.n	80040d4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80040d6:	f000 fe09 	bl	8004cec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80040da:	4b1d      	ldr	r3, [pc, #116]	; (8004150 <xTaskCheckForTimeOut+0xbc>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040f2:	d102      	bne.n	80040fa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80040f4:	2300      	movs	r3, #0
 80040f6:	61fb      	str	r3, [r7, #28]
 80040f8:	e023      	b.n	8004142 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	4b15      	ldr	r3, [pc, #84]	; (8004154 <xTaskCheckForTimeOut+0xc0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d007      	beq.n	8004116 <xTaskCheckForTimeOut+0x82>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	429a      	cmp	r2, r3
 800410e:	d302      	bcc.n	8004116 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004110:	2301      	movs	r3, #1
 8004112:	61fb      	str	r3, [r7, #28]
 8004114:	e015      	b.n	8004142 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	429a      	cmp	r2, r3
 800411e:	d20b      	bcs.n	8004138 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	1ad2      	subs	r2, r2, r3
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f7ff ff9b 	bl	8004068 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004132:	2300      	movs	r3, #0
 8004134:	61fb      	str	r3, [r7, #28]
 8004136:	e004      	b.n	8004142 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800413e:	2301      	movs	r3, #1
 8004140:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004142:	f000 fe03 	bl	8004d4c <vPortExitCritical>

	return xReturn;
 8004146:	69fb      	ldr	r3, [r7, #28]
}
 8004148:	4618      	mov	r0, r3
 800414a:	3720      	adds	r7, #32
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	20000d38 	.word	0x20000d38
 8004154:	20000d4c 	.word	0x20000d4c

08004158 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800415c:	4b03      	ldr	r3, [pc, #12]	; (800416c <vTaskMissedYield+0x14>)
 800415e:	2201      	movs	r2, #1
 8004160:	601a      	str	r2, [r3, #0]
}
 8004162:	bf00      	nop
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	20000d48 	.word	0x20000d48

08004170 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004178:	f000 f852 	bl	8004220 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800417c:	4b06      	ldr	r3, [pc, #24]	; (8004198 <prvIdleTask+0x28>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d9f9      	bls.n	8004178 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004184:	4b05      	ldr	r3, [pc, #20]	; (800419c <prvIdleTask+0x2c>)
 8004186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	f3bf 8f4f 	dsb	sy
 8004190:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004194:	e7f0      	b.n	8004178 <prvIdleTask+0x8>
 8004196:	bf00      	nop
 8004198:	20000864 	.word	0x20000864
 800419c:	e000ed04 	.word	0xe000ed04

080041a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041a6:	2300      	movs	r3, #0
 80041a8:	607b      	str	r3, [r7, #4]
 80041aa:	e00c      	b.n	80041c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	4413      	add	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4a12      	ldr	r2, [pc, #72]	; (8004200 <prvInitialiseTaskLists+0x60>)
 80041b8:	4413      	add	r3, r2
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fe fd06 	bl	8002bcc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3301      	adds	r3, #1
 80041c4:	607b      	str	r3, [r7, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b37      	cmp	r3, #55	; 0x37
 80041ca:	d9ef      	bls.n	80041ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80041cc:	480d      	ldr	r0, [pc, #52]	; (8004204 <prvInitialiseTaskLists+0x64>)
 80041ce:	f7fe fcfd 	bl	8002bcc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80041d2:	480d      	ldr	r0, [pc, #52]	; (8004208 <prvInitialiseTaskLists+0x68>)
 80041d4:	f7fe fcfa 	bl	8002bcc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80041d8:	480c      	ldr	r0, [pc, #48]	; (800420c <prvInitialiseTaskLists+0x6c>)
 80041da:	f7fe fcf7 	bl	8002bcc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80041de:	480c      	ldr	r0, [pc, #48]	; (8004210 <prvInitialiseTaskLists+0x70>)
 80041e0:	f7fe fcf4 	bl	8002bcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80041e4:	480b      	ldr	r0, [pc, #44]	; (8004214 <prvInitialiseTaskLists+0x74>)
 80041e6:	f7fe fcf1 	bl	8002bcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80041ea:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <prvInitialiseTaskLists+0x78>)
 80041ec:	4a05      	ldr	r2, [pc, #20]	; (8004204 <prvInitialiseTaskLists+0x64>)
 80041ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80041f0:	4b0a      	ldr	r3, [pc, #40]	; (800421c <prvInitialiseTaskLists+0x7c>)
 80041f2:	4a05      	ldr	r2, [pc, #20]	; (8004208 <prvInitialiseTaskLists+0x68>)
 80041f4:	601a      	str	r2, [r3, #0]
}
 80041f6:	bf00      	nop
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20000864 	.word	0x20000864
 8004204:	20000cc4 	.word	0x20000cc4
 8004208:	20000cd8 	.word	0x20000cd8
 800420c:	20000cf4 	.word	0x20000cf4
 8004210:	20000d08 	.word	0x20000d08
 8004214:	20000d20 	.word	0x20000d20
 8004218:	20000cec 	.word	0x20000cec
 800421c:	20000cf0 	.word	0x20000cf0

08004220 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004226:	e019      	b.n	800425c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004228:	f000 fd60 	bl	8004cec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800422c:	4b10      	ldr	r3, [pc, #64]	; (8004270 <prvCheckTasksWaitingTermination+0x50>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3304      	adds	r3, #4
 8004238:	4618      	mov	r0, r3
 800423a:	f7fe fd4d 	bl	8002cd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800423e:	4b0d      	ldr	r3, [pc, #52]	; (8004274 <prvCheckTasksWaitingTermination+0x54>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	3b01      	subs	r3, #1
 8004244:	4a0b      	ldr	r2, [pc, #44]	; (8004274 <prvCheckTasksWaitingTermination+0x54>)
 8004246:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004248:	4b0b      	ldr	r3, [pc, #44]	; (8004278 <prvCheckTasksWaitingTermination+0x58>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3b01      	subs	r3, #1
 800424e:	4a0a      	ldr	r2, [pc, #40]	; (8004278 <prvCheckTasksWaitingTermination+0x58>)
 8004250:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004252:	f000 fd7b 	bl	8004d4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f810 	bl	800427c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800425c:	4b06      	ldr	r3, [pc, #24]	; (8004278 <prvCheckTasksWaitingTermination+0x58>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1e1      	bne.n	8004228 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000d08 	.word	0x20000d08
 8004274:	20000d34 	.word	0x20000d34
 8004278:	20000d1c 	.word	0x20000d1c

0800427c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800428a:	2b00      	cmp	r3, #0
 800428c:	d108      	bne.n	80042a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004292:	4618      	mov	r0, r3
 8004294:	f000 feee 	bl	8005074 <vPortFree>
				vPortFree( pxTCB );
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 feeb 	bl	8005074 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800429e:	e018      	b.n	80042d2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d103      	bne.n	80042b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 fee2 	bl	8005074 <vPortFree>
	}
 80042b0:	e00f      	b.n	80042d2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d00a      	beq.n	80042d2 <prvDeleteTCB+0x56>
	__asm volatile
 80042bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c0:	f383 8811 	msr	BASEPRI, r3
 80042c4:	f3bf 8f6f 	isb	sy
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	60fb      	str	r3, [r7, #12]
}
 80042ce:	bf00      	nop
 80042d0:	e7fe      	b.n	80042d0 <prvDeleteTCB+0x54>
	}
 80042d2:	bf00      	nop
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042e2:	4b0e      	ldr	r3, [pc, #56]	; (800431c <prvResetNextTaskUnblockTime+0x40>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <prvResetNextTaskUnblockTime+0x14>
 80042ec:	2301      	movs	r3, #1
 80042ee:	e000      	b.n	80042f2 <prvResetNextTaskUnblockTime+0x16>
 80042f0:	2300      	movs	r3, #0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d004      	beq.n	8004300 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80042f6:	4b0a      	ldr	r3, [pc, #40]	; (8004320 <prvResetNextTaskUnblockTime+0x44>)
 80042f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80042fc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80042fe:	e008      	b.n	8004312 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004300:	4b06      	ldr	r3, [pc, #24]	; (800431c <prvResetNextTaskUnblockTime+0x40>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	4a04      	ldr	r2, [pc, #16]	; (8004320 <prvResetNextTaskUnblockTime+0x44>)
 8004310:	6013      	str	r3, [r2, #0]
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr
 800431c:	20000cec 	.word	0x20000cec
 8004320:	20000d54 	.word	0x20000d54

08004324 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800432a:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <xTaskGetSchedulerState+0x34>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d102      	bne.n	8004338 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004332:	2301      	movs	r3, #1
 8004334:	607b      	str	r3, [r7, #4]
 8004336:	e008      	b.n	800434a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004338:	4b08      	ldr	r3, [pc, #32]	; (800435c <xTaskGetSchedulerState+0x38>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004340:	2302      	movs	r3, #2
 8004342:	607b      	str	r3, [r7, #4]
 8004344:	e001      	b.n	800434a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004346:	2300      	movs	r3, #0
 8004348:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800434a:	687b      	ldr	r3, [r7, #4]
	}
 800434c:	4618      	mov	r0, r3
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	bc80      	pop	{r7}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000d40 	.word	0x20000d40
 800435c:	20000d5c 	.word	0x20000d5c

08004360 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800436c:	2300      	movs	r3, #0
 800436e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d056      	beq.n	8004424 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004376:	4b2e      	ldr	r3, [pc, #184]	; (8004430 <xTaskPriorityDisinherit+0xd0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	429a      	cmp	r2, r3
 800437e:	d00a      	beq.n	8004396 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	60fb      	str	r3, [r7, #12]
}
 8004392:	bf00      	nop
 8004394:	e7fe      	b.n	8004394 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10a      	bne.n	80043b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800439e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	60bb      	str	r3, [r7, #8]
}
 80043b0:	bf00      	nop
 80043b2:	e7fe      	b.n	80043b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b8:	1e5a      	subs	r2, r3, #1
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d02c      	beq.n	8004424 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d128      	bne.n	8004424 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	3304      	adds	r3, #4
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fe fc7e 	bl	8002cd8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043f4:	4b0f      	ldr	r3, [pc, #60]	; (8004434 <xTaskPriorityDisinherit+0xd4>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d903      	bls.n	8004404 <xTaskPriorityDisinherit+0xa4>
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <xTaskPriorityDisinherit+0xd4>)
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4a09      	ldr	r2, [pc, #36]	; (8004438 <xTaskPriorityDisinherit+0xd8>)
 8004412:	441a      	add	r2, r3
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	3304      	adds	r3, #4
 8004418:	4619      	mov	r1, r3
 800441a:	4610      	mov	r0, r2
 800441c:	f7fe fc01 	bl	8002c22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004420:	2301      	movs	r3, #1
 8004422:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004424:	697b      	ldr	r3, [r7, #20]
	}
 8004426:	4618      	mov	r0, r3
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000860 	.word	0x20000860
 8004434:	20000d3c 	.word	0x20000d3c
 8004438:	20000864 	.word	0x20000864

0800443c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004446:	4b21      	ldr	r3, [pc, #132]	; (80044cc <prvAddCurrentTaskToDelayedList+0x90>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800444c:	4b20      	ldr	r3, [pc, #128]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	3304      	adds	r3, #4
 8004452:	4618      	mov	r0, r3
 8004454:	f7fe fc40 	bl	8002cd8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800445e:	d10a      	bne.n	8004476 <prvAddCurrentTaskToDelayedList+0x3a>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004466:	4b1a      	ldr	r3, [pc, #104]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3304      	adds	r3, #4
 800446c:	4619      	mov	r1, r3
 800446e:	4819      	ldr	r0, [pc, #100]	; (80044d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004470:	f7fe fbd7 	bl	8002c22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004474:	e026      	b.n	80044c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800447e:	4b14      	ldr	r3, [pc, #80]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	429a      	cmp	r2, r3
 800448c:	d209      	bcs.n	80044a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800448e:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	4b0f      	ldr	r3, [pc, #60]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3304      	adds	r3, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4610      	mov	r0, r2
 800449c:	f7fe fbe4 	bl	8002c68 <vListInsert>
}
 80044a0:	e010      	b.n	80044c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044a2:	4b0e      	ldr	r3, [pc, #56]	; (80044dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	4b0a      	ldr	r3, [pc, #40]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3304      	adds	r3, #4
 80044ac:	4619      	mov	r1, r3
 80044ae:	4610      	mov	r0, r2
 80044b0:	f7fe fbda 	bl	8002c68 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80044b4:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d202      	bcs.n	80044c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80044be:	4a08      	ldr	r2, [pc, #32]	; (80044e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	6013      	str	r3, [r2, #0]
}
 80044c4:	bf00      	nop
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20000d38 	.word	0x20000d38
 80044d0:	20000860 	.word	0x20000860
 80044d4:	20000d20 	.word	0x20000d20
 80044d8:	20000cf0 	.word	0x20000cf0
 80044dc:	20000cec 	.word	0x20000cec
 80044e0:	20000d54 	.word	0x20000d54

080044e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08a      	sub	sp, #40	; 0x28
 80044e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80044ee:	f000 facb 	bl	8004a88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80044f2:	4b1c      	ldr	r3, [pc, #112]	; (8004564 <xTimerCreateTimerTask+0x80>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d021      	beq.n	800453e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80044fe:	2300      	movs	r3, #0
 8004500:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004502:	1d3a      	adds	r2, r7, #4
 8004504:	f107 0108 	add.w	r1, r7, #8
 8004508:	f107 030c 	add.w	r3, r7, #12
 800450c:	4618      	mov	r0, r3
 800450e:	f7fe fb43 	bl	8002b98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004512:	6879      	ldr	r1, [r7, #4]
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	9202      	str	r2, [sp, #8]
 800451a:	9301      	str	r3, [sp, #4]
 800451c:	2302      	movs	r3, #2
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	2300      	movs	r3, #0
 8004522:	460a      	mov	r2, r1
 8004524:	4910      	ldr	r1, [pc, #64]	; (8004568 <xTimerCreateTimerTask+0x84>)
 8004526:	4811      	ldr	r0, [pc, #68]	; (800456c <xTimerCreateTimerTask+0x88>)
 8004528:	f7ff f8e4 	bl	80036f4 <xTaskCreateStatic>
 800452c:	4603      	mov	r3, r0
 800452e:	4a10      	ldr	r2, [pc, #64]	; (8004570 <xTimerCreateTimerTask+0x8c>)
 8004530:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004532:	4b0f      	ldr	r3, [pc, #60]	; (8004570 <xTimerCreateTimerTask+0x8c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800453a:	2301      	movs	r3, #1
 800453c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	613b      	str	r3, [r7, #16]
}
 8004556:	bf00      	nop
 8004558:	e7fe      	b.n	8004558 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800455a:	697b      	ldr	r3, [r7, #20]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	20000d90 	.word	0x20000d90
 8004568:	08005c4c 	.word	0x08005c4c
 800456c:	08004691 	.word	0x08004691
 8004570:	20000d94 	.word	0x20000d94

08004574 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	; 0x28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004582:	2300      	movs	r3, #0
 8004584:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10a      	bne.n	80045a2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800458c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004590:	f383 8811 	msr	BASEPRI, r3
 8004594:	f3bf 8f6f 	isb	sy
 8004598:	f3bf 8f4f 	dsb	sy
 800459c:	623b      	str	r3, [r7, #32]
}
 800459e:	bf00      	nop
 80045a0:	e7fe      	b.n	80045a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80045a2:	4b1a      	ldr	r3, [pc, #104]	; (800460c <xTimerGenericCommand+0x98>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d02a      	beq.n	8004600 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b05      	cmp	r3, #5
 80045ba:	dc18      	bgt.n	80045ee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80045bc:	f7ff feb2 	bl	8004324 <xTaskGetSchedulerState>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d109      	bne.n	80045da <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80045c6:	4b11      	ldr	r3, [pc, #68]	; (800460c <xTimerGenericCommand+0x98>)
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	f107 0110 	add.w	r1, r7, #16
 80045ce:	2300      	movs	r3, #0
 80045d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045d2:	f7fe fcad 	bl	8002f30 <xQueueGenericSend>
 80045d6:	6278      	str	r0, [r7, #36]	; 0x24
 80045d8:	e012      	b.n	8004600 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <xTimerGenericCommand+0x98>)
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	f107 0110 	add.w	r1, r7, #16
 80045e2:	2300      	movs	r3, #0
 80045e4:	2200      	movs	r2, #0
 80045e6:	f7fe fca3 	bl	8002f30 <xQueueGenericSend>
 80045ea:	6278      	str	r0, [r7, #36]	; 0x24
 80045ec:	e008      	b.n	8004600 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80045ee:	4b07      	ldr	r3, [pc, #28]	; (800460c <xTimerGenericCommand+0x98>)
 80045f0:	6818      	ldr	r0, [r3, #0]
 80045f2:	f107 0110 	add.w	r1, r7, #16
 80045f6:	2300      	movs	r3, #0
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	f7fe fd97 	bl	800312c <xQueueGenericSendFromISR>
 80045fe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004602:	4618      	mov	r0, r3
 8004604:	3728      	adds	r7, #40	; 0x28
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	20000d90 	.word	0x20000d90

08004610 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b088      	sub	sp, #32
 8004614:	af02      	add	r7, sp, #8
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800461a:	4b1c      	ldr	r3, [pc, #112]	; (800468c <prvProcessExpiredTimer+0x7c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3304      	adds	r3, #4
 8004628:	4618      	mov	r0, r3
 800462a:	f7fe fb55 	bl	8002cd8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d122      	bne.n	800467c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	18d1      	adds	r1, r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	6978      	ldr	r0, [r7, #20]
 8004644:	f000 f8c8 	bl	80047d8 <prvInsertTimerInActiveList>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d016      	beq.n	800467c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800464e:	2300      	movs	r3, #0
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	2300      	movs	r3, #0
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	2100      	movs	r1, #0
 8004658:	6978      	ldr	r0, [r7, #20]
 800465a:	f7ff ff8b 	bl	8004574 <xTimerGenericCommand>
 800465e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10a      	bne.n	800467c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8004666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466a:	f383 8811 	msr	BASEPRI, r3
 800466e:	f3bf 8f6f 	isb	sy
 8004672:	f3bf 8f4f 	dsb	sy
 8004676:	60fb      	str	r3, [r7, #12]
}
 8004678:	bf00      	nop
 800467a:	e7fe      	b.n	800467a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	6978      	ldr	r0, [r7, #20]
 8004682:	4798      	blx	r3
}
 8004684:	bf00      	nop
 8004686:	3718      	adds	r7, #24
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	20000d88 	.word	0x20000d88

08004690 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004698:	f107 0308 	add.w	r3, r7, #8
 800469c:	4618      	mov	r0, r3
 800469e:	f000 f857 	bl	8004750 <prvGetNextExpireTime>
 80046a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	4619      	mov	r1, r3
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 f803 	bl	80046b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80046ae:	f000 f8d5 	bl	800485c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80046b2:	e7f1      	b.n	8004698 <prvTimerTask+0x8>

080046b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80046be:	f7ff fa4b 	bl	8003b58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80046c2:	f107 0308 	add.w	r3, r7, #8
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 f866 	bl	8004798 <prvSampleTimeNow>
 80046cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d130      	bne.n	8004736 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10a      	bne.n	80046f0 <prvProcessTimerOrBlockTask+0x3c>
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d806      	bhi.n	80046f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80046e2:	f7ff fa47 	bl	8003b74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80046e6:	68f9      	ldr	r1, [r7, #12]
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f7ff ff91 	bl	8004610 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80046ee:	e024      	b.n	800473a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d008      	beq.n	8004708 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80046f6:	4b13      	ldr	r3, [pc, #76]	; (8004744 <prvProcessTimerOrBlockTask+0x90>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	bf0c      	ite	eq
 8004700:	2301      	moveq	r3, #1
 8004702:	2300      	movne	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004708:	4b0f      	ldr	r3, [pc, #60]	; (8004748 <prvProcessTimerOrBlockTask+0x94>)
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	4619      	mov	r1, r3
 8004716:	f7fe ffb9 	bl	800368c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800471a:	f7ff fa2b 	bl	8003b74 <xTaskResumeAll>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10a      	bne.n	800473a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004724:	4b09      	ldr	r3, [pc, #36]	; (800474c <prvProcessTimerOrBlockTask+0x98>)
 8004726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	f3bf 8f4f 	dsb	sy
 8004730:	f3bf 8f6f 	isb	sy
}
 8004734:	e001      	b.n	800473a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004736:	f7ff fa1d 	bl	8003b74 <xTaskResumeAll>
}
 800473a:	bf00      	nop
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20000d8c 	.word	0x20000d8c
 8004748:	20000d90 	.word	0x20000d90
 800474c:	e000ed04 	.word	0xe000ed04

08004750 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004758:	4b0e      	ldr	r3, [pc, #56]	; (8004794 <prvGetNextExpireTime+0x44>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	bf0c      	ite	eq
 8004762:	2301      	moveq	r3, #1
 8004764:	2300      	movne	r3, #0
 8004766:	b2db      	uxtb	r3, r3
 8004768:	461a      	mov	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d105      	bne.n	8004782 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004776:	4b07      	ldr	r3, [pc, #28]	; (8004794 <prvGetNextExpireTime+0x44>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	e001      	b.n	8004786 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004786:	68fb      	ldr	r3, [r7, #12]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	20000d88 	.word	0x20000d88

08004798 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80047a0:	f7ff fa86 	bl	8003cb0 <xTaskGetTickCount>
 80047a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80047a6:	4b0b      	ldr	r3, [pc, #44]	; (80047d4 <prvSampleTimeNow+0x3c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d205      	bcs.n	80047bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80047b0:	f000 f908 	bl	80049c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	e002      	b.n	80047c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80047c2:	4a04      	ldr	r2, [pc, #16]	; (80047d4 <prvSampleTimeNow+0x3c>)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80047c8:	68fb      	ldr	r3, [r7, #12]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	20000d98 	.word	0x20000d98

080047d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d812      	bhi.n	8004824 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	1ad2      	subs	r2, r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	429a      	cmp	r2, r3
 800480a:	d302      	bcc.n	8004812 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800480c:	2301      	movs	r3, #1
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	e01b      	b.n	800484a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004812:	4b10      	ldr	r3, [pc, #64]	; (8004854 <prvInsertTimerInActiveList+0x7c>)
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	3304      	adds	r3, #4
 800481a:	4619      	mov	r1, r3
 800481c:	4610      	mov	r0, r2
 800481e:	f7fe fa23 	bl	8002c68 <vListInsert>
 8004822:	e012      	b.n	800484a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d206      	bcs.n	800483a <prvInsertTimerInActiveList+0x62>
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	429a      	cmp	r2, r3
 8004832:	d302      	bcc.n	800483a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004834:	2301      	movs	r3, #1
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	e007      	b.n	800484a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800483a:	4b07      	ldr	r3, [pc, #28]	; (8004858 <prvInsertTimerInActiveList+0x80>)
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	3304      	adds	r3, #4
 8004842:	4619      	mov	r1, r3
 8004844:	4610      	mov	r0, r2
 8004846:	f7fe fa0f 	bl	8002c68 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800484a:	697b      	ldr	r3, [r7, #20]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	20000d8c 	.word	0x20000d8c
 8004858:	20000d88 	.word	0x20000d88

0800485c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08e      	sub	sp, #56	; 0x38
 8004860:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004862:	e09d      	b.n	80049a0 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	da18      	bge.n	800489c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800486a:	1d3b      	adds	r3, r7, #4
 800486c:	3304      	adds	r3, #4
 800486e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10a      	bne.n	800488c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800487a:	f383 8811 	msr	BASEPRI, r3
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f3bf 8f4f 	dsb	sy
 8004886:	61fb      	str	r3, [r7, #28]
}
 8004888:	bf00      	nop
 800488a:	e7fe      	b.n	800488a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800488c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004892:	6850      	ldr	r0, [r2, #4]
 8004894:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004896:	6892      	ldr	r2, [r2, #8]
 8004898:	4611      	mov	r1, r2
 800489a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	db7e      	blt.n	80049a0 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80048a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d004      	beq.n	80048b8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b0:	3304      	adds	r3, #4
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7fe fa10 	bl	8002cd8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80048b8:	463b      	mov	r3, r7
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff ff6c 	bl	8004798 <prvSampleTimeNow>
 80048c0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b09      	cmp	r3, #9
 80048c6:	d86a      	bhi.n	800499e <prvProcessReceivedCommands+0x142>
 80048c8:	a201      	add	r2, pc, #4	; (adr r2, 80048d0 <prvProcessReceivedCommands+0x74>)
 80048ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ce:	bf00      	nop
 80048d0:	080048f9 	.word	0x080048f9
 80048d4:	080048f9 	.word	0x080048f9
 80048d8:	080048f9 	.word	0x080048f9
 80048dc:	080049a1 	.word	0x080049a1
 80048e0:	08004955 	.word	0x08004955
 80048e4:	0800498d 	.word	0x0800498d
 80048e8:	080048f9 	.word	0x080048f9
 80048ec:	080048f9 	.word	0x080048f9
 80048f0:	080049a1 	.word	0x080049a1
 80048f4:	08004955 	.word	0x08004955
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	18d1      	adds	r1, r2, r3
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004906:	f7ff ff67 	bl	80047d8 <prvInsertTimerInActiveList>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d047      	beq.n	80049a0 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004916:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d13f      	bne.n	80049a0 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	441a      	add	r2, r3
 8004928:	2300      	movs	r3, #0
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	2300      	movs	r3, #0
 800492e:	2100      	movs	r1, #0
 8004930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004932:	f7ff fe1f 	bl	8004574 <xTimerGenericCommand>
 8004936:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004938:	6a3b      	ldr	r3, [r7, #32]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d130      	bne.n	80049a0 <prvProcessReceivedCommands+0x144>
	__asm volatile
 800493e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	61bb      	str	r3, [r7, #24]
}
 8004950:	bf00      	nop
 8004952:	e7fe      	b.n	8004952 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004958:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800495a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10a      	bne.n	8004978 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8004962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004966:	f383 8811 	msr	BASEPRI, r3
 800496a:	f3bf 8f6f 	isb	sy
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	617b      	str	r3, [r7, #20]
}
 8004974:	bf00      	nop
 8004976:	e7fe      	b.n	8004976 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497a:	699a      	ldr	r2, [r3, #24]
 800497c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497e:	18d1      	adds	r1, r2, r3
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004984:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004986:	f7ff ff27 	bl	80047d8 <prvInsertTimerInActiveList>
					break;
 800498a:	e009      	b.n	80049a0 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800498c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d104      	bne.n	80049a0 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8004996:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004998:	f000 fb6c 	bl	8005074 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800499c:	e000      	b.n	80049a0 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 800499e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049a0:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <prvProcessReceivedCommands+0x164>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	1d39      	adds	r1, r7, #4
 80049a6:	2200      	movs	r2, #0
 80049a8:	4618      	mov	r0, r3
 80049aa:	f7fe fc57 	bl	800325c <xQueueReceive>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f47f af57 	bne.w	8004864 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80049b6:	bf00      	nop
 80049b8:	bf00      	nop
 80049ba:	3730      	adds	r7, #48	; 0x30
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	20000d90 	.word	0x20000d90

080049c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049ca:	e045      	b.n	8004a58 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049cc:	4b2c      	ldr	r3, [pc, #176]	; (8004a80 <prvSwitchTimerLists+0xbc>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049d6:	4b2a      	ldr	r3, [pc, #168]	; (8004a80 <prvSwitchTimerLists+0xbc>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	3304      	adds	r3, #4
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7fe f977 	bl	8002cd8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d12e      	bne.n	8004a58 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	4413      	add	r3, r2
 8004a02:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d90e      	bls.n	8004a2a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a18:	4b19      	ldr	r3, [pc, #100]	; (8004a80 <prvSwitchTimerLists+0xbc>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	4619      	mov	r1, r3
 8004a22:	4610      	mov	r0, r2
 8004a24:	f7fe f920 	bl	8002c68 <vListInsert>
 8004a28:	e016      	b.n	8004a58 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	2300      	movs	r3, #0
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	2100      	movs	r1, #0
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f7ff fd9d 	bl	8004574 <xTimerGenericCommand>
 8004a3a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10a      	bne.n	8004a58 <prvSwitchTimerLists+0x94>
	__asm volatile
 8004a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a46:	f383 8811 	msr	BASEPRI, r3
 8004a4a:	f3bf 8f6f 	isb	sy
 8004a4e:	f3bf 8f4f 	dsb	sy
 8004a52:	603b      	str	r3, [r7, #0]
}
 8004a54:	bf00      	nop
 8004a56:	e7fe      	b.n	8004a56 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a58:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <prvSwitchTimerLists+0xbc>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1b4      	bne.n	80049cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a62:	4b07      	ldr	r3, [pc, #28]	; (8004a80 <prvSwitchTimerLists+0xbc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a68:	4b06      	ldr	r3, [pc, #24]	; (8004a84 <prvSwitchTimerLists+0xc0>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a04      	ldr	r2, [pc, #16]	; (8004a80 <prvSwitchTimerLists+0xbc>)
 8004a6e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a70:	4a04      	ldr	r2, [pc, #16]	; (8004a84 <prvSwitchTimerLists+0xc0>)
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	6013      	str	r3, [r2, #0]
}
 8004a76:	bf00      	nop
 8004a78:	3718      	adds	r7, #24
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20000d88 	.word	0x20000d88
 8004a84:	20000d8c 	.word	0x20000d8c

08004a88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a8e:	f000 f92d 	bl	8004cec <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a92:	4b15      	ldr	r3, [pc, #84]	; (8004ae8 <prvCheckForValidListAndQueue+0x60>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d120      	bne.n	8004adc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a9a:	4814      	ldr	r0, [pc, #80]	; (8004aec <prvCheckForValidListAndQueue+0x64>)
 8004a9c:	f7fe f896 	bl	8002bcc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004aa0:	4813      	ldr	r0, [pc, #76]	; (8004af0 <prvCheckForValidListAndQueue+0x68>)
 8004aa2:	f7fe f893 	bl	8002bcc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004aa6:	4b13      	ldr	r3, [pc, #76]	; (8004af4 <prvCheckForValidListAndQueue+0x6c>)
 8004aa8:	4a10      	ldr	r2, [pc, #64]	; (8004aec <prvCheckForValidListAndQueue+0x64>)
 8004aaa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004aac:	4b12      	ldr	r3, [pc, #72]	; (8004af8 <prvCheckForValidListAndQueue+0x70>)
 8004aae:	4a10      	ldr	r2, [pc, #64]	; (8004af0 <prvCheckForValidListAndQueue+0x68>)
 8004ab0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	4b11      	ldr	r3, [pc, #68]	; (8004afc <prvCheckForValidListAndQueue+0x74>)
 8004ab8:	4a11      	ldr	r2, [pc, #68]	; (8004b00 <prvCheckForValidListAndQueue+0x78>)
 8004aba:	2110      	movs	r1, #16
 8004abc:	200a      	movs	r0, #10
 8004abe:	f7fe f99d 	bl	8002dfc <xQueueGenericCreateStatic>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	4a08      	ldr	r2, [pc, #32]	; (8004ae8 <prvCheckForValidListAndQueue+0x60>)
 8004ac6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004ac8:	4b07      	ldr	r3, [pc, #28]	; (8004ae8 <prvCheckForValidListAndQueue+0x60>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d005      	beq.n	8004adc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004ad0:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <prvCheckForValidListAndQueue+0x60>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	490b      	ldr	r1, [pc, #44]	; (8004b04 <prvCheckForValidListAndQueue+0x7c>)
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7fe fdb0 	bl	800363c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004adc:	f000 f936 	bl	8004d4c <vPortExitCritical>
}
 8004ae0:	bf00      	nop
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	20000d90 	.word	0x20000d90
 8004aec:	20000d60 	.word	0x20000d60
 8004af0:	20000d74 	.word	0x20000d74
 8004af4:	20000d88 	.word	0x20000d88
 8004af8:	20000d8c 	.word	0x20000d8c
 8004afc:	20000e3c 	.word	0x20000e3c
 8004b00:	20000d9c 	.word	0x20000d9c
 8004b04:	08005c54 	.word	0x08005c54

08004b08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	3b04      	subs	r3, #4
 8004b18:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	3b04      	subs	r3, #4
 8004b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f023 0201 	bic.w	r2, r3, #1
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	3b04      	subs	r3, #4
 8004b36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b38:	4a08      	ldr	r2, [pc, #32]	; (8004b5c <pxPortInitialiseStack+0x54>)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	3b14      	subs	r3, #20
 8004b42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	3b20      	subs	r3, #32
 8004b4e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b50:	68fb      	ldr	r3, [r7, #12]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3714      	adds	r7, #20
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bc80      	pop	{r7}
 8004b5a:	4770      	bx	lr
 8004b5c:	08004b61 	.word	0x08004b61

08004b60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004b66:	2300      	movs	r3, #0
 8004b68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b6a:	4b12      	ldr	r3, [pc, #72]	; (8004bb4 <prvTaskExitError+0x54>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b72:	d00a      	beq.n	8004b8a <prvTaskExitError+0x2a>
	__asm volatile
 8004b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b78:	f383 8811 	msr	BASEPRI, r3
 8004b7c:	f3bf 8f6f 	isb	sy
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	60fb      	str	r3, [r7, #12]
}
 8004b86:	bf00      	nop
 8004b88:	e7fe      	b.n	8004b88 <prvTaskExitError+0x28>
	__asm volatile
 8004b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	60bb      	str	r3, [r7, #8]
}
 8004b9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b9e:	bf00      	nop
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0fc      	beq.n	8004ba0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004ba6:	bf00      	nop
 8004ba8:	bf00      	nop
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bc80      	pop	{r7}
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	2000000c 	.word	0x2000000c
	...

08004bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004bc0:	4b07      	ldr	r3, [pc, #28]	; (8004be0 <pxCurrentTCBConst2>)
 8004bc2:	6819      	ldr	r1, [r3, #0]
 8004bc4:	6808      	ldr	r0, [r1, #0]
 8004bc6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004bca:	f380 8809 	msr	PSP, r0
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f04f 0000 	mov.w	r0, #0
 8004bd6:	f380 8811 	msr	BASEPRI, r0
 8004bda:	f04e 0e0d 	orr.w	lr, lr, #13
 8004bde:	4770      	bx	lr

08004be0 <pxCurrentTCBConst2>:
 8004be0:	20000860 	.word	0x20000860
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop

08004be8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004be8:	4806      	ldr	r0, [pc, #24]	; (8004c04 <prvPortStartFirstTask+0x1c>)
 8004bea:	6800      	ldr	r0, [r0, #0]
 8004bec:	6800      	ldr	r0, [r0, #0]
 8004bee:	f380 8808 	msr	MSP, r0
 8004bf2:	b662      	cpsie	i
 8004bf4:	b661      	cpsie	f
 8004bf6:	f3bf 8f4f 	dsb	sy
 8004bfa:	f3bf 8f6f 	isb	sy
 8004bfe:	df00      	svc	0
 8004c00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c02:	bf00      	nop
 8004c04:	e000ed08 	.word	0xe000ed08

08004c08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c0e:	4b32      	ldr	r3, [pc, #200]	; (8004cd8 <xPortStartScheduler+0xd0>)
 8004c10:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	22ff      	movs	r2, #255	; 0xff
 8004c1e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c28:	78fb      	ldrb	r3, [r7, #3]
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c30:	b2da      	uxtb	r2, r3
 8004c32:	4b2a      	ldr	r3, [pc, #168]	; (8004cdc <xPortStartScheduler+0xd4>)
 8004c34:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c36:	4b2a      	ldr	r3, [pc, #168]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c38:	2207      	movs	r2, #7
 8004c3a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c3c:	e009      	b.n	8004c52 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004c3e:	4b28      	ldr	r3, [pc, #160]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	4a26      	ldr	r2, [pc, #152]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c46:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c52:	78fb      	ldrb	r3, [r7, #3]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5a:	2b80      	cmp	r3, #128	; 0x80
 8004c5c:	d0ef      	beq.n	8004c3e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c5e:	4b20      	ldr	r3, [pc, #128]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f1c3 0307 	rsb	r3, r3, #7
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d00a      	beq.n	8004c80 <xPortStartScheduler+0x78>
	__asm volatile
 8004c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6e:	f383 8811 	msr	BASEPRI, r3
 8004c72:	f3bf 8f6f 	isb	sy
 8004c76:	f3bf 8f4f 	dsb	sy
 8004c7a:	60bb      	str	r3, [r7, #8]
}
 8004c7c:	bf00      	nop
 8004c7e:	e7fe      	b.n	8004c7e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c80:	4b17      	ldr	r3, [pc, #92]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	021b      	lsls	r3, r3, #8
 8004c86:	4a16      	ldr	r2, [pc, #88]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c88:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c8a:	4b15      	ldr	r3, [pc, #84]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c92:	4a13      	ldr	r2, [pc, #76]	; (8004ce0 <xPortStartScheduler+0xd8>)
 8004c94:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c9e:	4b11      	ldr	r3, [pc, #68]	; (8004ce4 <xPortStartScheduler+0xdc>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a10      	ldr	r2, [pc, #64]	; (8004ce4 <xPortStartScheduler+0xdc>)
 8004ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ca8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004caa:	4b0e      	ldr	r3, [pc, #56]	; (8004ce4 <xPortStartScheduler+0xdc>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a0d      	ldr	r2, [pc, #52]	; (8004ce4 <xPortStartScheduler+0xdc>)
 8004cb0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004cb4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004cb6:	f000 f8b9 	bl	8004e2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004cba:	4b0b      	ldr	r3, [pc, #44]	; (8004ce8 <xPortStartScheduler+0xe0>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004cc0:	f7ff ff92 	bl	8004be8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004cc4:	f7ff f8c0 	bl	8003e48 <vTaskSwitchContext>
	prvTaskExitError();
 8004cc8:	f7ff ff4a 	bl	8004b60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	e000e400 	.word	0xe000e400
 8004cdc:	20000e8c 	.word	0x20000e8c
 8004ce0:	20000e90 	.word	0x20000e90
 8004ce4:	e000ed20 	.word	0xe000ed20
 8004ce8:	2000000c 	.word	0x2000000c

08004cec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
	__asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	607b      	str	r3, [r7, #4]
}
 8004d04:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d06:	4b0f      	ldr	r3, [pc, #60]	; (8004d44 <vPortEnterCritical+0x58>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	4a0d      	ldr	r2, [pc, #52]	; (8004d44 <vPortEnterCritical+0x58>)
 8004d0e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d10:	4b0c      	ldr	r3, [pc, #48]	; (8004d44 <vPortEnterCritical+0x58>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d10f      	bne.n	8004d38 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d18:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <vPortEnterCritical+0x5c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00a      	beq.n	8004d38 <vPortEnterCritical+0x4c>
	__asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	603b      	str	r3, [r7, #0]
}
 8004d34:	bf00      	nop
 8004d36:	e7fe      	b.n	8004d36 <vPortEnterCritical+0x4a>
	}
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bc80      	pop	{r7}
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	2000000c 	.word	0x2000000c
 8004d48:	e000ed04 	.word	0xe000ed04

08004d4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d52:	4b11      	ldr	r3, [pc, #68]	; (8004d98 <vPortExitCritical+0x4c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <vPortExitCritical+0x24>
	__asm volatile
 8004d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5e:	f383 8811 	msr	BASEPRI, r3
 8004d62:	f3bf 8f6f 	isb	sy
 8004d66:	f3bf 8f4f 	dsb	sy
 8004d6a:	607b      	str	r3, [r7, #4]
}
 8004d6c:	bf00      	nop
 8004d6e:	e7fe      	b.n	8004d6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d70:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <vPortExitCritical+0x4c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	4a08      	ldr	r2, [pc, #32]	; (8004d98 <vPortExitCritical+0x4c>)
 8004d78:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d7a:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <vPortExitCritical+0x4c>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d105      	bne.n	8004d8e <vPortExitCritical+0x42>
 8004d82:	2300      	movs	r3, #0
 8004d84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	f383 8811 	msr	BASEPRI, r3
}
 8004d8c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr
 8004d98:	2000000c 	.word	0x2000000c
 8004d9c:	00000000 	.word	0x00000000

08004da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004da0:	f3ef 8009 	mrs	r0, PSP
 8004da4:	f3bf 8f6f 	isb	sy
 8004da8:	4b0d      	ldr	r3, [pc, #52]	; (8004de0 <pxCurrentTCBConst>)
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004db0:	6010      	str	r0, [r2, #0]
 8004db2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004db6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004dba:	f380 8811 	msr	BASEPRI, r0
 8004dbe:	f7ff f843 	bl	8003e48 <vTaskSwitchContext>
 8004dc2:	f04f 0000 	mov.w	r0, #0
 8004dc6:	f380 8811 	msr	BASEPRI, r0
 8004dca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	6808      	ldr	r0, [r1, #0]
 8004dd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004dd6:	f380 8809 	msr	PSP, r0
 8004dda:	f3bf 8f6f 	isb	sy
 8004dde:	4770      	bx	lr

08004de0 <pxCurrentTCBConst>:
 8004de0:	20000860 	.word	0x20000860
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop

08004de8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
	__asm volatile
 8004dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df2:	f383 8811 	msr	BASEPRI, r3
 8004df6:	f3bf 8f6f 	isb	sy
 8004dfa:	f3bf 8f4f 	dsb	sy
 8004dfe:	607b      	str	r3, [r7, #4]
}
 8004e00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e02:	f7fe ff63 	bl	8003ccc <xTaskIncrementTick>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e0c:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <xPortSysTickHandler+0x40>)
 8004e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e12:	601a      	str	r2, [r3, #0]
 8004e14:	2300      	movs	r3, #0
 8004e16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	f383 8811 	msr	BASEPRI, r3
}
 8004e1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e20:	bf00      	nop
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	e000ed04 	.word	0xe000ed04

08004e2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e30:	4b0a      	ldr	r3, [pc, #40]	; (8004e5c <vPortSetupTimerInterrupt+0x30>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e36:	4b0a      	ldr	r3, [pc, #40]	; (8004e60 <vPortSetupTimerInterrupt+0x34>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e3c:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <vPortSetupTimerInterrupt+0x38>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a09      	ldr	r2, [pc, #36]	; (8004e68 <vPortSetupTimerInterrupt+0x3c>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	4a08      	ldr	r2, [pc, #32]	; (8004e6c <vPortSetupTimerInterrupt+0x40>)
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e4e:	4b03      	ldr	r3, [pc, #12]	; (8004e5c <vPortSetupTimerInterrupt+0x30>)
 8004e50:	2207      	movs	r2, #7
 8004e52:	601a      	str	r2, [r3, #0]
}
 8004e54:	bf00      	nop
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr
 8004e5c:	e000e010 	.word	0xe000e010
 8004e60:	e000e018 	.word	0xe000e018
 8004e64:	20000000 	.word	0x20000000
 8004e68:	10624dd3 	.word	0x10624dd3
 8004e6c:	e000e014 	.word	0xe000e014

08004e70 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e76:	f3ef 8305 	mrs	r3, IPSR
 8004e7a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2b0f      	cmp	r3, #15
 8004e80:	d914      	bls.n	8004eac <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e82:	4a16      	ldr	r2, [pc, #88]	; (8004edc <vPortValidateInterruptPriority+0x6c>)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4413      	add	r3, r2
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e8c:	4b14      	ldr	r3, [pc, #80]	; (8004ee0 <vPortValidateInterruptPriority+0x70>)
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	7afa      	ldrb	r2, [r7, #11]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d20a      	bcs.n	8004eac <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9a:	f383 8811 	msr	BASEPRI, r3
 8004e9e:	f3bf 8f6f 	isb	sy
 8004ea2:	f3bf 8f4f 	dsb	sy
 8004ea6:	607b      	str	r3, [r7, #4]
}
 8004ea8:	bf00      	nop
 8004eaa:	e7fe      	b.n	8004eaa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004eac:	4b0d      	ldr	r3, [pc, #52]	; (8004ee4 <vPortValidateInterruptPriority+0x74>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004eb4:	4b0c      	ldr	r3, [pc, #48]	; (8004ee8 <vPortValidateInterruptPriority+0x78>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d90a      	bls.n	8004ed2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec0:	f383 8811 	msr	BASEPRI, r3
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	603b      	str	r3, [r7, #0]
}
 8004ece:	bf00      	nop
 8004ed0:	e7fe      	b.n	8004ed0 <vPortValidateInterruptPriority+0x60>
	}
 8004ed2:	bf00      	nop
 8004ed4:	3714      	adds	r7, #20
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bc80      	pop	{r7}
 8004eda:	4770      	bx	lr
 8004edc:	e000e3f0 	.word	0xe000e3f0
 8004ee0:	20000e8c 	.word	0x20000e8c
 8004ee4:	e000ed0c 	.word	0xe000ed0c
 8004ee8:	20000e90 	.word	0x20000e90

08004eec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08a      	sub	sp, #40	; 0x28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004ef8:	f7fe fe2e 	bl	8003b58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004efc:	4b58      	ldr	r3, [pc, #352]	; (8005060 <pvPortMalloc+0x174>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f04:	f000 f910 	bl	8005128 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f08:	4b56      	ldr	r3, [pc, #344]	; (8005064 <pvPortMalloc+0x178>)
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4013      	ands	r3, r2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f040 808e 	bne.w	8005032 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01d      	beq.n	8004f58 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004f1c:	2208      	movs	r2, #8
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4413      	add	r3, r2
 8004f22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d014      	beq.n	8004f58 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f023 0307 	bic.w	r3, r3, #7
 8004f34:	3308      	adds	r3, #8
 8004f36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f003 0307 	and.w	r3, r3, #7
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <pvPortMalloc+0x6c>
	__asm volatile
 8004f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f46:	f383 8811 	msr	BASEPRI, r3
 8004f4a:	f3bf 8f6f 	isb	sy
 8004f4e:	f3bf 8f4f 	dsb	sy
 8004f52:	617b      	str	r3, [r7, #20]
}
 8004f54:	bf00      	nop
 8004f56:	e7fe      	b.n	8004f56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d069      	beq.n	8005032 <pvPortMalloc+0x146>
 8004f5e:	4b42      	ldr	r3, [pc, #264]	; (8005068 <pvPortMalloc+0x17c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d864      	bhi.n	8005032 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f68:	4b40      	ldr	r3, [pc, #256]	; (800506c <pvPortMalloc+0x180>)
 8004f6a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f6c:	4b3f      	ldr	r3, [pc, #252]	; (800506c <pvPortMalloc+0x180>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f72:	e004      	b.n	8004f7e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f76:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d903      	bls.n	8004f90 <pvPortMalloc+0xa4>
 8004f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1f1      	bne.n	8004f74 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f90:	4b33      	ldr	r3, [pc, #204]	; (8005060 <pvPortMalloc+0x174>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d04b      	beq.n	8005032 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2208      	movs	r2, #8
 8004fa0:	4413      	add	r3, r2
 8004fa2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	6a3b      	ldr	r3, [r7, #32]
 8004faa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	1ad2      	subs	r2, r2, r3
 8004fb4:	2308      	movs	r3, #8
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d91f      	bls.n	8004ffc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00a      	beq.n	8004fe4 <pvPortMalloc+0xf8>
	__asm volatile
 8004fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd2:	f383 8811 	msr	BASEPRI, r3
 8004fd6:	f3bf 8f6f 	isb	sy
 8004fda:	f3bf 8f4f 	dsb	sy
 8004fde:	613b      	str	r3, [r7, #16]
}
 8004fe0:	bf00      	nop
 8004fe2:	e7fe      	b.n	8004fe2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe6:	685a      	ldr	r2, [r3, #4]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	1ad2      	subs	r2, r2, r3
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004ff6:	69b8      	ldr	r0, [r7, #24]
 8004ff8:	f000 f8f8 	bl	80051ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ffc:	4b1a      	ldr	r3, [pc, #104]	; (8005068 <pvPortMalloc+0x17c>)
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	4a18      	ldr	r2, [pc, #96]	; (8005068 <pvPortMalloc+0x17c>)
 8005008:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800500a:	4b17      	ldr	r3, [pc, #92]	; (8005068 <pvPortMalloc+0x17c>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	4b18      	ldr	r3, [pc, #96]	; (8005070 <pvPortMalloc+0x184>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	429a      	cmp	r2, r3
 8005014:	d203      	bcs.n	800501e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005016:	4b14      	ldr	r3, [pc, #80]	; (8005068 <pvPortMalloc+0x17c>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a15      	ldr	r2, [pc, #84]	; (8005070 <pvPortMalloc+0x184>)
 800501c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800501e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	4b10      	ldr	r3, [pc, #64]	; (8005064 <pvPortMalloc+0x178>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	431a      	orrs	r2, r3
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502e:	2200      	movs	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005032:	f7fe fd9f 	bl	8003b74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00a      	beq.n	8005056 <pvPortMalloc+0x16a>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	60fb      	str	r3, [r7, #12]
}
 8005052:	bf00      	nop
 8005054:	e7fe      	b.n	8005054 <pvPortMalloc+0x168>
	return pvReturn;
 8005056:	69fb      	ldr	r3, [r7, #28]
}
 8005058:	4618      	mov	r0, r3
 800505a:	3728      	adds	r7, #40	; 0x28
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	20001a9c 	.word	0x20001a9c
 8005064:	20001aa8 	.word	0x20001aa8
 8005068:	20001aa0 	.word	0x20001aa0
 800506c:	20001a94 	.word	0x20001a94
 8005070:	20001aa4 	.word	0x20001aa4

08005074 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d048      	beq.n	8005118 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005086:	2308      	movs	r3, #8
 8005088:	425b      	negs	r3, r3
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	4413      	add	r3, r2
 800508e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	4b21      	ldr	r3, [pc, #132]	; (8005120 <vPortFree+0xac>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4013      	ands	r3, r2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10a      	bne.n	80050b8 <vPortFree+0x44>
	__asm volatile
 80050a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	60fb      	str	r3, [r7, #12]
}
 80050b4:	bf00      	nop
 80050b6:	e7fe      	b.n	80050b6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00a      	beq.n	80050d6 <vPortFree+0x62>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	60bb      	str	r3, [r7, #8]
}
 80050d2:	bf00      	nop
 80050d4:	e7fe      	b.n	80050d4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	4b11      	ldr	r3, [pc, #68]	; (8005120 <vPortFree+0xac>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4013      	ands	r3, r2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d019      	beq.n	8005118 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d115      	bne.n	8005118 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <vPortFree+0xac>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	43db      	mvns	r3, r3
 80050f6:	401a      	ands	r2, r3
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80050fc:	f7fe fd2c 	bl	8003b58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	4b07      	ldr	r3, [pc, #28]	; (8005124 <vPortFree+0xb0>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4413      	add	r3, r2
 800510a:	4a06      	ldr	r2, [pc, #24]	; (8005124 <vPortFree+0xb0>)
 800510c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800510e:	6938      	ldr	r0, [r7, #16]
 8005110:	f000 f86c 	bl	80051ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005114:	f7fe fd2e 	bl	8003b74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005118:	bf00      	nop
 800511a:	3718      	adds	r7, #24
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	20001aa8 	.word	0x20001aa8
 8005124:	20001aa0 	.word	0x20001aa0

08005128 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800512e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005132:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005134:	4b27      	ldr	r3, [pc, #156]	; (80051d4 <prvHeapInit+0xac>)
 8005136:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00c      	beq.n	800515c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	3307      	adds	r3, #7
 8005146:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f023 0307 	bic.w	r3, r3, #7
 800514e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	4a1f      	ldr	r2, [pc, #124]	; (80051d4 <prvHeapInit+0xac>)
 8005158:	4413      	add	r3, r2
 800515a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005160:	4a1d      	ldr	r2, [pc, #116]	; (80051d8 <prvHeapInit+0xb0>)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005166:	4b1c      	ldr	r3, [pc, #112]	; (80051d8 <prvHeapInit+0xb0>)
 8005168:	2200      	movs	r2, #0
 800516a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	4413      	add	r3, r2
 8005172:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005174:	2208      	movs	r2, #8
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	1a9b      	subs	r3, r3, r2
 800517a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0307 	bic.w	r3, r3, #7
 8005182:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4a15      	ldr	r2, [pc, #84]	; (80051dc <prvHeapInit+0xb4>)
 8005188:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800518a:	4b14      	ldr	r3, [pc, #80]	; (80051dc <prvHeapInit+0xb4>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2200      	movs	r2, #0
 8005190:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005192:	4b12      	ldr	r3, [pc, #72]	; (80051dc <prvHeapInit+0xb4>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	1ad2      	subs	r2, r2, r3
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051a8:	4b0c      	ldr	r3, [pc, #48]	; (80051dc <prvHeapInit+0xb4>)
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	4a0a      	ldr	r2, [pc, #40]	; (80051e0 <prvHeapInit+0xb8>)
 80051b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	4a09      	ldr	r2, [pc, #36]	; (80051e4 <prvHeapInit+0xbc>)
 80051be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051c0:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <prvHeapInit+0xc0>)
 80051c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80051c6:	601a      	str	r2, [r3, #0]
}
 80051c8:	bf00      	nop
 80051ca:	3714      	adds	r7, #20
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bc80      	pop	{r7}
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	20000e94 	.word	0x20000e94
 80051d8:	20001a94 	.word	0x20001a94
 80051dc:	20001a9c 	.word	0x20001a9c
 80051e0:	20001aa4 	.word	0x20001aa4
 80051e4:	20001aa0 	.word	0x20001aa0
 80051e8:	20001aa8 	.word	0x20001aa8

080051ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80051f4:	4b27      	ldr	r3, [pc, #156]	; (8005294 <prvInsertBlockIntoFreeList+0xa8>)
 80051f6:	60fb      	str	r3, [r7, #12]
 80051f8:	e002      	b.n	8005200 <prvInsertBlockIntoFreeList+0x14>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	429a      	cmp	r2, r3
 8005208:	d8f7      	bhi.n	80051fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	4413      	add	r3, r2
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	429a      	cmp	r2, r3
 800521a:	d108      	bne.n	800522e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	441a      	add	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	68ba      	ldr	r2, [r7, #8]
 8005238:	441a      	add	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	429a      	cmp	r2, r3
 8005240:	d118      	bne.n	8005274 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	4b14      	ldr	r3, [pc, #80]	; (8005298 <prvInsertBlockIntoFreeList+0xac>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	429a      	cmp	r2, r3
 800524c:	d00d      	beq.n	800526a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	441a      	add	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	e008      	b.n	800527c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800526a:	4b0b      	ldr	r3, [pc, #44]	; (8005298 <prvInsertBlockIntoFreeList+0xac>)
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	e003      	b.n	800527c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	429a      	cmp	r2, r3
 8005282:	d002      	beq.n	800528a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800528a:	bf00      	nop
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr
 8005294:	20001a94 	.word	0x20001a94
 8005298:	20001a9c 	.word	0x20001a9c

0800529c <siprintf>:
 800529c:	b40e      	push	{r1, r2, r3}
 800529e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052a2:	b500      	push	{lr}
 80052a4:	b09c      	sub	sp, #112	; 0x70
 80052a6:	ab1d      	add	r3, sp, #116	; 0x74
 80052a8:	9002      	str	r0, [sp, #8]
 80052aa:	9006      	str	r0, [sp, #24]
 80052ac:	9107      	str	r1, [sp, #28]
 80052ae:	9104      	str	r1, [sp, #16]
 80052b0:	4808      	ldr	r0, [pc, #32]	; (80052d4 <siprintf+0x38>)
 80052b2:	4909      	ldr	r1, [pc, #36]	; (80052d8 <siprintf+0x3c>)
 80052b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80052b8:	9105      	str	r1, [sp, #20]
 80052ba:	6800      	ldr	r0, [r0, #0]
 80052bc:	a902      	add	r1, sp, #8
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	f000 f99c 	bl	80055fc <_svfiprintf_r>
 80052c4:	2200      	movs	r2, #0
 80052c6:	9b02      	ldr	r3, [sp, #8]
 80052c8:	701a      	strb	r2, [r3, #0]
 80052ca:	b01c      	add	sp, #112	; 0x70
 80052cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80052d0:	b003      	add	sp, #12
 80052d2:	4770      	bx	lr
 80052d4:	2000005c 	.word	0x2000005c
 80052d8:	ffff0208 	.word	0xffff0208

080052dc <memset>:
 80052dc:	4603      	mov	r3, r0
 80052de:	4402      	add	r2, r0
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d100      	bne.n	80052e6 <memset+0xa>
 80052e4:	4770      	bx	lr
 80052e6:	f803 1b01 	strb.w	r1, [r3], #1
 80052ea:	e7f9      	b.n	80052e0 <memset+0x4>

080052ec <__errno>:
 80052ec:	4b01      	ldr	r3, [pc, #4]	; (80052f4 <__errno+0x8>)
 80052ee:	6818      	ldr	r0, [r3, #0]
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	2000005c 	.word	0x2000005c

080052f8 <__libc_init_array>:
 80052f8:	b570      	push	{r4, r5, r6, lr}
 80052fa:	2600      	movs	r6, #0
 80052fc:	4d0c      	ldr	r5, [pc, #48]	; (8005330 <__libc_init_array+0x38>)
 80052fe:	4c0d      	ldr	r4, [pc, #52]	; (8005334 <__libc_init_array+0x3c>)
 8005300:	1b64      	subs	r4, r4, r5
 8005302:	10a4      	asrs	r4, r4, #2
 8005304:	42a6      	cmp	r6, r4
 8005306:	d109      	bne.n	800531c <__libc_init_array+0x24>
 8005308:	f000 fc7a 	bl	8005c00 <_init>
 800530c:	2600      	movs	r6, #0
 800530e:	4d0a      	ldr	r5, [pc, #40]	; (8005338 <__libc_init_array+0x40>)
 8005310:	4c0a      	ldr	r4, [pc, #40]	; (800533c <__libc_init_array+0x44>)
 8005312:	1b64      	subs	r4, r4, r5
 8005314:	10a4      	asrs	r4, r4, #2
 8005316:	42a6      	cmp	r6, r4
 8005318:	d105      	bne.n	8005326 <__libc_init_array+0x2e>
 800531a:	bd70      	pop	{r4, r5, r6, pc}
 800531c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005320:	4798      	blx	r3
 8005322:	3601      	adds	r6, #1
 8005324:	e7ee      	b.n	8005304 <__libc_init_array+0xc>
 8005326:	f855 3b04 	ldr.w	r3, [r5], #4
 800532a:	4798      	blx	r3
 800532c:	3601      	adds	r6, #1
 800532e:	e7f2      	b.n	8005316 <__libc_init_array+0x1e>
 8005330:	08005d04 	.word	0x08005d04
 8005334:	08005d04 	.word	0x08005d04
 8005338:	08005d04 	.word	0x08005d04
 800533c:	08005d08 	.word	0x08005d08

08005340 <__retarget_lock_acquire_recursive>:
 8005340:	4770      	bx	lr

08005342 <__retarget_lock_release_recursive>:
 8005342:	4770      	bx	lr

08005344 <memcpy>:
 8005344:	440a      	add	r2, r1
 8005346:	4291      	cmp	r1, r2
 8005348:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800534c:	d100      	bne.n	8005350 <memcpy+0xc>
 800534e:	4770      	bx	lr
 8005350:	b510      	push	{r4, lr}
 8005352:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005356:	4291      	cmp	r1, r2
 8005358:	f803 4f01 	strb.w	r4, [r3, #1]!
 800535c:	d1f9      	bne.n	8005352 <memcpy+0xe>
 800535e:	bd10      	pop	{r4, pc}

08005360 <_free_r>:
 8005360:	b538      	push	{r3, r4, r5, lr}
 8005362:	4605      	mov	r5, r0
 8005364:	2900      	cmp	r1, #0
 8005366:	d040      	beq.n	80053ea <_free_r+0x8a>
 8005368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800536c:	1f0c      	subs	r4, r1, #4
 800536e:	2b00      	cmp	r3, #0
 8005370:	bfb8      	it	lt
 8005372:	18e4      	addlt	r4, r4, r3
 8005374:	f000 f8dc 	bl	8005530 <__malloc_lock>
 8005378:	4a1c      	ldr	r2, [pc, #112]	; (80053ec <_free_r+0x8c>)
 800537a:	6813      	ldr	r3, [r2, #0]
 800537c:	b933      	cbnz	r3, 800538c <_free_r+0x2c>
 800537e:	6063      	str	r3, [r4, #4]
 8005380:	6014      	str	r4, [r2, #0]
 8005382:	4628      	mov	r0, r5
 8005384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005388:	f000 b8d8 	b.w	800553c <__malloc_unlock>
 800538c:	42a3      	cmp	r3, r4
 800538e:	d908      	bls.n	80053a2 <_free_r+0x42>
 8005390:	6820      	ldr	r0, [r4, #0]
 8005392:	1821      	adds	r1, r4, r0
 8005394:	428b      	cmp	r3, r1
 8005396:	bf01      	itttt	eq
 8005398:	6819      	ldreq	r1, [r3, #0]
 800539a:	685b      	ldreq	r3, [r3, #4]
 800539c:	1809      	addeq	r1, r1, r0
 800539e:	6021      	streq	r1, [r4, #0]
 80053a0:	e7ed      	b.n	800537e <_free_r+0x1e>
 80053a2:	461a      	mov	r2, r3
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	b10b      	cbz	r3, 80053ac <_free_r+0x4c>
 80053a8:	42a3      	cmp	r3, r4
 80053aa:	d9fa      	bls.n	80053a2 <_free_r+0x42>
 80053ac:	6811      	ldr	r1, [r2, #0]
 80053ae:	1850      	adds	r0, r2, r1
 80053b0:	42a0      	cmp	r0, r4
 80053b2:	d10b      	bne.n	80053cc <_free_r+0x6c>
 80053b4:	6820      	ldr	r0, [r4, #0]
 80053b6:	4401      	add	r1, r0
 80053b8:	1850      	adds	r0, r2, r1
 80053ba:	4283      	cmp	r3, r0
 80053bc:	6011      	str	r1, [r2, #0]
 80053be:	d1e0      	bne.n	8005382 <_free_r+0x22>
 80053c0:	6818      	ldr	r0, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	4408      	add	r0, r1
 80053c6:	6010      	str	r0, [r2, #0]
 80053c8:	6053      	str	r3, [r2, #4]
 80053ca:	e7da      	b.n	8005382 <_free_r+0x22>
 80053cc:	d902      	bls.n	80053d4 <_free_r+0x74>
 80053ce:	230c      	movs	r3, #12
 80053d0:	602b      	str	r3, [r5, #0]
 80053d2:	e7d6      	b.n	8005382 <_free_r+0x22>
 80053d4:	6820      	ldr	r0, [r4, #0]
 80053d6:	1821      	adds	r1, r4, r0
 80053d8:	428b      	cmp	r3, r1
 80053da:	bf01      	itttt	eq
 80053dc:	6819      	ldreq	r1, [r3, #0]
 80053de:	685b      	ldreq	r3, [r3, #4]
 80053e0:	1809      	addeq	r1, r1, r0
 80053e2:	6021      	streq	r1, [r4, #0]
 80053e4:	6063      	str	r3, [r4, #4]
 80053e6:	6054      	str	r4, [r2, #4]
 80053e8:	e7cb      	b.n	8005382 <_free_r+0x22>
 80053ea:	bd38      	pop	{r3, r4, r5, pc}
 80053ec:	20001bec 	.word	0x20001bec

080053f0 <sbrk_aligned>:
 80053f0:	b570      	push	{r4, r5, r6, lr}
 80053f2:	4e0e      	ldr	r6, [pc, #56]	; (800542c <sbrk_aligned+0x3c>)
 80053f4:	460c      	mov	r4, r1
 80053f6:	6831      	ldr	r1, [r6, #0]
 80053f8:	4605      	mov	r5, r0
 80053fa:	b911      	cbnz	r1, 8005402 <sbrk_aligned+0x12>
 80053fc:	f000 fbaa 	bl	8005b54 <_sbrk_r>
 8005400:	6030      	str	r0, [r6, #0]
 8005402:	4621      	mov	r1, r4
 8005404:	4628      	mov	r0, r5
 8005406:	f000 fba5 	bl	8005b54 <_sbrk_r>
 800540a:	1c43      	adds	r3, r0, #1
 800540c:	d00a      	beq.n	8005424 <sbrk_aligned+0x34>
 800540e:	1cc4      	adds	r4, r0, #3
 8005410:	f024 0403 	bic.w	r4, r4, #3
 8005414:	42a0      	cmp	r0, r4
 8005416:	d007      	beq.n	8005428 <sbrk_aligned+0x38>
 8005418:	1a21      	subs	r1, r4, r0
 800541a:	4628      	mov	r0, r5
 800541c:	f000 fb9a 	bl	8005b54 <_sbrk_r>
 8005420:	3001      	adds	r0, #1
 8005422:	d101      	bne.n	8005428 <sbrk_aligned+0x38>
 8005424:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005428:	4620      	mov	r0, r4
 800542a:	bd70      	pop	{r4, r5, r6, pc}
 800542c:	20001bf0 	.word	0x20001bf0

08005430 <_malloc_r>:
 8005430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005434:	1ccd      	adds	r5, r1, #3
 8005436:	f025 0503 	bic.w	r5, r5, #3
 800543a:	3508      	adds	r5, #8
 800543c:	2d0c      	cmp	r5, #12
 800543e:	bf38      	it	cc
 8005440:	250c      	movcc	r5, #12
 8005442:	2d00      	cmp	r5, #0
 8005444:	4607      	mov	r7, r0
 8005446:	db01      	blt.n	800544c <_malloc_r+0x1c>
 8005448:	42a9      	cmp	r1, r5
 800544a:	d905      	bls.n	8005458 <_malloc_r+0x28>
 800544c:	230c      	movs	r3, #12
 800544e:	2600      	movs	r6, #0
 8005450:	603b      	str	r3, [r7, #0]
 8005452:	4630      	mov	r0, r6
 8005454:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005458:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800552c <_malloc_r+0xfc>
 800545c:	f000 f868 	bl	8005530 <__malloc_lock>
 8005460:	f8d8 3000 	ldr.w	r3, [r8]
 8005464:	461c      	mov	r4, r3
 8005466:	bb5c      	cbnz	r4, 80054c0 <_malloc_r+0x90>
 8005468:	4629      	mov	r1, r5
 800546a:	4638      	mov	r0, r7
 800546c:	f7ff ffc0 	bl	80053f0 <sbrk_aligned>
 8005470:	1c43      	adds	r3, r0, #1
 8005472:	4604      	mov	r4, r0
 8005474:	d155      	bne.n	8005522 <_malloc_r+0xf2>
 8005476:	f8d8 4000 	ldr.w	r4, [r8]
 800547a:	4626      	mov	r6, r4
 800547c:	2e00      	cmp	r6, #0
 800547e:	d145      	bne.n	800550c <_malloc_r+0xdc>
 8005480:	2c00      	cmp	r4, #0
 8005482:	d048      	beq.n	8005516 <_malloc_r+0xe6>
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	4631      	mov	r1, r6
 8005488:	4638      	mov	r0, r7
 800548a:	eb04 0903 	add.w	r9, r4, r3
 800548e:	f000 fb61 	bl	8005b54 <_sbrk_r>
 8005492:	4581      	cmp	r9, r0
 8005494:	d13f      	bne.n	8005516 <_malloc_r+0xe6>
 8005496:	6821      	ldr	r1, [r4, #0]
 8005498:	4638      	mov	r0, r7
 800549a:	1a6d      	subs	r5, r5, r1
 800549c:	4629      	mov	r1, r5
 800549e:	f7ff ffa7 	bl	80053f0 <sbrk_aligned>
 80054a2:	3001      	adds	r0, #1
 80054a4:	d037      	beq.n	8005516 <_malloc_r+0xe6>
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	442b      	add	r3, r5
 80054aa:	6023      	str	r3, [r4, #0]
 80054ac:	f8d8 3000 	ldr.w	r3, [r8]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d038      	beq.n	8005526 <_malloc_r+0xf6>
 80054b4:	685a      	ldr	r2, [r3, #4]
 80054b6:	42a2      	cmp	r2, r4
 80054b8:	d12b      	bne.n	8005512 <_malloc_r+0xe2>
 80054ba:	2200      	movs	r2, #0
 80054bc:	605a      	str	r2, [r3, #4]
 80054be:	e00f      	b.n	80054e0 <_malloc_r+0xb0>
 80054c0:	6822      	ldr	r2, [r4, #0]
 80054c2:	1b52      	subs	r2, r2, r5
 80054c4:	d41f      	bmi.n	8005506 <_malloc_r+0xd6>
 80054c6:	2a0b      	cmp	r2, #11
 80054c8:	d917      	bls.n	80054fa <_malloc_r+0xca>
 80054ca:	1961      	adds	r1, r4, r5
 80054cc:	42a3      	cmp	r3, r4
 80054ce:	6025      	str	r5, [r4, #0]
 80054d0:	bf18      	it	ne
 80054d2:	6059      	strne	r1, [r3, #4]
 80054d4:	6863      	ldr	r3, [r4, #4]
 80054d6:	bf08      	it	eq
 80054d8:	f8c8 1000 	streq.w	r1, [r8]
 80054dc:	5162      	str	r2, [r4, r5]
 80054de:	604b      	str	r3, [r1, #4]
 80054e0:	4638      	mov	r0, r7
 80054e2:	f104 060b 	add.w	r6, r4, #11
 80054e6:	f000 f829 	bl	800553c <__malloc_unlock>
 80054ea:	f026 0607 	bic.w	r6, r6, #7
 80054ee:	1d23      	adds	r3, r4, #4
 80054f0:	1af2      	subs	r2, r6, r3
 80054f2:	d0ae      	beq.n	8005452 <_malloc_r+0x22>
 80054f4:	1b9b      	subs	r3, r3, r6
 80054f6:	50a3      	str	r3, [r4, r2]
 80054f8:	e7ab      	b.n	8005452 <_malloc_r+0x22>
 80054fa:	42a3      	cmp	r3, r4
 80054fc:	6862      	ldr	r2, [r4, #4]
 80054fe:	d1dd      	bne.n	80054bc <_malloc_r+0x8c>
 8005500:	f8c8 2000 	str.w	r2, [r8]
 8005504:	e7ec      	b.n	80054e0 <_malloc_r+0xb0>
 8005506:	4623      	mov	r3, r4
 8005508:	6864      	ldr	r4, [r4, #4]
 800550a:	e7ac      	b.n	8005466 <_malloc_r+0x36>
 800550c:	4634      	mov	r4, r6
 800550e:	6876      	ldr	r6, [r6, #4]
 8005510:	e7b4      	b.n	800547c <_malloc_r+0x4c>
 8005512:	4613      	mov	r3, r2
 8005514:	e7cc      	b.n	80054b0 <_malloc_r+0x80>
 8005516:	230c      	movs	r3, #12
 8005518:	4638      	mov	r0, r7
 800551a:	603b      	str	r3, [r7, #0]
 800551c:	f000 f80e 	bl	800553c <__malloc_unlock>
 8005520:	e797      	b.n	8005452 <_malloc_r+0x22>
 8005522:	6025      	str	r5, [r4, #0]
 8005524:	e7dc      	b.n	80054e0 <_malloc_r+0xb0>
 8005526:	605b      	str	r3, [r3, #4]
 8005528:	deff      	udf	#255	; 0xff
 800552a:	bf00      	nop
 800552c:	20001bec 	.word	0x20001bec

08005530 <__malloc_lock>:
 8005530:	4801      	ldr	r0, [pc, #4]	; (8005538 <__malloc_lock+0x8>)
 8005532:	f7ff bf05 	b.w	8005340 <__retarget_lock_acquire_recursive>
 8005536:	bf00      	nop
 8005538:	20001be8 	.word	0x20001be8

0800553c <__malloc_unlock>:
 800553c:	4801      	ldr	r0, [pc, #4]	; (8005544 <__malloc_unlock+0x8>)
 800553e:	f7ff bf00 	b.w	8005342 <__retarget_lock_release_recursive>
 8005542:	bf00      	nop
 8005544:	20001be8 	.word	0x20001be8

08005548 <__ssputs_r>:
 8005548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800554c:	461f      	mov	r7, r3
 800554e:	688e      	ldr	r6, [r1, #8]
 8005550:	4682      	mov	sl, r0
 8005552:	42be      	cmp	r6, r7
 8005554:	460c      	mov	r4, r1
 8005556:	4690      	mov	r8, r2
 8005558:	680b      	ldr	r3, [r1, #0]
 800555a:	d82c      	bhi.n	80055b6 <__ssputs_r+0x6e>
 800555c:	898a      	ldrh	r2, [r1, #12]
 800555e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005562:	d026      	beq.n	80055b2 <__ssputs_r+0x6a>
 8005564:	6965      	ldr	r5, [r4, #20]
 8005566:	6909      	ldr	r1, [r1, #16]
 8005568:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800556c:	eba3 0901 	sub.w	r9, r3, r1
 8005570:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005574:	1c7b      	adds	r3, r7, #1
 8005576:	444b      	add	r3, r9
 8005578:	106d      	asrs	r5, r5, #1
 800557a:	429d      	cmp	r5, r3
 800557c:	bf38      	it	cc
 800557e:	461d      	movcc	r5, r3
 8005580:	0553      	lsls	r3, r2, #21
 8005582:	d527      	bpl.n	80055d4 <__ssputs_r+0x8c>
 8005584:	4629      	mov	r1, r5
 8005586:	f7ff ff53 	bl	8005430 <_malloc_r>
 800558a:	4606      	mov	r6, r0
 800558c:	b360      	cbz	r0, 80055e8 <__ssputs_r+0xa0>
 800558e:	464a      	mov	r2, r9
 8005590:	6921      	ldr	r1, [r4, #16]
 8005592:	f7ff fed7 	bl	8005344 <memcpy>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800559c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055a0:	81a3      	strh	r3, [r4, #12]
 80055a2:	6126      	str	r6, [r4, #16]
 80055a4:	444e      	add	r6, r9
 80055a6:	6026      	str	r6, [r4, #0]
 80055a8:	463e      	mov	r6, r7
 80055aa:	6165      	str	r5, [r4, #20]
 80055ac:	eba5 0509 	sub.w	r5, r5, r9
 80055b0:	60a5      	str	r5, [r4, #8]
 80055b2:	42be      	cmp	r6, r7
 80055b4:	d900      	bls.n	80055b8 <__ssputs_r+0x70>
 80055b6:	463e      	mov	r6, r7
 80055b8:	4632      	mov	r2, r6
 80055ba:	4641      	mov	r1, r8
 80055bc:	6820      	ldr	r0, [r4, #0]
 80055be:	f000 faaf 	bl	8005b20 <memmove>
 80055c2:	2000      	movs	r0, #0
 80055c4:	68a3      	ldr	r3, [r4, #8]
 80055c6:	1b9b      	subs	r3, r3, r6
 80055c8:	60a3      	str	r3, [r4, #8]
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	4433      	add	r3, r6
 80055ce:	6023      	str	r3, [r4, #0]
 80055d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055d4:	462a      	mov	r2, r5
 80055d6:	f000 fadb 	bl	8005b90 <_realloc_r>
 80055da:	4606      	mov	r6, r0
 80055dc:	2800      	cmp	r0, #0
 80055de:	d1e0      	bne.n	80055a2 <__ssputs_r+0x5a>
 80055e0:	4650      	mov	r0, sl
 80055e2:	6921      	ldr	r1, [r4, #16]
 80055e4:	f7ff febc 	bl	8005360 <_free_r>
 80055e8:	230c      	movs	r3, #12
 80055ea:	f8ca 3000 	str.w	r3, [sl]
 80055ee:	89a3      	ldrh	r3, [r4, #12]
 80055f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055f8:	81a3      	strh	r3, [r4, #12]
 80055fa:	e7e9      	b.n	80055d0 <__ssputs_r+0x88>

080055fc <_svfiprintf_r>:
 80055fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005600:	4698      	mov	r8, r3
 8005602:	898b      	ldrh	r3, [r1, #12]
 8005604:	4607      	mov	r7, r0
 8005606:	061b      	lsls	r3, r3, #24
 8005608:	460d      	mov	r5, r1
 800560a:	4614      	mov	r4, r2
 800560c:	b09d      	sub	sp, #116	; 0x74
 800560e:	d50e      	bpl.n	800562e <_svfiprintf_r+0x32>
 8005610:	690b      	ldr	r3, [r1, #16]
 8005612:	b963      	cbnz	r3, 800562e <_svfiprintf_r+0x32>
 8005614:	2140      	movs	r1, #64	; 0x40
 8005616:	f7ff ff0b 	bl	8005430 <_malloc_r>
 800561a:	6028      	str	r0, [r5, #0]
 800561c:	6128      	str	r0, [r5, #16]
 800561e:	b920      	cbnz	r0, 800562a <_svfiprintf_r+0x2e>
 8005620:	230c      	movs	r3, #12
 8005622:	603b      	str	r3, [r7, #0]
 8005624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005628:	e0d0      	b.n	80057cc <_svfiprintf_r+0x1d0>
 800562a:	2340      	movs	r3, #64	; 0x40
 800562c:	616b      	str	r3, [r5, #20]
 800562e:	2300      	movs	r3, #0
 8005630:	9309      	str	r3, [sp, #36]	; 0x24
 8005632:	2320      	movs	r3, #32
 8005634:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005638:	2330      	movs	r3, #48	; 0x30
 800563a:	f04f 0901 	mov.w	r9, #1
 800563e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005642:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80057e4 <_svfiprintf_r+0x1e8>
 8005646:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800564a:	4623      	mov	r3, r4
 800564c:	469a      	mov	sl, r3
 800564e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005652:	b10a      	cbz	r2, 8005658 <_svfiprintf_r+0x5c>
 8005654:	2a25      	cmp	r2, #37	; 0x25
 8005656:	d1f9      	bne.n	800564c <_svfiprintf_r+0x50>
 8005658:	ebba 0b04 	subs.w	fp, sl, r4
 800565c:	d00b      	beq.n	8005676 <_svfiprintf_r+0x7a>
 800565e:	465b      	mov	r3, fp
 8005660:	4622      	mov	r2, r4
 8005662:	4629      	mov	r1, r5
 8005664:	4638      	mov	r0, r7
 8005666:	f7ff ff6f 	bl	8005548 <__ssputs_r>
 800566a:	3001      	adds	r0, #1
 800566c:	f000 80a9 	beq.w	80057c2 <_svfiprintf_r+0x1c6>
 8005670:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005672:	445a      	add	r2, fp
 8005674:	9209      	str	r2, [sp, #36]	; 0x24
 8005676:	f89a 3000 	ldrb.w	r3, [sl]
 800567a:	2b00      	cmp	r3, #0
 800567c:	f000 80a1 	beq.w	80057c2 <_svfiprintf_r+0x1c6>
 8005680:	2300      	movs	r3, #0
 8005682:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005686:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800568a:	f10a 0a01 	add.w	sl, sl, #1
 800568e:	9304      	str	r3, [sp, #16]
 8005690:	9307      	str	r3, [sp, #28]
 8005692:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005696:	931a      	str	r3, [sp, #104]	; 0x68
 8005698:	4654      	mov	r4, sl
 800569a:	2205      	movs	r2, #5
 800569c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056a0:	4850      	ldr	r0, [pc, #320]	; (80057e4 <_svfiprintf_r+0x1e8>)
 80056a2:	f000 fa67 	bl	8005b74 <memchr>
 80056a6:	9a04      	ldr	r2, [sp, #16]
 80056a8:	b9d8      	cbnz	r0, 80056e2 <_svfiprintf_r+0xe6>
 80056aa:	06d0      	lsls	r0, r2, #27
 80056ac:	bf44      	itt	mi
 80056ae:	2320      	movmi	r3, #32
 80056b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056b4:	0711      	lsls	r1, r2, #28
 80056b6:	bf44      	itt	mi
 80056b8:	232b      	movmi	r3, #43	; 0x2b
 80056ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056be:	f89a 3000 	ldrb.w	r3, [sl]
 80056c2:	2b2a      	cmp	r3, #42	; 0x2a
 80056c4:	d015      	beq.n	80056f2 <_svfiprintf_r+0xf6>
 80056c6:	4654      	mov	r4, sl
 80056c8:	2000      	movs	r0, #0
 80056ca:	f04f 0c0a 	mov.w	ip, #10
 80056ce:	9a07      	ldr	r2, [sp, #28]
 80056d0:	4621      	mov	r1, r4
 80056d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056d6:	3b30      	subs	r3, #48	; 0x30
 80056d8:	2b09      	cmp	r3, #9
 80056da:	d94d      	bls.n	8005778 <_svfiprintf_r+0x17c>
 80056dc:	b1b0      	cbz	r0, 800570c <_svfiprintf_r+0x110>
 80056de:	9207      	str	r2, [sp, #28]
 80056e0:	e014      	b.n	800570c <_svfiprintf_r+0x110>
 80056e2:	eba0 0308 	sub.w	r3, r0, r8
 80056e6:	fa09 f303 	lsl.w	r3, r9, r3
 80056ea:	4313      	orrs	r3, r2
 80056ec:	46a2      	mov	sl, r4
 80056ee:	9304      	str	r3, [sp, #16]
 80056f0:	e7d2      	b.n	8005698 <_svfiprintf_r+0x9c>
 80056f2:	9b03      	ldr	r3, [sp, #12]
 80056f4:	1d19      	adds	r1, r3, #4
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	9103      	str	r1, [sp, #12]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	bfbb      	ittet	lt
 80056fe:	425b      	neglt	r3, r3
 8005700:	f042 0202 	orrlt.w	r2, r2, #2
 8005704:	9307      	strge	r3, [sp, #28]
 8005706:	9307      	strlt	r3, [sp, #28]
 8005708:	bfb8      	it	lt
 800570a:	9204      	strlt	r2, [sp, #16]
 800570c:	7823      	ldrb	r3, [r4, #0]
 800570e:	2b2e      	cmp	r3, #46	; 0x2e
 8005710:	d10c      	bne.n	800572c <_svfiprintf_r+0x130>
 8005712:	7863      	ldrb	r3, [r4, #1]
 8005714:	2b2a      	cmp	r3, #42	; 0x2a
 8005716:	d134      	bne.n	8005782 <_svfiprintf_r+0x186>
 8005718:	9b03      	ldr	r3, [sp, #12]
 800571a:	3402      	adds	r4, #2
 800571c:	1d1a      	adds	r2, r3, #4
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	9203      	str	r2, [sp, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	bfb8      	it	lt
 8005726:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800572a:	9305      	str	r3, [sp, #20]
 800572c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80057e8 <_svfiprintf_r+0x1ec>
 8005730:	2203      	movs	r2, #3
 8005732:	4650      	mov	r0, sl
 8005734:	7821      	ldrb	r1, [r4, #0]
 8005736:	f000 fa1d 	bl	8005b74 <memchr>
 800573a:	b138      	cbz	r0, 800574c <_svfiprintf_r+0x150>
 800573c:	2240      	movs	r2, #64	; 0x40
 800573e:	9b04      	ldr	r3, [sp, #16]
 8005740:	eba0 000a 	sub.w	r0, r0, sl
 8005744:	4082      	lsls	r2, r0
 8005746:	4313      	orrs	r3, r2
 8005748:	3401      	adds	r4, #1
 800574a:	9304      	str	r3, [sp, #16]
 800574c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005750:	2206      	movs	r2, #6
 8005752:	4826      	ldr	r0, [pc, #152]	; (80057ec <_svfiprintf_r+0x1f0>)
 8005754:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005758:	f000 fa0c 	bl	8005b74 <memchr>
 800575c:	2800      	cmp	r0, #0
 800575e:	d038      	beq.n	80057d2 <_svfiprintf_r+0x1d6>
 8005760:	4b23      	ldr	r3, [pc, #140]	; (80057f0 <_svfiprintf_r+0x1f4>)
 8005762:	bb1b      	cbnz	r3, 80057ac <_svfiprintf_r+0x1b0>
 8005764:	9b03      	ldr	r3, [sp, #12]
 8005766:	3307      	adds	r3, #7
 8005768:	f023 0307 	bic.w	r3, r3, #7
 800576c:	3308      	adds	r3, #8
 800576e:	9303      	str	r3, [sp, #12]
 8005770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005772:	4433      	add	r3, r6
 8005774:	9309      	str	r3, [sp, #36]	; 0x24
 8005776:	e768      	b.n	800564a <_svfiprintf_r+0x4e>
 8005778:	460c      	mov	r4, r1
 800577a:	2001      	movs	r0, #1
 800577c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005780:	e7a6      	b.n	80056d0 <_svfiprintf_r+0xd4>
 8005782:	2300      	movs	r3, #0
 8005784:	f04f 0c0a 	mov.w	ip, #10
 8005788:	4619      	mov	r1, r3
 800578a:	3401      	adds	r4, #1
 800578c:	9305      	str	r3, [sp, #20]
 800578e:	4620      	mov	r0, r4
 8005790:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005794:	3a30      	subs	r2, #48	; 0x30
 8005796:	2a09      	cmp	r2, #9
 8005798:	d903      	bls.n	80057a2 <_svfiprintf_r+0x1a6>
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0c6      	beq.n	800572c <_svfiprintf_r+0x130>
 800579e:	9105      	str	r1, [sp, #20]
 80057a0:	e7c4      	b.n	800572c <_svfiprintf_r+0x130>
 80057a2:	4604      	mov	r4, r0
 80057a4:	2301      	movs	r3, #1
 80057a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80057aa:	e7f0      	b.n	800578e <_svfiprintf_r+0x192>
 80057ac:	ab03      	add	r3, sp, #12
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	462a      	mov	r2, r5
 80057b2:	4638      	mov	r0, r7
 80057b4:	4b0f      	ldr	r3, [pc, #60]	; (80057f4 <_svfiprintf_r+0x1f8>)
 80057b6:	a904      	add	r1, sp, #16
 80057b8:	f3af 8000 	nop.w
 80057bc:	1c42      	adds	r2, r0, #1
 80057be:	4606      	mov	r6, r0
 80057c0:	d1d6      	bne.n	8005770 <_svfiprintf_r+0x174>
 80057c2:	89ab      	ldrh	r3, [r5, #12]
 80057c4:	065b      	lsls	r3, r3, #25
 80057c6:	f53f af2d 	bmi.w	8005624 <_svfiprintf_r+0x28>
 80057ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057cc:	b01d      	add	sp, #116	; 0x74
 80057ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d2:	ab03      	add	r3, sp, #12
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	462a      	mov	r2, r5
 80057d8:	4638      	mov	r0, r7
 80057da:	4b06      	ldr	r3, [pc, #24]	; (80057f4 <_svfiprintf_r+0x1f8>)
 80057dc:	a904      	add	r1, sp, #16
 80057de:	f000 f87d 	bl	80058dc <_printf_i>
 80057e2:	e7eb      	b.n	80057bc <_svfiprintf_r+0x1c0>
 80057e4:	08005cce 	.word	0x08005cce
 80057e8:	08005cd4 	.word	0x08005cd4
 80057ec:	08005cd8 	.word	0x08005cd8
 80057f0:	00000000 	.word	0x00000000
 80057f4:	08005549 	.word	0x08005549

080057f8 <_printf_common>:
 80057f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057fc:	4616      	mov	r6, r2
 80057fe:	4699      	mov	r9, r3
 8005800:	688a      	ldr	r2, [r1, #8]
 8005802:	690b      	ldr	r3, [r1, #16]
 8005804:	4607      	mov	r7, r0
 8005806:	4293      	cmp	r3, r2
 8005808:	bfb8      	it	lt
 800580a:	4613      	movlt	r3, r2
 800580c:	6033      	str	r3, [r6, #0]
 800580e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005812:	460c      	mov	r4, r1
 8005814:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005818:	b10a      	cbz	r2, 800581e <_printf_common+0x26>
 800581a:	3301      	adds	r3, #1
 800581c:	6033      	str	r3, [r6, #0]
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	0699      	lsls	r1, r3, #26
 8005822:	bf42      	ittt	mi
 8005824:	6833      	ldrmi	r3, [r6, #0]
 8005826:	3302      	addmi	r3, #2
 8005828:	6033      	strmi	r3, [r6, #0]
 800582a:	6825      	ldr	r5, [r4, #0]
 800582c:	f015 0506 	ands.w	r5, r5, #6
 8005830:	d106      	bne.n	8005840 <_printf_common+0x48>
 8005832:	f104 0a19 	add.w	sl, r4, #25
 8005836:	68e3      	ldr	r3, [r4, #12]
 8005838:	6832      	ldr	r2, [r6, #0]
 800583a:	1a9b      	subs	r3, r3, r2
 800583c:	42ab      	cmp	r3, r5
 800583e:	dc2b      	bgt.n	8005898 <_printf_common+0xa0>
 8005840:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005844:	1e13      	subs	r3, r2, #0
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	bf18      	it	ne
 800584a:	2301      	movne	r3, #1
 800584c:	0692      	lsls	r2, r2, #26
 800584e:	d430      	bmi.n	80058b2 <_printf_common+0xba>
 8005850:	4649      	mov	r1, r9
 8005852:	4638      	mov	r0, r7
 8005854:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005858:	47c0      	blx	r8
 800585a:	3001      	adds	r0, #1
 800585c:	d023      	beq.n	80058a6 <_printf_common+0xae>
 800585e:	6823      	ldr	r3, [r4, #0]
 8005860:	6922      	ldr	r2, [r4, #16]
 8005862:	f003 0306 	and.w	r3, r3, #6
 8005866:	2b04      	cmp	r3, #4
 8005868:	bf14      	ite	ne
 800586a:	2500      	movne	r5, #0
 800586c:	6833      	ldreq	r3, [r6, #0]
 800586e:	f04f 0600 	mov.w	r6, #0
 8005872:	bf08      	it	eq
 8005874:	68e5      	ldreq	r5, [r4, #12]
 8005876:	f104 041a 	add.w	r4, r4, #26
 800587a:	bf08      	it	eq
 800587c:	1aed      	subeq	r5, r5, r3
 800587e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005882:	bf08      	it	eq
 8005884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005888:	4293      	cmp	r3, r2
 800588a:	bfc4      	itt	gt
 800588c:	1a9b      	subgt	r3, r3, r2
 800588e:	18ed      	addgt	r5, r5, r3
 8005890:	42b5      	cmp	r5, r6
 8005892:	d11a      	bne.n	80058ca <_printf_common+0xd2>
 8005894:	2000      	movs	r0, #0
 8005896:	e008      	b.n	80058aa <_printf_common+0xb2>
 8005898:	2301      	movs	r3, #1
 800589a:	4652      	mov	r2, sl
 800589c:	4649      	mov	r1, r9
 800589e:	4638      	mov	r0, r7
 80058a0:	47c0      	blx	r8
 80058a2:	3001      	adds	r0, #1
 80058a4:	d103      	bne.n	80058ae <_printf_common+0xb6>
 80058a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ae:	3501      	adds	r5, #1
 80058b0:	e7c1      	b.n	8005836 <_printf_common+0x3e>
 80058b2:	2030      	movs	r0, #48	; 0x30
 80058b4:	18e1      	adds	r1, r4, r3
 80058b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058c0:	4422      	add	r2, r4
 80058c2:	3302      	adds	r3, #2
 80058c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058c8:	e7c2      	b.n	8005850 <_printf_common+0x58>
 80058ca:	2301      	movs	r3, #1
 80058cc:	4622      	mov	r2, r4
 80058ce:	4649      	mov	r1, r9
 80058d0:	4638      	mov	r0, r7
 80058d2:	47c0      	blx	r8
 80058d4:	3001      	adds	r0, #1
 80058d6:	d0e6      	beq.n	80058a6 <_printf_common+0xae>
 80058d8:	3601      	adds	r6, #1
 80058da:	e7d9      	b.n	8005890 <_printf_common+0x98>

080058dc <_printf_i>:
 80058dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058e0:	7e0f      	ldrb	r7, [r1, #24]
 80058e2:	4691      	mov	r9, r2
 80058e4:	2f78      	cmp	r7, #120	; 0x78
 80058e6:	4680      	mov	r8, r0
 80058e8:	460c      	mov	r4, r1
 80058ea:	469a      	mov	sl, r3
 80058ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80058ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058f2:	d807      	bhi.n	8005904 <_printf_i+0x28>
 80058f4:	2f62      	cmp	r7, #98	; 0x62
 80058f6:	d80a      	bhi.n	800590e <_printf_i+0x32>
 80058f8:	2f00      	cmp	r7, #0
 80058fa:	f000 80d5 	beq.w	8005aa8 <_printf_i+0x1cc>
 80058fe:	2f58      	cmp	r7, #88	; 0x58
 8005900:	f000 80c1 	beq.w	8005a86 <_printf_i+0x1aa>
 8005904:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005908:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800590c:	e03a      	b.n	8005984 <_printf_i+0xa8>
 800590e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005912:	2b15      	cmp	r3, #21
 8005914:	d8f6      	bhi.n	8005904 <_printf_i+0x28>
 8005916:	a101      	add	r1, pc, #4	; (adr r1, 800591c <_printf_i+0x40>)
 8005918:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800591c:	08005975 	.word	0x08005975
 8005920:	08005989 	.word	0x08005989
 8005924:	08005905 	.word	0x08005905
 8005928:	08005905 	.word	0x08005905
 800592c:	08005905 	.word	0x08005905
 8005930:	08005905 	.word	0x08005905
 8005934:	08005989 	.word	0x08005989
 8005938:	08005905 	.word	0x08005905
 800593c:	08005905 	.word	0x08005905
 8005940:	08005905 	.word	0x08005905
 8005944:	08005905 	.word	0x08005905
 8005948:	08005a8f 	.word	0x08005a8f
 800594c:	080059b5 	.word	0x080059b5
 8005950:	08005a49 	.word	0x08005a49
 8005954:	08005905 	.word	0x08005905
 8005958:	08005905 	.word	0x08005905
 800595c:	08005ab1 	.word	0x08005ab1
 8005960:	08005905 	.word	0x08005905
 8005964:	080059b5 	.word	0x080059b5
 8005968:	08005905 	.word	0x08005905
 800596c:	08005905 	.word	0x08005905
 8005970:	08005a51 	.word	0x08005a51
 8005974:	682b      	ldr	r3, [r5, #0]
 8005976:	1d1a      	adds	r2, r3, #4
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	602a      	str	r2, [r5, #0]
 800597c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005980:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005984:	2301      	movs	r3, #1
 8005986:	e0a0      	b.n	8005aca <_printf_i+0x1ee>
 8005988:	6820      	ldr	r0, [r4, #0]
 800598a:	682b      	ldr	r3, [r5, #0]
 800598c:	0607      	lsls	r7, r0, #24
 800598e:	f103 0104 	add.w	r1, r3, #4
 8005992:	6029      	str	r1, [r5, #0]
 8005994:	d501      	bpl.n	800599a <_printf_i+0xbe>
 8005996:	681e      	ldr	r6, [r3, #0]
 8005998:	e003      	b.n	80059a2 <_printf_i+0xc6>
 800599a:	0646      	lsls	r6, r0, #25
 800599c:	d5fb      	bpl.n	8005996 <_printf_i+0xba>
 800599e:	f9b3 6000 	ldrsh.w	r6, [r3]
 80059a2:	2e00      	cmp	r6, #0
 80059a4:	da03      	bge.n	80059ae <_printf_i+0xd2>
 80059a6:	232d      	movs	r3, #45	; 0x2d
 80059a8:	4276      	negs	r6, r6
 80059aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059ae:	230a      	movs	r3, #10
 80059b0:	4859      	ldr	r0, [pc, #356]	; (8005b18 <_printf_i+0x23c>)
 80059b2:	e012      	b.n	80059da <_printf_i+0xfe>
 80059b4:	682b      	ldr	r3, [r5, #0]
 80059b6:	6820      	ldr	r0, [r4, #0]
 80059b8:	1d19      	adds	r1, r3, #4
 80059ba:	6029      	str	r1, [r5, #0]
 80059bc:	0605      	lsls	r5, r0, #24
 80059be:	d501      	bpl.n	80059c4 <_printf_i+0xe8>
 80059c0:	681e      	ldr	r6, [r3, #0]
 80059c2:	e002      	b.n	80059ca <_printf_i+0xee>
 80059c4:	0641      	lsls	r1, r0, #25
 80059c6:	d5fb      	bpl.n	80059c0 <_printf_i+0xe4>
 80059c8:	881e      	ldrh	r6, [r3, #0]
 80059ca:	2f6f      	cmp	r7, #111	; 0x6f
 80059cc:	bf0c      	ite	eq
 80059ce:	2308      	moveq	r3, #8
 80059d0:	230a      	movne	r3, #10
 80059d2:	4851      	ldr	r0, [pc, #324]	; (8005b18 <_printf_i+0x23c>)
 80059d4:	2100      	movs	r1, #0
 80059d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80059da:	6865      	ldr	r5, [r4, #4]
 80059dc:	2d00      	cmp	r5, #0
 80059de:	bfa8      	it	ge
 80059e0:	6821      	ldrge	r1, [r4, #0]
 80059e2:	60a5      	str	r5, [r4, #8]
 80059e4:	bfa4      	itt	ge
 80059e6:	f021 0104 	bicge.w	r1, r1, #4
 80059ea:	6021      	strge	r1, [r4, #0]
 80059ec:	b90e      	cbnz	r6, 80059f2 <_printf_i+0x116>
 80059ee:	2d00      	cmp	r5, #0
 80059f0:	d04b      	beq.n	8005a8a <_printf_i+0x1ae>
 80059f2:	4615      	mov	r5, r2
 80059f4:	fbb6 f1f3 	udiv	r1, r6, r3
 80059f8:	fb03 6711 	mls	r7, r3, r1, r6
 80059fc:	5dc7      	ldrb	r7, [r0, r7]
 80059fe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a02:	4637      	mov	r7, r6
 8005a04:	42bb      	cmp	r3, r7
 8005a06:	460e      	mov	r6, r1
 8005a08:	d9f4      	bls.n	80059f4 <_printf_i+0x118>
 8005a0a:	2b08      	cmp	r3, #8
 8005a0c:	d10b      	bne.n	8005a26 <_printf_i+0x14a>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	07de      	lsls	r6, r3, #31
 8005a12:	d508      	bpl.n	8005a26 <_printf_i+0x14a>
 8005a14:	6923      	ldr	r3, [r4, #16]
 8005a16:	6861      	ldr	r1, [r4, #4]
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	bfde      	ittt	le
 8005a1c:	2330      	movle	r3, #48	; 0x30
 8005a1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a22:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005a26:	1b52      	subs	r2, r2, r5
 8005a28:	6122      	str	r2, [r4, #16]
 8005a2a:	464b      	mov	r3, r9
 8005a2c:	4621      	mov	r1, r4
 8005a2e:	4640      	mov	r0, r8
 8005a30:	f8cd a000 	str.w	sl, [sp]
 8005a34:	aa03      	add	r2, sp, #12
 8005a36:	f7ff fedf 	bl	80057f8 <_printf_common>
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d14a      	bne.n	8005ad4 <_printf_i+0x1f8>
 8005a3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a42:	b004      	add	sp, #16
 8005a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	f043 0320 	orr.w	r3, r3, #32
 8005a4e:	6023      	str	r3, [r4, #0]
 8005a50:	2778      	movs	r7, #120	; 0x78
 8005a52:	4832      	ldr	r0, [pc, #200]	; (8005b1c <_printf_i+0x240>)
 8005a54:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	6829      	ldr	r1, [r5, #0]
 8005a5c:	061f      	lsls	r7, r3, #24
 8005a5e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a62:	d402      	bmi.n	8005a6a <_printf_i+0x18e>
 8005a64:	065f      	lsls	r7, r3, #25
 8005a66:	bf48      	it	mi
 8005a68:	b2b6      	uxthmi	r6, r6
 8005a6a:	07df      	lsls	r7, r3, #31
 8005a6c:	bf48      	it	mi
 8005a6e:	f043 0320 	orrmi.w	r3, r3, #32
 8005a72:	6029      	str	r1, [r5, #0]
 8005a74:	bf48      	it	mi
 8005a76:	6023      	strmi	r3, [r4, #0]
 8005a78:	b91e      	cbnz	r6, 8005a82 <_printf_i+0x1a6>
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	f023 0320 	bic.w	r3, r3, #32
 8005a80:	6023      	str	r3, [r4, #0]
 8005a82:	2310      	movs	r3, #16
 8005a84:	e7a6      	b.n	80059d4 <_printf_i+0xf8>
 8005a86:	4824      	ldr	r0, [pc, #144]	; (8005b18 <_printf_i+0x23c>)
 8005a88:	e7e4      	b.n	8005a54 <_printf_i+0x178>
 8005a8a:	4615      	mov	r5, r2
 8005a8c:	e7bd      	b.n	8005a0a <_printf_i+0x12e>
 8005a8e:	682b      	ldr	r3, [r5, #0]
 8005a90:	6826      	ldr	r6, [r4, #0]
 8005a92:	1d18      	adds	r0, r3, #4
 8005a94:	6961      	ldr	r1, [r4, #20]
 8005a96:	6028      	str	r0, [r5, #0]
 8005a98:	0635      	lsls	r5, r6, #24
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	d501      	bpl.n	8005aa2 <_printf_i+0x1c6>
 8005a9e:	6019      	str	r1, [r3, #0]
 8005aa0:	e002      	b.n	8005aa8 <_printf_i+0x1cc>
 8005aa2:	0670      	lsls	r0, r6, #25
 8005aa4:	d5fb      	bpl.n	8005a9e <_printf_i+0x1c2>
 8005aa6:	8019      	strh	r1, [r3, #0]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	4615      	mov	r5, r2
 8005aac:	6123      	str	r3, [r4, #16]
 8005aae:	e7bc      	b.n	8005a2a <_printf_i+0x14e>
 8005ab0:	682b      	ldr	r3, [r5, #0]
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	1d1a      	adds	r2, r3, #4
 8005ab6:	602a      	str	r2, [r5, #0]
 8005ab8:	681d      	ldr	r5, [r3, #0]
 8005aba:	6862      	ldr	r2, [r4, #4]
 8005abc:	4628      	mov	r0, r5
 8005abe:	f000 f859 	bl	8005b74 <memchr>
 8005ac2:	b108      	cbz	r0, 8005ac8 <_printf_i+0x1ec>
 8005ac4:	1b40      	subs	r0, r0, r5
 8005ac6:	6060      	str	r0, [r4, #4]
 8005ac8:	6863      	ldr	r3, [r4, #4]
 8005aca:	6123      	str	r3, [r4, #16]
 8005acc:	2300      	movs	r3, #0
 8005ace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ad2:	e7aa      	b.n	8005a2a <_printf_i+0x14e>
 8005ad4:	462a      	mov	r2, r5
 8005ad6:	4649      	mov	r1, r9
 8005ad8:	4640      	mov	r0, r8
 8005ada:	6923      	ldr	r3, [r4, #16]
 8005adc:	47d0      	blx	sl
 8005ade:	3001      	adds	r0, #1
 8005ae0:	d0ad      	beq.n	8005a3e <_printf_i+0x162>
 8005ae2:	6823      	ldr	r3, [r4, #0]
 8005ae4:	079b      	lsls	r3, r3, #30
 8005ae6:	d413      	bmi.n	8005b10 <_printf_i+0x234>
 8005ae8:	68e0      	ldr	r0, [r4, #12]
 8005aea:	9b03      	ldr	r3, [sp, #12]
 8005aec:	4298      	cmp	r0, r3
 8005aee:	bfb8      	it	lt
 8005af0:	4618      	movlt	r0, r3
 8005af2:	e7a6      	b.n	8005a42 <_printf_i+0x166>
 8005af4:	2301      	movs	r3, #1
 8005af6:	4632      	mov	r2, r6
 8005af8:	4649      	mov	r1, r9
 8005afa:	4640      	mov	r0, r8
 8005afc:	47d0      	blx	sl
 8005afe:	3001      	adds	r0, #1
 8005b00:	d09d      	beq.n	8005a3e <_printf_i+0x162>
 8005b02:	3501      	adds	r5, #1
 8005b04:	68e3      	ldr	r3, [r4, #12]
 8005b06:	9903      	ldr	r1, [sp, #12]
 8005b08:	1a5b      	subs	r3, r3, r1
 8005b0a:	42ab      	cmp	r3, r5
 8005b0c:	dcf2      	bgt.n	8005af4 <_printf_i+0x218>
 8005b0e:	e7eb      	b.n	8005ae8 <_printf_i+0x20c>
 8005b10:	2500      	movs	r5, #0
 8005b12:	f104 0619 	add.w	r6, r4, #25
 8005b16:	e7f5      	b.n	8005b04 <_printf_i+0x228>
 8005b18:	08005cdf 	.word	0x08005cdf
 8005b1c:	08005cf0 	.word	0x08005cf0

08005b20 <memmove>:
 8005b20:	4288      	cmp	r0, r1
 8005b22:	b510      	push	{r4, lr}
 8005b24:	eb01 0402 	add.w	r4, r1, r2
 8005b28:	d902      	bls.n	8005b30 <memmove+0x10>
 8005b2a:	4284      	cmp	r4, r0
 8005b2c:	4623      	mov	r3, r4
 8005b2e:	d807      	bhi.n	8005b40 <memmove+0x20>
 8005b30:	1e43      	subs	r3, r0, #1
 8005b32:	42a1      	cmp	r1, r4
 8005b34:	d008      	beq.n	8005b48 <memmove+0x28>
 8005b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b3e:	e7f8      	b.n	8005b32 <memmove+0x12>
 8005b40:	4601      	mov	r1, r0
 8005b42:	4402      	add	r2, r0
 8005b44:	428a      	cmp	r2, r1
 8005b46:	d100      	bne.n	8005b4a <memmove+0x2a>
 8005b48:	bd10      	pop	{r4, pc}
 8005b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b52:	e7f7      	b.n	8005b44 <memmove+0x24>

08005b54 <_sbrk_r>:
 8005b54:	b538      	push	{r3, r4, r5, lr}
 8005b56:	2300      	movs	r3, #0
 8005b58:	4d05      	ldr	r5, [pc, #20]	; (8005b70 <_sbrk_r+0x1c>)
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	4608      	mov	r0, r1
 8005b5e:	602b      	str	r3, [r5, #0]
 8005b60:	f7fa fe32 	bl	80007c8 <_sbrk>
 8005b64:	1c43      	adds	r3, r0, #1
 8005b66:	d102      	bne.n	8005b6e <_sbrk_r+0x1a>
 8005b68:	682b      	ldr	r3, [r5, #0]
 8005b6a:	b103      	cbz	r3, 8005b6e <_sbrk_r+0x1a>
 8005b6c:	6023      	str	r3, [r4, #0]
 8005b6e:	bd38      	pop	{r3, r4, r5, pc}
 8005b70:	20001be4 	.word	0x20001be4

08005b74 <memchr>:
 8005b74:	4603      	mov	r3, r0
 8005b76:	b510      	push	{r4, lr}
 8005b78:	b2c9      	uxtb	r1, r1
 8005b7a:	4402      	add	r2, r0
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	4618      	mov	r0, r3
 8005b80:	d101      	bne.n	8005b86 <memchr+0x12>
 8005b82:	2000      	movs	r0, #0
 8005b84:	e003      	b.n	8005b8e <memchr+0x1a>
 8005b86:	7804      	ldrb	r4, [r0, #0]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	428c      	cmp	r4, r1
 8005b8c:	d1f6      	bne.n	8005b7c <memchr+0x8>
 8005b8e:	bd10      	pop	{r4, pc}

08005b90 <_realloc_r>:
 8005b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b94:	4680      	mov	r8, r0
 8005b96:	4614      	mov	r4, r2
 8005b98:	460e      	mov	r6, r1
 8005b9a:	b921      	cbnz	r1, 8005ba6 <_realloc_r+0x16>
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba2:	f7ff bc45 	b.w	8005430 <_malloc_r>
 8005ba6:	b92a      	cbnz	r2, 8005bb4 <_realloc_r+0x24>
 8005ba8:	f7ff fbda 	bl	8005360 <_free_r>
 8005bac:	4625      	mov	r5, r4
 8005bae:	4628      	mov	r0, r5
 8005bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bb4:	f000 f81b 	bl	8005bee <_malloc_usable_size_r>
 8005bb8:	4284      	cmp	r4, r0
 8005bba:	4607      	mov	r7, r0
 8005bbc:	d802      	bhi.n	8005bc4 <_realloc_r+0x34>
 8005bbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bc2:	d812      	bhi.n	8005bea <_realloc_r+0x5a>
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	f7ff fc32 	bl	8005430 <_malloc_r>
 8005bcc:	4605      	mov	r5, r0
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	d0ed      	beq.n	8005bae <_realloc_r+0x1e>
 8005bd2:	42bc      	cmp	r4, r7
 8005bd4:	4622      	mov	r2, r4
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	bf28      	it	cs
 8005bda:	463a      	movcs	r2, r7
 8005bdc:	f7ff fbb2 	bl	8005344 <memcpy>
 8005be0:	4631      	mov	r1, r6
 8005be2:	4640      	mov	r0, r8
 8005be4:	f7ff fbbc 	bl	8005360 <_free_r>
 8005be8:	e7e1      	b.n	8005bae <_realloc_r+0x1e>
 8005bea:	4635      	mov	r5, r6
 8005bec:	e7df      	b.n	8005bae <_realloc_r+0x1e>

08005bee <_malloc_usable_size_r>:
 8005bee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bf2:	1f18      	subs	r0, r3, #4
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	bfbc      	itt	lt
 8005bf8:	580b      	ldrlt	r3, [r1, r0]
 8005bfa:	18c0      	addlt	r0, r0, r3
 8005bfc:	4770      	bx	lr
	...

08005c00 <_init>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	bf00      	nop
 8005c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c06:	bc08      	pop	{r3}
 8005c08:	469e      	mov	lr, r3
 8005c0a:	4770      	bx	lr

08005c0c <_fini>:
 8005c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0e:	bf00      	nop
 8005c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c12:	bc08      	pop	{r3}
 8005c14:	469e      	mov	lr, r3
 8005c16:	4770      	bx	lr
