---
ver: rpa2
title: 'SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence'
arxiv_id: '2601.22114'
source_url: https://arxiv.org/abs/2601.22114
tags:
- sina
- component
- circuit
- schematic
- detection
- transformers
- self-attention
- retrieval-augmented-generation
- instruction-tuning
- parameter-efficient-finetuning
- mixture-of-experts
- chain-of-thought
core_contribution: SINA addresses the challenge of converting circuit schematic images
  into machine-readable netlists by combining deep learning for component detection,
  Connected-Component Labeling (CCL) for connectivity inference, OCR for reference
  designator extraction, and a Vision-Language Model (VLM) for reliable component
  assignments. It achieves 96.47% overall netlist-generation accuracy on a benchmark
  of diverse schematics, representing a 2.72x improvement over the previous state-of-the-art
  open-source approach.
---

# SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence

## Quick Facts
- arXiv ID: 2601.22114
- Source URL: https://arxiv.org/abs/2601.22114
- Authors: Saoud Aldowaish; Yashwanth Karumanchi; Kai-Chen Chiang; Soroosh Noorzad; Morteza Fayazi
- Reference count: 16
- Primary result: 96.47% overall netlist-generation accuracy, 2.72x improvement over prior state-of-the-art

## Executive Summary
SINA addresses the challenge of converting circuit schematic images into machine-readable netlists by combining deep learning for component detection, Connected-Component Labeling (CCL) for connectivity inference, OCR for reference designator extraction, and a Vision-Language Model (VLM) for reliable component assignments. It achieves 96.47% overall netlist-generation accuracy on a benchmark of diverse schematics, representing a 2.72x improvement over the previous state-of-the-art open-source approach. The system uses a YOLOv11-based detector trained on over 700 annotated schematics, applies CCL to identify circuit nodes, and leverages a VLM to resolve ambiguities and generate SPICE-compatible netlists.

## Method Summary
SINA processes circuit schematics through a multi-stage pipeline: YOLOv11 detects components and generates bounding boxes, CCL identifies connected pixel regions as circuit nodes after masking components, EasyOCR extracts text labels, and GPT-4o resolves ambiguities and generates SPICE netlists. The system achieves 96.47% overall accuracy by separating detection from connectivity analysis and using VLM-based verification to catch errors. Component detection alone reaches 96.47% F1 score, demonstrating robust performance across varied schematic styles and complexities.

## Key Results
- 96.47% overall netlist-generation accuracy on benchmark schematics
- 2.72x improvement over previous state-of-the-art open-source approach
- 96.47% F1 score for component detection using YOLOv11
- 97.55% text extraction accuracy compared to 95.09% for previous methods

## Why This Works (Mechanism)

### Mechanism 1
- **Claim:** Separating component detection from connectivity analysis improves netlist accuracy by allowing each subsystem to specialize.
- **Mechanism:** YOLOv11 detects components and generates bounding boxes, after which components are masked out entirely. CCL then operates only on the remaining wiring infrastructure, identifying connected pixel regions as circuit nodes. This prevents component visual features from interfering with wire connectivity analysis.
- **Core assumption:** Circuit nodes are visually represented as continuous pixel regions when components are removed, and wires use consistent visual representation across schematic styles.
- **Evidence anchors:**
  - [Section II.B]: "After component detection, the detected components are masked using their bounding boxes, leaving only the wiring of the circuit visible. The resulting image is processed using CCL [12], which segments the wiring into distinct connected regions."
  - [Table I]: Component detection achieves 94% precision and 99% recall, suggesting the masking step is reliable.
  - [corpus]: Weak direct evidence—corpus papers focus on LLM-based schematic generation rather than detection-connectivity separation strategies.
- **Break condition:** Schematics with non-standard wire representations (e.g., dotted connections, bus notation) may not form continuous pixel regions, causing CCL to miss connectivity.

### Mechanism 2
- **Claim:** VLM-based verification catches detection errors that pure CNN-based object detectors miss, enabling human-in-the-loop correction.
- **Mechanism:** GPT-4o independently analyzes the schematic to predict component types and counts. These predictions are compared against YOLO's detections to compute a concordance-based confidence score. Mismatches are flagged for user review rather than silently propagating errors.
- **Core assumption:** VLMs have sufficient schematic understanding to detect gross errors, and users will act on flagged mismatches.
- **Evidence anchors:**
  - [Section II.A]: "The VLM analyzes the schematic. Its predictions of component types and counts are compared against YOLO's detections to compute a concordance-based confidence score. Any mismatches between the two systems are flagged for users review."
  - [Abstract]: Claims 96.47% overall accuracy, though contribution of VLM verification specifically is not isolated in ablation.
  - [corpus]: VLM-CAD (arxiv 2601.07315) similarly uses VLMs for circuit understanding tasks, suggesting cross-validation of VLM utility in this domain.
- **Break condition:** If VLM and YOLO make correlated errors (e.g., both miss an unusual component type), mismatches won't be flagged.

### Mechanism 3
- **Claim:** Decoupling text extraction (OCR) from semantic interpretation (VLM) improves reference designator assignment accuracy.
- **Mechanism:** EasyOCR extracts all text regardless of meaning. Spatial proximity maps extracted text to nearby detected components. GPT-4o then receives the original image, OCR-extracted text, and component-node mappings, using visual context to resolve ambiguities (e.g., distinguishing "R1" from "R1" label near different resistors, or interpreting "1kΩ" as a value vs. a designator).
- **Core assumption:** Reference designators are spatially proximate to their corresponding components, and VLMs can resolve ambiguous cases using visual context.
- **Evidence anchors:**
  - [Section II.C]: "By separating text extraction from semantic interpretation, SINA leverages each tool's strengths: the OCR for dependable text detection and VLMs for contextual reasoning."
  - [Table II]: SINA achieves 97.55% text extraction vs. Masala-CHAI's 95.09%, suggesting the OCR-VLM pipeline contributes to improvement.
  - [corpus]: No direct corpus evidence for OCR-VLM separation in schematics; this appears novel to SINA.
- **Break condition:** Schematics with non-standard text placement (designators far from components, overlapping text regions) may exceed spatial proximity assumptions.

## Foundational Learning

- **Concept: Connected-Component Labeling (CCL)**
  - **Why needed here:** Understanding how SINA converts masked wiring images into discrete circuit nodes requires familiarity with CCL's pixel-grouping logic.
  - **Quick check question:** Given a binary image with three separate white regions on a black background, how many unique labels would CCL assign?

- **Concept: SPICE netlist format**
  - **Why needed here:** SINA's output must be SPICE-compatible; understanding the component-node-parameter syntax is essential for evaluating output correctness.
  - **Quick check question:** In the line `R1 7 5 Res 2kΩ`, what do the numbers 7 and 5 represent?

- **Concept: Object detection precision vs. recall tradeoffs**
  - **Why needed here:** SINA's detector shows asymmetric performance (94% precision, 99% recall); understanding implications of false positives vs. false negatives matters for downstream error propagation.
  - **Quick check question:** Would high recall with lower precision be preferable for component detection in this pipeline? Why or why not?

## Architecture Onboarding

- **Component map:** Input image → YOLOv11 component detection → VLM verification → CCL connectivity analysis (after component masking) → EasyOCR text extraction → VLM netlist generation → SPICE netlist output

- **Critical path:** Component detection accuracy cascades through all subsequent stages. If YOLO misses a component, it won't be masked, won't connect to any nodes, and won't appear in the netlist.

- **Design tradeoffs:**
  - VLM verification adds robustness but increases latency and cost (GPT-4o API calls per schematic)
  - Training on 700+ schematics improves generalization but requires annotation effort
  - Filtering "artifacts" (stubs, loops) cleans connectivity but may incorrectly filter valid circuit structures in edge cases

- **Failure signatures:**
  - Missing components in netlist → check YOLO detection confidence thresholds
  - Wrong node assignments → inspect CCL output for merged/separated regions
  - Incorrect designator-value pairs → verify OCR text extraction quality and spatial proximity thresholds
  - VLM concordance flags on every schematic → potential training data distribution shift

- **First 3 experiments:**
  1. Run SINA on a held-out schematic with known ground-truth netlist; isolate error contributions by running ablation (YOLO-only, without VLM verification) to quantify VLM's correction impact.
  2. Test CCL connectivity inference on a schematic with non-standard wiring (e.g., bus lines, crossed wires without junction dots) to identify break conditions.
  3. Evaluate OCR text extraction on a low-resolution or handwritten schematic to characterize text extraction robustness limits.

## Open Questions the Paper Calls Out
None explicitly stated in the provided content.

## Limitations
- CCL-based connectivity may fail on non-standard schematic representations like bus notation, dotted connections, or crossed wires without junction dots
- Performance on handwritten or low-resolution schematics is untested, representing potential distribution shift
- Lack of ablation studies isolating VLM verification's contribution to overall accuracy claims
- Reliance on GPT-4o API calls introduces cost and latency concerns not quantified

## Confidence

- **High confidence:** YOLOv11 component detection achieving 96.47% F1 score on benchmark schematics - directly measured and reported with clear methodology
- **Medium confidence:** Overall 96.47% netlist accuracy claim - measured but contribution of VLM verification not isolated
- **Medium confidence:** CCL connectivity inference reliability - method is sound for standard schematics, but break conditions not thoroughly tested

## Next Checks
1. Run ablation experiments comparing SINA with and without VLM verification on a held-out test set to quantify the VLM's error-correction contribution and determine if accuracy gain justifies additional API costs.
2. Test CCL connectivity inference on schematics containing non-standard elements (bus lines, crossed wires without dots, dotted connections) to identify failure modes and determine if connectivity assumptions break under these conditions.
3. Evaluate SINA's performance on degraded schematic quality (low resolution, handwritten annotations, scanned documents) to characterize robustness boundaries and identify when system fails due to input quality rather than model limitations.