{
    "componentChunkName": "component---node-modules-gatsby-theme-primer-wiki-src-templates-post-query-js",
    "path": "/Computer-Science/Operating-System/Basic-Computer-Organization/",
    "result": {"data":{"mdx":{"id":"07fa32e0-451e-5b47-a238-5b3403bc7155","tableOfContents":{"items":[{"url":"#basic-computer-organization","title":"Basic Computer Organization","items":[{"url":"#branch-predictor","title":"Branch Predictor**"},{"url":"#application-binary-interface-abi","title":"Application Binary Interface (ABI)**"},{"url":"#elf-executable-and-linkable-format","title":"ELF (Executable and Linkable Format)**"},{"url":"#von-neumann-architecture","title":"Von Neumann Architecture**"}]}]},"fields":{"title":"Basic Computer Organization","slug":"/Computer-Science/Operating-System/Basic-Computer-Organization/","url":"https://deepaksood619.github.io/wiki/wiki/Computer-Science/Operating-System/Basic-Computer-Organization/","editUrl":"https://github.com/deepaksood619/wiki/tree/main/Computer-Science/Operating-System/Basic-Computer-Organization.md","lastUpdatedAt":"2022-12-14T06:39:47.000Z","lastUpdated":"12/14/2022","gitCreatedAt":"2022-12-11T06:36:19.000Z","shouldShowTitle":false},"frontmatter":{"title":"","description":null,"imageAlt":null,"tags":[],"date":null,"dateModified":null,"language":null,"seoTitle":null,"image":null},"body":"var _excluded = [\"components\"];\n\nfunction _extends() { _extends = Object.assign ? Object.assign.bind() : function (target) { for (var i = 1; i < arguments.length; i++) { var source = arguments[i]; for (var key in source) { if (Object.prototype.hasOwnProperty.call(source, key)) { target[key] = source[key]; } } } return target; }; return _extends.apply(this, arguments); }\n\nfunction _objectWithoutProperties(source, excluded) { if (source == null) return {}; var target = _objectWithoutPropertiesLoose(source, excluded); var key, i; if (Object.getOwnPropertySymbols) { var sourceSymbolKeys = Object.getOwnPropertySymbols(source); for (i = 0; i < sourceSymbolKeys.length; i++) { key = sourceSymbolKeys[i]; if (excluded.indexOf(key) >= 0) continue; if (!Object.prototype.propertyIsEnumerable.call(source, key)) continue; target[key] = source[key]; } } return target; }\n\nfunction _objectWithoutPropertiesLoose(source, excluded) { if (source == null) return {}; var target = {}; var sourceKeys = Object.keys(source); var key, i; for (i = 0; i < sourceKeys.length; i++) { key = sourceKeys[i]; if (excluded.indexOf(key) >= 0) continue; target[key] = source[key]; } return target; }\n\n/* @jsxRuntime classic */\n\n/* @jsx mdx */\nvar _frontmatter = {};\nvar layoutProps = {\n  _frontmatter: _frontmatter\n};\nvar MDXLayout = \"wrapper\";\nreturn function MDXContent(_ref) {\n  var components = _ref.components,\n      props = _objectWithoutProperties(_ref, _excluded);\n\n  return mdx(MDXLayout, _extends({}, layoutProps, props, {\n    components: components,\n    mdxType: \"MDXLayout\"\n  }), mdx(\"h1\", {\n    \"id\": \"basic-computer-organization\"\n  }, \"Basic Computer Organization\"), mdx(\"p\", null, \"Created: 2019-08-04 17:06:01 +0500\"), mdx(\"p\", null, \"Modified: 2022-03-02 20:32:11 +0500\"), mdx(\"hr\", null), mdx(\"p\", null, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Instruction Execution Cycle\")), mdx(\"ol\", null, mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Instruction Fetch - Obtain instruction from program store\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Instruction Decode - Determine required actions and instruction size\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Operand Fetch - Locate and obtain operand data\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Execute - Compute result value or status\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Result Store - Deposit results in storage for later use\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Next Instruction - Determine successor instruction\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Processor Memory Interaction\")))), mdx(\"p\", null, mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/0d09220825d9deae1773157887585855/48ca3/Basic-Computer-Organization-image1.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"74.28571428571428%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAPCAYAAADkmO9VAAAACXBIWXMAAA7EAAAOxAGVKw4bAAAC7UlEQVQ4y4WS24tTVxTG939QCr70ZfCt8+If0Frah+JL9bGlUF/FPrXgg9ZaECoKMkhHbCsUSulFByuoDB0oDUZk6kw0ITOThmQyJ9c6yVySye2cnJNzci6/snaIjLXFBets9llrfetb39oKwI9CfjBSnE//QWy3jDVyadkW1sgj1dviu0aWe7U483/dYL54l+/3lvm1mcfzAykniiImpuTTcx2m1n5GJa8ynfqJs5kYnybn+Tz/gLdW5lD3r/BJ5gjp7Ve4uXMIZbzNgfwZ+nb434B9b8h0Zg71eJaPi3EdGIS+Pq82VlCJb/ggd5LZ0mFOGcdRK+9zsPAZpsP/A76euYl6MssJ4z5EYPquTvhqM4X68xonCseZqxzi0tN3UcabTBXOYTrRSximvuad1dtczjzgem6JG6U0H6XvoB5e4+Tah9zemGamcBRVP8bBymnMgYYjjCINKj7W0Bvy2sqPqMQMb6Rv6eV8mfydb9eXeW/pF1RshtPZw+TriluNKdTTI7yav4g5DPi3aUA38LleX+Ns9RG/NYsM/ZHesNhyp84XlUdc/DvJhdoTzpeWOGcsc6WcwrQHjDwP13XxfZ8gCFD753+phRBZDgQR+CGmaWJZAxzHYWNjg1arNWYooEEU4QU+pmXR7/exBgPCMNT6yDsNiPD8EZVqlWK5rN0wiji2rYHb7TadTmfMcMJSaJdKJZLJJFtbW4xGo+e2KPdut4vneTrXdhx63S6dThfX9ej1emOGE1tfXyeRSJDP51lcXNTg+00ABwO9Wj3FcDh8FrMsa8xQ5q/X65TLZRYWFjQDse3tbWKxGNVqlc3NTWzb1qwmDKV4b29PgwqzXC5Hs9lCNRoN0uk02WxWAwtoPB7XXigU9P/V1VXdQLY4cbGdnR0NJnetdxiipIsAiWaSsLu7q5PEBUQaiovoUiDxSkVY17VEMkG329P17XZnrOH+ri+8lDB8FpOz2WxSq9V0EyEicggpwzB0038AlqssW/3g+l0AAAAASUVORK5CYII=')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Memory fetch the next instruction execute the instruction Processor Control unit ALU Registers, A, MAR, MOR, PC, SP Processor 1.2 decode the instruction Main Memory gcc gcc gcc \",\n    \"title\": \"Memory fetch the next instruction execute the instruction Processor Control unit ALU Registers, A, MAR, MOR, PC, SP Processor 1.2 decode the instruction Main Memory gcc gcc gcc \",\n    \"src\": \"/wiki/static/0d09220825d9deae1773157887585855/410f3/Basic-Computer-Organization-image1.png\",\n    \"srcSet\": [\"/wiki/static/0d09220825d9deae1773157887585855/0d3e1/Basic-Computer-Organization-image1.png 140w\", \"/wiki/static/0d09220825d9deae1773157887585855/6b1e2/Basic-Computer-Organization-image1.png 281w\", \"/wiki/static/0d09220825d9deae1773157887585855/410f3/Basic-Computer-Organization-image1.png 561w\", \"/wiki/static/0d09220825d9deae1773157887585855/99072/Basic-Computer-Organization-image1.png 842w\", \"/wiki/static/0d09220825d9deae1773157887585855/48ca3/Basic-Computer-Organization-image1.png 1084w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Memory fetch the next instruction execute the instruction Processor Control unit ALU Registers, A, MAR, MOR, PC, SP Processor 1.2 decode the instruction Main Memory gcc gcc gcc \"), \"\\n  \"), \"\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Inside the CPU\")), mdx(\"p\", null, mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/67fe0/Basic-Computer-Organization-image3.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"42.857142857142854%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAJCAYAAAAywQxIAAAACXBIWXMAACHVAAAh1QEEnLSdAAABoUlEQVQoz22S2Y6CQBBF+f8PUx9UQCIqLowwGZSdZmugmzupMjov00mH0LXdU1WGUgpaawAz3qfvewzDALJ1XQfLsnA4HD5v9J2mkX2LokCSJMiyjP+N3W7Hzmma8oOUA9q2Q57nuF6vOJ1OHPB4POB5HuI4xvP5RNeNGEf1KUbxVMxYLBbYbDaIohhKAXXdI8sE1us1bNuGEIIVSSm5yHK5hGU5kHKCnmdYtsV+bdv+KXRd94MwDBJCVCjLghOUZYkgCBCGIScnxKLIofWEcRzh+z7HXy4XxjaoR6SAnMdxQt8PKMsavn9HGAYQomF0SljXDRzHwfl8Qy810jSHaZqclOxU2CA0QialQrRoGomfnwRBGMH3v/GMC5RlxQVJ7e12xf1+h1Ka1VLL9vs9pml6IVNDSTIF0GnaAb4fwjRtuO4BQRjwUOhWVcUqaEBdN0HKF/J7WLQdBhmpqdvtlvGUmpFlKQfVdc1rQ8g7Z48kqeB5Z5imhSR5rcnXV8CENG1SygkJ93g8Yp41/ju0DnRpTVarFfu/ESmeYqMo4qH8AofPoEbQKz9/AAAAAElFTkSuQmCC')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"memory address register instruction register program counter RAM ADDRESS s MAR IR Control control lines CPU BUS DATA BUS MOR ACC ALU clock ystem clock memory data register accumulator (work register) arithmetic logic unit \",\n    \"title\": \"memory address register instruction register program counter RAM ADDRESS s MAR IR Control control lines CPU BUS DATA BUS MOR ACC ALU clock ystem clock memory data register accumulator (work register) arithmetic logic unit \",\n    \"src\": \"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/410f3/Basic-Computer-Organization-image3.png\",\n    \"srcSet\": [\"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/0d3e1/Basic-Computer-Organization-image3.png 140w\", \"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/6b1e2/Basic-Computer-Organization-image3.png 281w\", \"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/410f3/Basic-Computer-Organization-image3.png 561w\", \"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/99072/Basic-Computer-Organization-image3.png 842w\", \"/wiki/static/7bdedf385f3ae1f1532bec78dd7c2f9c/67fe0/Basic-Computer-Organization-image3.png 1101w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"memory address register instruction register program counter RAM ADDRESS s MAR IR Control control lines CPU BUS DATA BUS MOR ACC ALU clock ystem clock memory data register accumulator (work register) arithmetic logic unit \"), \"\\n  \"), mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Instruction Execution Cycle\")), mdx(\"ol\", null, mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Address of the next instruction is transferred from PC to MAR\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"The instruction is located in memory\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Instruction is copied from memory to MDR\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Instruction is transferred to and decoded in the IR\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Control unit sends signals to appropriate devices to cause execution of the instruction\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Address Decoder is used to decode memory addresses\")))), mdx(\"p\", null, mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/fb55d7239196e07410990cbcac375df3/67fe0/Basic-Computer-Organization-image4.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"40.714285714285715%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAICAYAAAD5nd/tAAAACXBIWXMAACHVAAAh1QEEnLSdAAABnUlEQVQoz3WSzU8TQRiH97/2IAeNmiDqgQCJH4kfB48eSUsLiIliFW0rLaEtKWizVGC73U73u7s7j3mntDff5JeZw+wzz/vOWp7n4bouYRiSJAm+7xNFEXEco7VeJteQFZokClHemCxNCAPf7KdKURQFUpZSisFggG3bBuw4DmqqDHRRhYbivMrwxwdefbvgTe2M57UL3tZ6bBz26Q5HBiwSlpAnk4kxXNhOp1NjK4miEGc8ITp6gfPlJU/2O6yVf3K/1ORZpc7KdoPWnytCXxGE4RwogDRNzXrj3Ji25TaJXOR6CvvjFr2dTdYOejyuNLlXafO02uRu6ZjTobvsxgCDICDLMmazmbEVsMAWJfPL2++5PnzN+qce67sNVqvHbOw1eVBu0v07BxaFngPFQmYmEZjMVfbyGKCZ5RrdesflwRYPdzs8KtdZKbVYLde5s/2Lk8vR7aw1lnwkdpI8z42lrFIGKK8MqKs+I/uMzyd9vp6es9fo8L37m/JRm5Hyl+ct/lNzO5aWy/bTmDyJGTvXpFHALArRt7+MAP8BJE9S3Q+FNMIAAAAASUVORK5CYII=')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Ao Do DI Address input D2 D3 Row Selects Address Data bus Data ditecuon control Read/write \",\n    \"title\": \"Ao Do DI Address input D2 D3 Row Selects Address Data bus Data ditecuon control Read/write \",\n    \"src\": \"/wiki/static/fb55d7239196e07410990cbcac375df3/410f3/Basic-Computer-Organization-image4.png\",\n    \"srcSet\": [\"/wiki/static/fb55d7239196e07410990cbcac375df3/0d3e1/Basic-Computer-Organization-image4.png 140w\", \"/wiki/static/fb55d7239196e07410990cbcac375df3/6b1e2/Basic-Computer-Organization-image4.png 281w\", \"/wiki/static/fb55d7239196e07410990cbcac375df3/410f3/Basic-Computer-Organization-image4.png 561w\", \"/wiki/static/fb55d7239196e07410990cbcac375df3/99072/Basic-Computer-Organization-image4.png 842w\", \"/wiki/static/fb55d7239196e07410990cbcac375df3/67fe0/Basic-Computer-Organization-image4.png 1101w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Ao Do DI Address input D2 D3 Row Selects Address Data bus Data ditecuon control Read/write \"), \"\\n  \"), \"\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Byte Ordering\")), mdx(\"p\", null, mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/e17885a4ff184c593c5ea78868fc6250/99f37/Basic-Computer-Organization-image5.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"47.142857142857146%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAJCAYAAAAywQxIAAAACXBIWXMAACHVAAAh1QEEnLSdAAABm0lEQVQoz32SW6+qMBSE/f//yZ0Y45s+mBzAG2wR2QWlXEqBjYDfSSF64stZyWS1DZ3OrGEWRRHz+Zyvry9WqxWbzYbj8ch6vWaxWLBcLseutcbU8/nkfzUzhIbAsiyEEAzDQNu2mHPLtrFtm3uSvMlehKa98NqPhHXT0DQNSikSKdlut+wPB4pCkeX5qKzrug91U/+H10MGs5GsVGitSFOJ49h4notSxQitS/q++1BoMAxP+n7qH4Tmw7bt8f0UIUqiqESpX8RPMa6DS0aaVu8Zdf0Dmd5RKqeqarSuieMYKeVkeSJ8EEUptnNCCEnTdGSZZrd3CcM7VdXSD/14wQ18LmFCJH6JbwVXEfDHs9gcNlxv14nwfr8j04QfEdI0kxpjM4oEWZaOozAzNXULE7yTILjkCE9yPrj4vs/OcWjqmpnxbdIMw3C08ArApF3XNaXW7Pd7ZDpZ+o49LuKMLnOyW4aSHdf4yjE4U9R6UlhVFSbtoijo+/49L5O8Cc38Ro/HYwx1d9xxdE+4rovr+bhuThhEWI5PIgv+Agi9rB+34O/5AAAAAElFTkSuQmCC')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Little Endian CD 34 AB 12 w 12 AB 34 CD Register OAOBOCOD Memory Big-endian + Big Endian vs Little Endian Big Endian vs. Little Endian Big Endian 12 AB 34 CD LSB 27+ xOOOOOlC2 Little endian Regster OAOBOCOD Ln.enå&l 1 1000010 00000001 00000000 00000000 Memory oc 0+2: 0B 0+3: OA 01 00 oo lower address higher MSB Big endian 00000000 00000000 00000001 1 1000010 oo oo 01 \",\n    \"title\": \"Little Endian CD 34 AB 12 w 12 AB 34 CD Register OAOBOCOD Memory Big-endian + Big Endian vs Little Endian Big Endian vs. Little Endian Big Endian 12 AB 34 CD LSB 27+ xOOOOOlC2 Little endian Regster OAOBOCOD Ln.enå&l 1 1000010 00000001 00000000 00000000 Memory oc 0+2: 0B 0+3: OA 01 00 oo lower address higher MSB Big endian 00000000 00000000 00000001 1 1000010 oo oo 01 \",\n    \"src\": \"/wiki/static/e17885a4ff184c593c5ea78868fc6250/410f3/Basic-Computer-Organization-image5.png\",\n    \"srcSet\": [\"/wiki/static/e17885a4ff184c593c5ea78868fc6250/0d3e1/Basic-Computer-Organization-image5.png 140w\", \"/wiki/static/e17885a4ff184c593c5ea78868fc6250/6b1e2/Basic-Computer-Organization-image5.png 281w\", \"/wiki/static/e17885a4ff184c593c5ea78868fc6250/410f3/Basic-Computer-Organization-image5.png 561w\", \"/wiki/static/e17885a4ff184c593c5ea78868fc6250/99072/Basic-Computer-Organization-image5.png 842w\", \"/wiki/static/e17885a4ff184c593c5ea78868fc6250/99f37/Basic-Computer-Organization-image5.png 1100w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Little Endian CD 34 AB 12 w 12 AB 34 CD Register OAOBOCOD Memory Big-endian + Big Endian vs Little Endian Big Endian vs. Little Endian Big Endian 12 AB 34 CD LSB 27+ xOOOOOlC2 Little endian Regster OAOBOCOD Ln.en\\xE5&l 1 1000010 00000001 00000000 00000000 Memory oc 0+2: 0B 0+3: OA 01 00 oo lower address higher MSB Big endian 00000000 00000000 00000001 1 1000010 oo oo 01 \"), \"\\n  \"), \"\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Byte/Word Alignment\")), mdx(\"p\", null, mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/99661/Basic-Computer-Organization-image6.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"42.142857142857146%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAICAYAAAD5nd/tAAAACXBIWXMAACHVAAAh1QEEnLSdAAABiElEQVQoz42RW2/aQBCF+f+/pD+Ah1RtpUp2UbmEqikkgE2A+qL4AraXXdb22v4iO+lr23k5o7kcnZkz4j266AXOGVwVweEZy7ZRcUSX5xjPoxXifbDjbzGKogihFIn9jenW4lP6C8v5zVUIhBDkRYGIInSW8RLHNMawXq+ZzWYDuq7LbrdjtVrRNA2jfulWlqSnExv/iYfLkY0fUeob6nZDSjmgriryPKdtW4IgYLvb4nkeSZLQizqeTkNv1LMaYzBag2kxnUF3Faoyb3VjqKuKuq6GvPvXyWEQkEvJ0bLwH1d8ju/54Fh8fTwgRUF6PpNlGUopPN8fSCeTCePxGNu2WSwWTKdT7j7eEcfxm8K6V1KWmLpGNpqr0TQNdEOvpmv7K+r/U5jEMVJrooefpIcDpa5JipQv6T1u4aOE5PtzwOWqSJMY0zSDGfP5fDDCcRw2mw3L5XL48agoCpTWJK7LJQy56ZKzyPhx3hGIGCUVT35ELhV5ntH8MWW7HbA3JAxD9vv98JZXzb5bOIt9brgAAAAASUVORK5CYII=')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"ata data a data Buffer ata data aligned to 1 byte aligned to 4 bytes \",\n    \"title\": \"ata data a data Buffer ata data aligned to 1 byte aligned to 4 bytes \",\n    \"src\": \"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/410f3/Basic-Computer-Organization-image6.png\",\n    \"srcSet\": [\"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/0d3e1/Basic-Computer-Organization-image6.png 140w\", \"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/6b1e2/Basic-Computer-Organization-image6.png 281w\", \"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/410f3/Basic-Computer-Organization-image6.png 561w\", \"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/99072/Basic-Computer-Organization-image6.png 842w\", \"/wiki/static/aac426fc2aeecb12913ac1ad7c091221/99661/Basic-Computer-Organization-image6.png 1098w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"ata data a data Buffer ata data aligned to 1 byte aligned to 4 bytes \"), \"\\n  \"), \"\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Types of Processor Operations\")), mdx(\"ol\", null, mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Arithmetic and Logical Operations\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"a.  integer arithmetic\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"b.  comparing two quantities\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"c.  shifting, rotating bits in a quantity\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"d.  testing, comparing, and converting bits\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Data Movement Operations\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"a.  moving data from memory to cpu\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"b.  moving data from memory to memory\"), mdx(\"p\", {\n    parentName: \"li\"\n  }, \"c.  input and output\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, \"Program Control Operations\"), mdx(\"pre\", {\n    parentName: \"li\"\n  }, mdx(\"code\", {\n    parentName: \"pre\"\n  }, \"a.  starting a program\\n\\nb.  halting a program\\n\\nc.  skipping to other instructions\\n\\nd.  testing data to decide whether to skip over some instructions\\n\")), mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Instruction Set Architecture (ISA)\")))), mdx(\"p\", null, \"An\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"ISA\"), \" is an abstract model of a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer\"\n  }, \"computer\"), \". It is also referred to as\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"architecture\"), \"or\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"computer architecture\"), \". A realization of an ISA, such as a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Central_processing_unit\"\n  }, \"central processing unit\"), \"(CPU), is called an\", mdx(\"em\", {\n    parentName: \"p\"\n  }, \"implementation\"), \".\\n\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_set_architecture\"\n  }, \"https://en.wikipedia.org/wiki/Instruction_set_architecture\"), \"\\nBased on where opcode and operand are\"), mdx(\"p\", null, \"a.  Stack architecture\"), mdx(\"p\", null, \"b.  Accumulator architecture\"), mdx(\"p\", null, \"c.  Register-Memory architecture\"), mdx(\"p\", null, \"d.  Register-Register / Load Store architecture\\n\", mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/d9ed0/Basic-Computer-Organization-image7.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"66.42857142857143%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAANCAYAAACpUE5eAAAACXBIWXMAACHVAAAh1QEEnLSdAAACLElEQVQ4y01TWXLiQBTj/lfJ/GaukDBAQdht4xVvGLABs9oGTUmEVFzl6uZZrZb0Hq3L5YL1eg2urydJEhR5gfP5jKZpcL1eEYYhijzHcDjEZDIRZrvdqt7tdGFZFmzbRuvxeGC/3z8/dHuwbUcHiqKA4zjodLrwfR/T6RSHwwGfn23ViEnTVCRvb3/Qbv/DYDB4EpZliSAI8P7+F71eD6ZpCRxFEQzDgOu4GI/HcrHb7bDZbFSP4xjH4xFRGOF0OuHra/gk5A+CqZSPaZpYrVZSxDiyLBOY1llfZ5kIeSHPpkmqc/1+Hy1uaM/zPKkMgqXsce+6HmazmfJZLBZIkhSz2Vw2uS6Xy5+XkY1GY7Qoebfb63Zar+sai4Uta3ypkBjLWqhBVMVmcU3TFeqqkpP7/S4hLW6qqpJ0EhBANcxpGSzhOK4OMAZiDMNUBFTETle3G/I8x+Nxf2ZIy+WhFAHzYY79/gBRFAuYb3PVR6ORiF8YRsFIKIJR0N3Hx+eT8NU1ZkUlv/dc2XneTuX8xjoJOVa/zzB/EW6lLlOnjmWpMeBv5srHd13MZ4ascpjrplFmnutqdFinG+YvQtqgfI5OtlrpVlpg+MyNWTIzz/NRFDvhysMBjm1r6EnIxv0QsmMcG94eRxF8z0eaJJo3gjlCvu9pPDSH67WUGXMD87kB0zDFcbvdnoRUwqCpih/iOEH4PV9JnIg0US0UESOJo1j/IJe2o1gNa5oa/wFmc8NZGfSN0AAAAABJRU5ErkJggg==')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"(a) Stack Memory Stack Push A Push B Add Pop C (b) Accumulator Accumulator Load A Add B Store C (c) Register-memory Register (register-memory) Load RI, A Add Store R3,C (d) Register-registernoad-store Register (load-store) Load RI, A Load R2,B Add Store R3,C The code sequence for C = A + B for four classes of instruction sets. \",\n    \"title\": \"(a) Stack Memory Stack Push A Push B Add Pop C (b) Accumulator Accumulator Load A Add B Store C (c) Register-memory Register (register-memory) Load RI, A Add Store R3,C (d) Register-registernoad-store Register (load-store) Load RI, A Load R2,B Add Store R3,C The code sequence for C = A + B for four classes of instruction sets. \",\n    \"src\": \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/410f3/Basic-Computer-Organization-image7.png\",\n    \"srcSet\": [\"/wiki/static/210c2d75a06191c0269394beb2d59e8b/0d3e1/Basic-Computer-Organization-image7.png 140w\", \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/6b1e2/Basic-Computer-Organization-image7.png 281w\", \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/410f3/Basic-Computer-Organization-image7.png 561w\", \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/99072/Basic-Computer-Organization-image7.png 842w\", \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/62a6a/Basic-Computer-Organization-image7.png 1122w\", \"/wiki/static/210c2d75a06191c0269394beb2d59e8b/d9ed0/Basic-Computer-Organization-image7.png 1415w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"(a) Stack Memory Stack Push A Push B Add Pop C (b) Accumulator Accumulator Load A Add B Store C (c) Register-memory Register (register-memory) Load RI, A Add Store R3,C (d) Register-registernoad-store Register (load-store) Load RI, A Load R2,B Add Store R3,C The code sequence for C = A + B for four classes of instruction sets. \"), \"\\n  \"), \"\\n\", mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/08037/Basic-Computer-Organization-image8.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"52.85714285714286%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAALCAYAAAB/Ca1DAAAACXBIWXMAACHVAAAh1QEEnLSdAAABgElEQVQoz3WTjW6DMAyEef/3qzTRjZLQlhYCKwkJv8lNNmxspYtkjIL85c4OkZQd4njA21uPOO7QTwDqGiFJASGXKBVC/A6cLwgh4NpVSNoc0hYo+wdO6/scPKI0FcjzGygrVYMWFYW2BaoaKEtA62XPe85UqEeLamhQ9J94jC0GP3JtVBQFTqcESZJA62YB0sM54JoDJwFYtx0U+Cua0bKqzBbIuwrdPCxAYwyEEBwtqVqBwVpAZmwTBHoCkipp7xD2jltXbwoJeD6fd0AYA6Rigc7zTmE9aKTtjftHCt3cw1MPtdZI05Sh0zRtQLtaJoXe74CP0TDw6hSHsDdWHTVNgziOQUq5aC0GWaYJk0qtd8DPwTAkdxVU33A/28ktwOPxyMDvAi4hMCkeR2D2/wDv65W5/+yz5SzL2LZz2zR3iw/620Pxy/LFlWjIMg1CSrkN5BtG+Xe8UPhhrrg4xVOmAwY/IVJK4XA48D38GcorhU9Amir9JQQ2k+PLTpa/AOgAUnkxsuVaAAAAAElFTkSuQmCC')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Stack machine Push D Push B Push C Add Mul Push E Sub POP A Accumulator machine Load B + Add C Sub E Store A Load Store machine Load RI D Load R2 B •:• Load R3 C + Add R4, R2, R3 + Mul R5, RI, R4 + Load R6,E + Sub R7, R5, R6 + Store R7, A \",\n    \"title\": \"Stack machine Push D Push B Push C Add Mul Push E Sub POP A Accumulator machine Load B + Add C Sub E Store A Load Store machine Load RI D Load R2 B •:• Load R3 C + Add R4, R2, R3 + Mul R5, RI, R4 + Load R6,E + Sub R7, R5, R6 + Store R7, A \",\n    \"src\": \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/410f3/Basic-Computer-Organization-image8.png\",\n    \"srcSet\": [\"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/0d3e1/Basic-Computer-Organization-image8.png 140w\", \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/6b1e2/Basic-Computer-Organization-image8.png 281w\", \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/410f3/Basic-Computer-Organization-image8.png 561w\", \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/99072/Basic-Computer-Organization-image8.png 842w\", \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/62a6a/Basic-Computer-Organization-image8.png 1122w\", \"/wiki/static/0c5944d0f989cb6cd766b5c73c89c9a8/08037/Basic-Computer-Organization-image8.png 1379w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Stack machine Push D Push B Push C Add Mul Push E Sub POP A Accumulator machine Load B + Add C Sub E Store A Load Store machine Load RI D Load R2 B \\u2022:\\u2022 Load R3 C + Add R4, R2, R3 + Mul R5, RI, R4 + Load R6,E + Sub R7, R5, R6 + Store R7, A \"), \"\\n  \"), \"\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Addressing Modes\")), mdx(\"p\", null, \"![+ The way by which an operand is specified in an instruction. Register Immediate Direct Register indirect Displacement Indexed Scaled Memory indirect Auto-increment Auto-decrement add add add add add add add add add add 100 (r2) (r2+r3) (r2+r3\", mdx(\"em\", {\n    parentName: \"p\"\n  }, \"4) rl, -(r2) rl+r2 rl+5 rl+M rl+M \", \"[ r2]\", \" rl+M \", \"[r2+100]\", \" rl+M rl+M [ r2+r3\"), \"4 rl <- rl+M\", \"[r2]\", \" ](media/Basic-Computer-Organization-image9.png)-   \", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Immediate Addressing\")), mdx(\"p\", null, \"The simplest addressing mode is\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Immediate addressing\"), \"where you write the data value into the instruction.\"), mdx(\"p\", null, \"In Pentium assembler this is the default and:\"), mdx(\"p\", null, \"MOV EAX,04\"), mdx(\"ul\", null, mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"strong\", {\n    parentName: \"li\"\n  }, \"Register Indirect Addressing\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"strong\", {\n    parentName: \"li\"\n  }, \"Indexed Addressing\"), mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://www.i-programmer.info/babbages-bag/150.html\"\n  }, \"https://www.i-programmer.info/babbages-bag/150.html\"))), mdx(\"h2\", {\n    \"id\": \"branch-predictor\"\n  }, \"Branch Predictor**\"), mdx(\"p\", null, \"In\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer_architecture\"\n  }, \"computer architecture\"), \", a\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"branch predictor\"), \"^\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#cite_note-dbp-class-report-1\"\n  }, \"[1]\"), mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#cite_note-schemes-and-performances-2\"\n  }, \"[2]\"), mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#cite_note-3\"\n  }, \"[3]\"), mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#cite_note-4\"\n  }, \"[4]\"), mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#cite_note-5\"\n  }, \"[5]\"), \"^is a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Digital_electronics\"\n  }, \"digital circuit\"), \"that tries to guess which way a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_(computer_science)\"\n  }, \"branch\"), \"(e.g. an\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Conditional_(programming)\"\n  }, \"if--then--else structure\"), \") will go before this is known definitively. The purpose of the branch predictor is to improve the flow in the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_pipeline\"\n  }, \"instruction pipeline\"), \". Branch predictors play a critical role in achieving high effective\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer_performance\"\n  }, \"performance\"), \"in many modern\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Pipeline_(computing)\"\n  }, \"pipelined\"), mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Microprocessor\"\n  }, \"microprocessor\"), \"architectures\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#cite_note-BPdynSurvey-6\"\n  }, \"^[6]^\"), \"such as\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/X86\"\n  }, \"x86\"), \".\"), mdx(\"figure\", {\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"330px\"\n    }\n  }, \"\\n      \", mdx(\"a\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-link\",\n    \"href\": \"/wiki/static/860169ff536403847031c54f641ffaf9/d9ecf/Basic-Computer-Organization-image10.png\",\n    \"style\": {\n      \"display\": \"block\"\n    },\n    \"target\": \"_blank\",\n    \"rel\": \"noopener\"\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"95.71428571428572%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAATCAYAAACQjC21AAAACXBIWXMAAAsTAAALEwEAmpwYAAAE00lEQVQ4y3WUDUxTVxSATx+IgomBTYRtuM1g3OLmz3CaJWq2GRcTkzlRFxVBFEQFtyEwS8qf/Fh+BKQlEwg6QZz8SQsUefTx+kr/abEFiy0gm4oVdZosS5YsGaPvnuV1bmLmTvLdc5Nz892ck9wLMCdqKApKAeBEQIDocXAwhYmHKUSkCM4IGTZt3rgwJCRkRVh4WER4eFhE6JLQt24MD/kJZ54hmuuDHygKjlF+sCtoIQglxKcgiOYCANSz4/7C8pL689hLUaLjABANEHl1w4fV+iyxfOT+T3LHTbvcPjwkH3baZSOjjqphp0N289ZwlbB3jNyQj4w6zo04HecHDNqMF4S4YD7kA4AEYE/XylXIfpWKd0YdeP/ObZx+7MEHj+7/Lw9/foDuCZdrrm/ZIoDlsGpzUC1AiviLI3i07OqMfcPa2fEBdvbBb7/MeqZ+nPU8nHoZM8KF7vFbFkEUKhJRkX7zApYv8p+3Bt5cubgS4NvarbFYnNfkPZAuJ6qkZDIpSSMenCWeh1PEM33v7/wcXhC6xkdt4B+wIEAY8LOB+g0EvAdSgJ2XT2xBOV3kzThZR3KST2PFcQmO5WTi3Zt2fPTrU5z2tenxtTr92MM/ejKN45NuG7yxIgre/Wh7aEzulcjMusGlKYiLjwWu33VJtv+PVlclNpXWkPzqZpJddplooncSB32dTEy4yNiEi4zfdvsYu+32TkyOoXVo0ArfTyJ8GiOOjitoKz9yls46IWNzD9TZkxXdVqfVYsLGJwne5obz5GLBFbJD3kd6DyYRZ3ws4VxuYjEYiclgIGazmdcbddjZrbAJbb69LbFw98GijtKEUlV2QrGyIK5cl6qkOafVZkS9aYBXOM5hoyEP68QtWFjahCXSerx7YA9adXo03XKh1WjizRYjqq53+YRRnx3KO3pcrs1LquiTpMjY7LhK49eKXm7UZrWgWT/Ecw4F6blxgTRcl5ByWQOR5jaR8sRMYioqJsPVMmJyj/FGkw67VEqfMHJbYuGuuIL2s/FnlHmHz3QU7ZP2ZShprdM2aEGD0cBbTXY0mY3YcS8f2xTf4aXaWkwo78a2ZDGqU9LQ2tnFm7QsdqsUNsi+NiXMcEdsfktJUoX61LFKWvK5uC2tWUG7LGYT6nQ63mDQE71BR8zsCOlwlZBGxynSeLKRpFa0kTRpA7m3cR3PMjS2smobRKyIgmWrNwXHFbaH59OTr5Lfcf56cejuuu4CXq81IsPSpF+j9sFo+gjLskSl7iAyewypllaQsnQ52Vl02dtzMB7VWz+2QdCiV6g5r8UvwfU6rMuHvRc0EtRzFp7haMJyDAr0c2rUcP1Is13YpJdiRUM65pSlYGx8FZ+3Pxkztuz2zXAxgOh9ys9/dWDwvFUAr4V/Ug659axP6GU0NGE1zL/0c2rCcmqio63kymARqWa+IVXZEv5QZhVuTSjxCZcAwFIAiAgMoZYCrA3cWAJH69ksQTjDcPQsyzHeufRr1F6Go71aVudV0Upv5diOP0skp/HU3gzLC78Ni++IokoBPsiBffX9gtCMjIbGfo365XBqZDS92NfLYI02FXM6t7/w28CaL4NE4UkAYdEQUXzxZEZ3Z09667Xm9PZrrf+l45/ckq5s70mr6ckSF7TExfwFQs9gPlkufb0AAAAASUVORK5CYII=')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"a\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Clock cycle Waiting instructions Completed in structions \",\n    \"title\": \"Clock cycle Waiting instructions Completed in structions \",\n    \"src\": \"/wiki/static/860169ff536403847031c54f641ffaf9/d9ecf/Basic-Computer-Organization-image10.png\",\n    \"srcSet\": [\"/wiki/static/860169ff536403847031c54f641ffaf9/0d3e1/Basic-Computer-Organization-image10.png 140w\", \"/wiki/static/860169ff536403847031c54f641ffaf9/6b1e2/Basic-Computer-Organization-image10.png 281w\", \"/wiki/static/860169ff536403847031c54f641ffaf9/d9ecf/Basic-Computer-Organization-image10.png 330w\"],\n    \"sizes\": \"(max-width: 330px) 100vw, 330px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n  \"), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Clock cycle Waiting instructions Completed in structions \"), \"\\n  \"), mdx(\"p\", null, \"Example of 4-stage pipeline. The colored boxes represent instructions independent of each other.\\nTwo-way branching is usually implemented with a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_(computer_science)\"\n  }, \"conditional jump\"), \"instruction. A conditional jump can either be \\\"not taken\\\" and continue execution with the first branch of code which follows immediately after the conditional jump, or it can be \\\"taken\\\" and jump to a different place in program memory where the second branch of code is stored. It is not known for certain whether a conditional jump will be taken or not taken until the condition has been calculated and the conditional jump has passed the execution stage in the instruction pipeline (see fig. 1).\\nWithout branch prediction, the processor would have to wait until the conditional jump instruction has passed the execute stage before the next instruction can enter the fetch stage in the pipeline. The branch predictor attempts to avoid this waste of time by trying to guess whether the conditional jump is most likely to be taken or not taken. The branch that is guessed to be the most likely is then fetched and\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Speculative_execution\"\n  }, \"speculatively executed\"), \". If it is later detected that the guess was wrong then the speculatively executed or partially executed instructions are discarded and the pipeline starts over with the correct branch, incurring a delay.\\nThe time that is wasted in case of a\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"branch misprediction\"), \"is equal to the number of stages in the pipeline from the fetch stage to the execute stage. Modern microprocessors tend to have quite long pipelines so that the misprediction delay is between 10 and 20\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Clock_cycle\"\n  }, \"clock cycles\"), \". As a result, making a pipeline longer increases the need for a more advanced branch predictor.\\nThe first time a conditional jump instruction is encountered, there is not much information to base a prediction on. But the branch predictor keeps records of whether branches are taken or not taken. When it encounters a conditional jump that has been seen several times before then it can base the prediction on the history. The branch predictor may, for example, recognize that the conditional jump is taken more often than not, or that it is taken every second time.\\nBranch prediction is not the same as\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_target_predictor\"\n  }, \"branch target prediction\"), \". Branch prediction attempts to guess whether a conditional jump will be taken or not. Branch target prediction attempts to guess the target of a taken conditional or unconditional jump before it is computed by decoding and executing the instruction itself. Branch prediction and branch target prediction are often combined into the same circuitry.\\n\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Implementation\"\n  }, \"Implementation\")), mdx(\"ul\", null, mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Static_branch_prediction\"\n  }, \"1.1 Static branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Dynamic_branch_prediction\"\n  }, \"1.2 Dynamic branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Random_branch_prediction\"\n  }, \"1.3 Random branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Next_line_prediction\"\n  }, \"1.4 Next line prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#One-level_branch_prediction\"\n  }, \"1.5 One-level branch prediction\"), mdx(\"ul\", {\n    parentName: \"li\"\n  }, mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Saturating_counter\"\n  }, \"1.5.1 Saturating counter\")))), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Two-level_predictor\"\n  }, \"1.6 Two-level predictor\"), mdx(\"ul\", {\n    parentName: \"li\"\n  }, mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Two-level_adaptive_predictor\"\n  }, \"1.6.1 Two-level adaptive predictor\")))), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Local_branch_prediction\"\n  }, \"1.7 Local branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Global_branch_prediction\"\n  }, \"1.8 Global branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Alloyed_branch_prediction\"\n  }, \"1.9 Alloyed branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Agree_predictor\"\n  }, \"1.10 Agree predictor\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Hybrid_predictor\"\n  }, \"1.11 Hybrid predictor\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Loop_predictor\"\n  }, \"1.12 Loop predictor\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Indirect_branch_predictor\"\n  }, \"1.13 Indirect branch predictor\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Prediction_of_function_returns\"\n  }, \"1.14 Prediction of function returns\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Overriding_branch_prediction\"\n  }, \"1.15 Overriding branch prediction\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor#Neural_branch_prediction\"\n  }, \"1.16 Neural branch prediction\"), mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Branch_predictor\"\n  }, \"https://en.wikipedia.org/wiki/Branch_predictor\"))), mdx(\"h2\", {\n    \"id\": \"application-binary-interface-abi\"\n  }, \"Application Binary Interface (ABI)**\"), mdx(\"p\", null, \"In\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer_software\"\n  }, \"computer software\"), \", anapplication binary interface(ABI) is an\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Interface_(computing)\"\n  }, \"interface\"), \"between two binary program modules; often, one of these modules is a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Library_(computing)\"\n  }, \"library\"), \"or\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Operating_system\"\n  }, \"operating system\"), \"facility, and the other is a program that is being run by a user.\\nAnABIdefines how data structures or computational routines are accessed in\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Machine_code\"\n  }, \"machine code\"), \", which is a low-level, hardware-dependent format; in contrast, an\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Application_programming_interface\"\n  }, \"API\"), \"defines this access in\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Source_code\"\n  }, \"source code\"), \", which is a relatively high-level, hardware-independent, often\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Human-readable\"\n  }, \"human-readable\"), \"format. A common aspect of an ABI is the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Calling_convention\"\n  }, \"calling convention\"), \", which determines how data is provided as input to or read as output from computational routines; examples are the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/X86_calling_conventions\"\n  }, \"x86 calling conventions\"), \".\\nAdhering to an ABI (which may or may not be officially standardized) is usually the job of a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Compiler\"\n  }, \"compiler\"), \", operating system, or library author; however, an application programmer may have to deal with an ABI directly when writing a program in a mix of programming languages, which can be achieved by using\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Foreign_function_call\"\n  }, \"foreign function calls\"), \".\\n\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Application_binary_interface\"\n  }, \"https://en.wikipedia.org/wiki/Application_binary_interface\")), mdx(\"h2\", {\n    \"id\": \"elf-executable-and-linkable-format\"\n  }, \"ELF (Executable and Linkable Format)**\"), mdx(\"p\", null, \"In\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computing\"\n  }, \"computing\"), \", theExecutable and Linkable Format(ELF, formerly namedExtensible Linking Format), is a common standard\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/File_format\"\n  }, \"file format\"), \"for\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Executable\"\n  }, \"executable\"), \"files,\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Object_code\"\n  }, \"object code\"), \",\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Library_(computing)\"\n  }, \"shared libraries\"), \", and\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Core_dump\"\n  }, \"core dumps\"), \". First published in the specification for the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Application_binary_interface\"\n  }, \"application binary interface\"), \"(ABI) of the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Unix\"\n  }, \"Unix\"), \" operating system version named\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/System_V_Release_4\"\n  }, \"System V Release 4\"), \" (SVR4), and later in the Tool Interface Standard,it was quickly accepted among different vendors of\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Unix\"\n  }, \"Unix\"), \"systems. In 1999, it was chosen as the standard binary file format for Unix and\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Unix-like\"\n  }, \"Unix-like\"), \"systems on\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/X86\"\n  }, \"x86\"), \"processors by the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Executable_and_Linkable_Format#86open\"\n  }, \"86open\"), \" project.\\nBy design, the ELF format is flexible, extensible, and\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Cross-platform\"\n  }, \"cross-platform\"), \". For instance it supports different endiannesses and address sizes so it does not exclude any particular \", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Central_processing_unit\"\n  }, \"central processing unit\"), \" (CPU) or\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_set_architecture\"\n  }, \"instruction set architecture\"), \". This has allowed it to be adopted by many different\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Operating_system\"\n  }, \"operating systems\"), \"on many different hardware \", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computing_platform\"\n  }, \"platforms\"), \"\\nELF is used as standard file format for object files on Linux. Prior to this, the a.out file format was being used as a standard but lately ELF took over the charge as a standard.\\nELF supports :\"), mdx(\"ul\", null, mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"Different processors\"), mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"Different data encoding\"), mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"Different classes of machines\\n\", mdx(\"strong\", {\n    parentName: \"li\"\n  }, \"File Layout\"))), mdx(\"p\", null, \"Each ELF file is made up of one ELF header, followed by file data. The data can include:\"), mdx(\"ul\", null, mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"Program header table, describing zero or more\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Memory_segmentation\"\n  }, \"memory segments\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"Section header table, describing zero or more sections\"), mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"Data referred to by entries in the program header table or section header table\")), mdx(\"p\", null, mdx(\"figure\", {\n    parentName: \"p\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"span\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"70.71428571428572%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAOCAIAAACgpqunAAAACXBIWXMAACHVAAAh1QEEnLSdAAAB6ElEQVQoz12S6Y7TMBDH9/0/gngchFjBS7Dao22SNnES33P4GkhDtyzWyLJG/v3nfGhSmhTZTqu1GLvups2i5mlZlZpHY5dVL0qNcv38bg9NSqnJBwsYAEMETwy393Y7byOEAN5HV1ouNX2Ac2HACBDUPHFCuZ3WKjFR8omBEwC5AM6Y9Q6L1FLT5y+ffvx8FJFac8q06tlYXUoCBEq+FeQUmR2SP54OSFGk/oVz4W/fvz6/PoXoLuOQM0fwEcOWEcfEPjESBwBN5MbpHKJv7zAndN5yIuv0vEylJgAfwdeaEH2EwAxI4LwmRsTICWvL95p9sJzQ2HVeply2yIAxFybyucRaoRRAcsRRpFzJGyxSRZpITZk4ISdc9WydTpm6/tD3L0oNERxEY4P2IeSMtd26vc+GGGoru8qeVWnpfDmeh1e9DJsu+lQ4YmQKd/jUHbr+OC/KB6vm8Zpz0GY1Vu9dbVKNXYkhF06FkGCf9tawVc+XcdBGX5nFeWOdVvP4+vbS9SdtllLzpC6TuszLFMFzwvuStFvNIo0YTt0BMIhUYtijNSmrnvvhdOqOw7kHCLvz4d9dFalI8en5l492W7D2LlqXde6HbpyG86U/Ht/UMonUD/BmLder/effJa5a4oMdzt2fyL8BVtomoRBZTGMAAAAASUVORK5CYII=')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Linux executable walPthrough HEXADECMAL ANGE ALBERTINI CORKAMI.COM DUtQ DISSECTED ao ee 28 oe 80 34 28 ee 83 eo ee 08 E3 E2 '01 E3 78 74 61 ee ao ee ao ee 00 ee ee ee 80 eB ee ee ee ee ee ee ee ee 08 ee ee ao ee ee ee ee ee ee ee ee 80 oe ee 80 ee ao ee ee ee FILE 1/2 HEADER TECHNCAL FOR DENTFICATON EXECUTION SECTIONS CONTENTS OF EXECUTABLE 2/2 HEADER TECHNICAL DETAILS FOR FOR EXECUTION) 2 MAPPING 7F 84 45 46 01 01 el ea ea .ELF... ---$ uname -m armv71 ---$ ./simple.ARM Helto World! SIMPLE.ARM LOADING PROCESS 'l HEADER THE ELF HEADER IS PARSED ELF HEADER C€mTFY AS PROGRAM HEADER TABLE ident e El \\\"RG El CLASS, El El VERSION e_tgpe nachine e version e e-phoff e snoff e ehstze e phentslze e -Phnun e shentsize e shnu• e shstrndx 2 p_type p_offset p_vacdr P---paddr p_fi I p_fl ags ARM ASSEMBLY CODE DATA SECTIONS NAMES el ee ee ee oe ea 9B ee ee ee 9e ee 28 E3 '14 1B eo 80 EF ee rl, re, r z:ata_. 48 6 C 2E 73 68 ea 2E 72 01 72 Re E3 'e: 74 72 61 ee 02 ae 62 ee 88 ae ee 64 ee ee ee ee ee ee ee 08 08 ae 21 ae ae ae e: ee ee 74 2B ee 88 19 oe ee ee Be ee ee ee oe ee ee 78 E3 65 oe ee ee oe ae ee oe oe oe Hello. korld!. shstrtab.. text .. rodäta. nov add nov nov svc nov nov svc 1 2 .13 pc, •2B\\\"' STRT \\\"Hello korl SECTION I SECTION HEADER TABLE lccc«c Tm, PROGRAM@ECTSI 3 EXECUTION ee ee ee 80 ee ee ee ee ee ee ee 73 64 oe oe oe 74 61 ea ea ea ea ee 74 ee ee ee ee . shrtrtab . text . rodata . shrtrtab 1 1 3 THE PROGRAM HEADER IS PARSED THE FILE IS MAPPED IN MEMORY ACCORDING TO ITS SEGMENT(S) ENTRY IS CALLED SYSCALLS ARE ACCESSED VIA: TRIVIA THE ELF WAS FIRS \",\n    \"title\": \"Linux executable walPthrough HEXADECMAL ANGE ALBERTINI CORKAMI.COM DUtQ DISSECTED ao ee 28 oe 80 34 28 ee 83 eo ee 08 E3 E2 '01 E3 78 74 61 ee ao ee ao ee 00 ee ee ee 80 eB ee ee ee ee ee ee ee ee 08 ee ee ao ee ee ee ee ee ee ee ee 80 oe ee 80 ee ao ee ee ee FILE 1/2 HEADER TECHNCAL FOR DENTFICATON EXECUTION SECTIONS CONTENTS OF EXECUTABLE 2/2 HEADER TECHNICAL DETAILS FOR FOR EXECUTION) 2 MAPPING 7F 84 45 46 01 01 el ea ea .ELF... ---$ uname -m armv71 ---$ ./simple.ARM Helto World! SIMPLE.ARM LOADING PROCESS 'l HEADER THE ELF HEADER IS PARSED ELF HEADER C€mTFY AS PROGRAM HEADER TABLE ident e El \\\"RG El CLASS, El El VERSION e_tgpe nachine e version e e-phoff e snoff e ehstze e phentslze e -Phnun e shentsize e shnu• e shstrndx 2 p_type p_offset p_vacdr P---paddr p_fi I p_fl ags ARM ASSEMBLY CODE DATA SECTIONS NAMES el ee ee ee oe ea 9B ee ee ee 9e ee 28 E3 '14 1B eo 80 EF ee rl, re, r z:ata_. 48 6 C 2E 73 68 ea 2E 72 01 72 Re E3 'e: 74 72 61 ee 02 ae 62 ee 88 ae ee 64 ee ee ee ee ee ee ee 08 08 ae 21 ae ae ae e: ee ee 74 2B ee 88 19 oe ee ee Be ee ee ee oe ee ee 78 E3 65 oe ee ee oe ae ee oe oe oe Hello. korld!. shstrtab.. text .. rodäta. nov add nov nov svc nov nov svc 1 2 .13 pc, •2B\\\"' STRT \\\"Hello korl SECTION I SECTION HEADER TABLE lccc«c Tm, PROGRAM@ECTSI 3 EXECUTION ee ee ee 80 ee ee ee ee ee ee ee 73 64 oe oe oe 74 61 ea ea ea ea ee 74 ee ee ee ee . shrtrtab . text . rodata . shrtrtab 1 1 3 THE PROGRAM HEADER IS PARSED THE FILE IS MAPPED IN MEMORY ACCORDING TO ITS SEGMENT(S) ENTRY IS CALLED SYSCALLS ARE ACCESSED VIA: TRIVIA THE ELF WAS FIRS \",\n    \"src\": \"/wiki/static/c19eeabe4bf91c0fc27bc4c2eab66d6a/410f3/Basic-Computer-Organization-image11.png\",\n    \"srcSet\": [\"/wiki/static/c19eeabe4bf91c0fc27bc4c2eab66d6a/0d3e1/Basic-Computer-Organization-image11.png 140w\", \"/wiki/static/c19eeabe4bf91c0fc27bc4c2eab66d6a/6b1e2/Basic-Computer-Organization-image11.png 281w\", \"/wiki/static/c19eeabe4bf91c0fc27bc4c2eab66d6a/410f3/Basic-Computer-Organization-image11.png 561w\", \"/wiki/static/c19eeabe4bf91c0fc27bc4c2eab66d6a/99072/Basic-Computer-Organization-image11.png 842w\", \"/wiki/static/c19eeabe4bf91c0fc27bc4c2eab66d6a/99f37/Basic-Computer-Organization-image11.png 1100w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Linux executable walPthrough HEXADECMAL ANGE ALBERTINI CORKAMI.COM DUtQ DISSECTED ao ee 28 oe 80 34 28 ee 83 eo ee 08 E3 E2 '01 E3 78 74 61 ee ao ee ao ee 00 ee ee ee 80 eB ee ee ee ee ee ee ee ee 08 ee ee ao ee ee ee ee ee ee ee ee 80 oe ee 80 ee ao ee ee ee FILE 1/2 HEADER TECHNCAL FOR DENTFICATON EXECUTION SECTIONS CONTENTS OF EXECUTABLE 2/2 HEADER TECHNICAL DETAILS FOR FOR EXECUTION) 2 MAPPING 7F 84 45 46 01 01 el ea ea .ELF... ---$ uname -m armv71 ---$ ./simple.ARM Helto World! SIMPLE.ARM LOADING PROCESS 'l HEADER THE ELF HEADER IS PARSED ELF HEADER C\\u20ACmTFY AS PROGRAM HEADER TABLE ident e El \\\"RG El CLASS, El El VERSION e_tgpe nachine e version e e-phoff e snoff e ehstze e phentslze e -Phnun e shentsize e shnu\\u2022 e shstrndx 2 p_type p_offset p_vacdr P---paddr p_fi I p_fl ags ARM ASSEMBLY CODE DATA SECTIONS NAMES el ee ee ee oe ea 9B ee ee ee 9e ee 28 E3 '14 1B eo 80 EF ee rl, re, r z:ata_. 48 6 C 2E 73 68 ea 2E 72 01 72 Re E3 'e: 74 72 61 ee 02 ae 62 ee 88 ae ee 64 ee ee ee ee ee ee ee 08 08 ae 21 ae ae ae e: ee ee 74 2B ee 88 19 oe ee ee Be ee ee ee oe ee ee 78 E3 65 oe ee ee oe ae ee oe oe oe Hello. korld!. shstrtab.. text .. rod\\xE4ta. nov add nov nov svc nov nov svc 1 2 .13 pc, \\u20222B\\\"' STRT \\\"Hello korl SECTION I SECTION HEADER TABLE lccc\\xABc Tm, PROGRAM@ECTSI 3 EXECUTION ee ee ee 80 ee ee ee ee ee ee ee 73 64 oe oe oe 74 61 ea ea ea ea ee 74 ee ee ee ee . shrtrtab . text . rodata . shrtrtab 1 1 3 THE PROGRAM HEADER IS PARSED THE FILE IS MAPPED IN MEMORY ACCORDING TO ITS SEGMENT(S) ENTRY IS CALLED SYSCALLS ARE ACCESSED VIA: TRIVIA THE ELF WAS FIRS \"), \"\\n  \"), \"\\n\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Executable_and_Linkable_Format\"\n  }, \"https://en.wikipedia.org/wiki/Executable_and_Linkable_Format\")), mdx(\"p\", null, mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://www.thegeekstuff.com/2012/07/elf-object-file-format\"\n  }, \"https://www.thegeekstuff.com/2012/07/elf-object-file-format\")), mdx(\"h2\", {\n    \"id\": \"von-neumann-architecture\"\n  }, \"Von Neumann Architecture**\"), mdx(\"p\", null, \"Thevon Neumann architecture---also known as thevon Neumann modelorPrinceton architecture---is a\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer_architecture\"\n  }, \"computer architecture\"), \"based on a 1945 description by\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/John_von_Neumann\"\n  }, \"John von Neumann\"), \"and others in the\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/First_Draft_of_a_Report_on_the_EDVAC\"\n  }, \"First Draft of a Report on the EDVAC\"), \". That document describes a design architecture for an electronic\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Digital_computer\"\n  }, \"digital computer\"), \"with these components:\"), mdx(\"ul\", null, mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"A\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Central_processing_unit\"\n  }, \"processing unit\"), \"that contains an\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Arithmetic_logic_unit\"\n  }, \"arithmetic logic unit\"), \"and\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Processor_register\"\n  }, \"processor registers\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"A\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Control_unit\"\n  }, \"control unit\"), \"that contains an\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_register\"\n  }, \"instruction register\"), \"and\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Program_counter\"\n  }, \"program counter\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer_memory\"\n  }, \"Memory\"), \"that stores\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Data_(computing)\"\n  }, \"data\"), \"and\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_set\"\n  }, \"instructions\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, \"External\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Mass_storage\"\n  }, \"mass storage\")), mdx(\"li\", {\n    parentName: \"ul\"\n  }, mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Input_and_output\"\n  }, \"Input and output\"), \"mechanisms\\n\", mdx(\"figure\", {\n    parentName: \"li\",\n    \"className\": \"gatsby-resp-image-figure\",\n    \"style\": {}\n  }, \"\\n    \", mdx(\"span\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-wrapper\",\n    \"style\": {\n      \"position\": \"relative\",\n      \"display\": \"block\",\n      \"marginLeft\": \"auto\",\n      \"marginRight\": \"auto\",\n      \"maxWidth\": \"561px\"\n    }\n  }, \"\\n      \", mdx(\"span\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-background-image\",\n    \"style\": {\n      \"paddingBottom\": \"57.85714285714286%\",\n      \"position\": \"relative\",\n      \"bottom\": \"0\",\n      \"left\": \"0\",\n      \"backgroundImage\": \"url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAMABQDASIAAhEBAxEB/8QAGAAAAgMAAAAAAAAAAAAAAAAAAAMCBAX/xAAVAQEBAAAAAAAAAAAAAAAAAAAAAf/aAAwDAQACEAMQAAAB1VtQlwkL/8QAHBAAAQMFAAAAAAAAAAAAAAAAAAIDEQESITEy/9oACAEBAAEFAnK4T1I7pEXn/8QAFREBAQAAAAAAAAAAAAAAAAAAEBH/2gAIAQMBAT8Bp//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABcQAQEBAQAAAAAAAAAAAAAAAAEAECH/2gAIAQEABj8CIwjhn//EABoQAAIDAQEAAAAAAAAAAAAAAAFBABEhMRD/2gAIAQEAAT8hAbA2JXkOoQXUrqAdc5ItXn//2gAMAwEAAgADAAAAEJvP/8QAFhEBAQEAAAAAAAAAAAAAAAAAIRAR/9oACAEDAQE/EAZP/8QAFBEBAAAAAAAAAAAAAAAAAAAAEP/aAAgBAgEBPxA//8QAHRABAAICAgMAAAAAAAAAAAAAARExACFBYRBRcf/aAAgBAQABPxBH0y1Jw40sb6o095AsfWMql40pwEXZblNPfj//2Q==')\",\n      \"backgroundSize\": \"cover\",\n      \"display\": \"block\"\n    }\n  }), \"\\n  \", mdx(\"img\", {\n    parentName: \"span\",\n    \"className\": \"gatsby-resp-image-image\",\n    \"alt\": \"Input Device Central Processing Unit Control Unit Arithmetic/Logic Unit Memory Unit Output Device \",\n    \"title\": \"Input Device Central Processing Unit Control Unit Arithmetic/Logic Unit Memory Unit Output Device \",\n    \"src\": \"/wiki/static/2f91869368be77899ef55c35bf635744/611f2/Basic-Computer-Organization-image12.jpg\",\n    \"srcSet\": [\"/wiki/static/2f91869368be77899ef55c35bf635744/e2e20/Basic-Computer-Organization-image12.jpg 140w\", \"/wiki/static/2f91869368be77899ef55c35bf635744/1631d/Basic-Computer-Organization-image12.jpg 281w\", \"/wiki/static/2f91869368be77899ef55c35bf635744/611f2/Basic-Computer-Organization-image12.jpg 561w\", \"/wiki/static/2f91869368be77899ef55c35bf635744/652d0/Basic-Computer-Organization-image12.jpg 842w\", \"/wiki/static/2f91869368be77899ef55c35bf635744/ddced/Basic-Computer-Organization-image12.jpg 1100w\"],\n    \"sizes\": \"(max-width: 561px) 100vw, 561px\",\n    \"style\": {\n      \"width\": \"100%\",\n      \"height\": \"100%\",\n      \"margin\": \"0\",\n      \"verticalAlign\": \"middle\",\n      \"position\": \"absolute\",\n      \"top\": \"0\",\n      \"left\": \"0\"\n    },\n    \"loading\": \"lazy\",\n    \"decoding\": \"async\"\n  }), \"\\n    \"), \"\\n    \", mdx(\"figcaption\", {\n    parentName: \"figure\",\n    \"className\": \"gatsby-resp-image-figcaption\"\n  }, \"Input Device Central Processing Unit Control Unit Arithmetic/Logic Unit Memory Unit Output Device \"), \"\\n  \"), \"\\nThe term \\\"von Neumann architecture\\\" has evolved to mean any\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Stored-program_computer\"\n  }, \"stored-program computer\"), \"in which an\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_fetch\"\n  }, \"instruction fetch\"), \"and a data operation cannot occur at the same time because they share a common\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Bus_(computing)\"\n  }, \"bus\"), \". This is referred to as the\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck\"\n  }, \"von Neumann bottleneck\"), \", and often limits the performance of the system.\\nThe design of a von Neumann architecture machine is simpler than a\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Harvard_architecture\"\n  }, \"Harvard architecture\"), \"machine---which is also a stored-program system but has one dedicated set of address and data buses for reading and writing to memory, and another set of address and\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Memory_bus\"\n  }, \"data buses\"), \"to fetch\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Instruction_fetch\"\n  }, \"instructions\"), \".\\nA stored-program digital computer keeps both\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Computer_program\"\n  }, \"program instructions\"), \"and data in\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Read%E2%80%93write_memory\"\n  }, \"read--write\"), \",\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Random-access_memory\"\n  }, \"random-access memory\"), \"(RAM). Stored-program computers were an advancement over the program-controlled computers of the 1940s, such as the\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Colossus_computer\"\n  }, \"Colossus\"), \"and the\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/ENIAC\"\n  }, \"ENIAC\"), \". Those were programmed by setting switches and inserting patch cables to route data and control signals between various functional units. The vast majority of modern computers use the same memory for both data and program instructions, but have\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/CPU_cache\"\n  }, \"caches\"), \"between the CPU and memory, and, for the caches closest to the CPU, have separate caches for instructions and data, so that most instruction and data fetches use separate buses (\", mdx(\"a\", {\n    parentName: \"li\",\n    \"href\": \"https://en.wikipedia.org/wiki/Modified_Harvard_architecture#Split-cache_(or_almost-von-Neumann)_architecture\"\n  }, \"split cache architecture\"), \").\\nHistorically there have been 2 types of Computers:\")), mdx(\"ol\", null, mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Fixed Program Computers --\"), \"Their function is very specific and they couldn't be programmed, e.g. Calculators.\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Stored Program Computers --\"), \"These can be programmed to carry out many different tasks, applications are stored on them, hence the name.\\n\", mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Main Memory Unit (Registers)\"))), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Accumulator:\"), \"Stores the results of calculations made by ALU\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Program Counter (PC):\"), \"Keeps track of the memory location of the next instructions to be dealt with. The PC then passes this next address to Memory Address Register (MAR)\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Memory Address Register (MAR):\"), \"It stores the memory locations of instructions that need to be fetched from memory or stored into memory\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Memory Data Register (MDR):\"), \"It stores instructions fetched from memory or any data that is to be transferred to, and stored in, memory\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Current Instruction Register (CIR):\"), \"It stores the most recently fetched instructions while it is waiting to be coded and executed\")), mdx(\"li\", {\n    parentName: \"ol\"\n  }, mdx(\"p\", {\n    parentName: \"li\"\n  }, mdx(\"strong\", {\n    parentName: \"p\"\n  }, \"Instruction Buffer Register (IBR):\"), \"The instruction that is not to be executed immediately is placed in the instruction buffer register IBR\\n\", mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://en.wikipedia.org/wiki/Von_Neumann_architecture\"\n  }, \"https://en.wikipedia.org/wiki/Von_Neumann_architecture\")))), mdx(\"p\", null, mdx(\"a\", {\n    parentName: \"p\",\n    \"href\": \"https://www.geeksforgeeks.org/computer-organization-von-neumann-architecture\"\n  }, \"https://www.geeksforgeeks.org/computer-organization-von-neumann-architecture\")));\n}\n;\nMDXContent.isMDXComponent = true;","rawBody":"# Basic Computer Organization\n\nCreated: 2019-08-04 17:06:01 +0500\n\nModified: 2022-03-02 20:32:11 +0500\n\n---\n\n**Instruction Execution Cycle**\n\n1.  Instruction Fetch - Obtain instruction from program store\n\n2.  Instruction Decode - Determine required actions and instruction size\n\n3.  Operand Fetch - Locate and obtain operand data\n\n4.  Execute - Compute result value or status\n\n5.  Result Store - Deposit results in storage for later use\n\n6.  Next Instruction - Determine successor instruction\n**Processor Memory Interaction**\n\n![Memory fetch the next instruction execute the instruction Processor Control unit ALU Registers, A, MAR, MOR, PC, SP Processor 1.2 decode the instruction Main Memory gcc gcc gcc ](media/Basic-Computer-Organization-image1.png)\n**Inside the CPU**\n\n![memory address register instruction register program counter RAM ADDRESS s MAR IR Control control lines CPU BUS DATA BUS MOR ACC ALU clock ystem clock memory data register accumulator (work register) arithmetic logic unit ](media/Basic-Computer-Organization-image3.png)**Instruction Execution Cycle**\n\n1.  Address of the next instruction is transferred from PC to MAR\n\n2.  The instruction is located in memory\n\n3.  Instruction is copied from memory to MDR\n\n4.  Instruction is transferred to and decoded in the IR\n\n5.  Control unit sends signals to appropriate devices to cause execution of the instruction\n**Address Decoder is used to decode memory addresses**\n\n![Ao Do DI Address input D2 D3 Row Selects Address Data bus Data ditecuon control Read/write ](media/Basic-Computer-Organization-image4.png)\n**Byte Ordering**\n\n![Little Endian CD 34 AB 12 w 12 AB 34 CD Register OAOBOCOD Memory Big-endian + Big Endian vs Little Endian Big Endian vs. Little Endian Big Endian 12 AB 34 CD LSB 27+ xOOOOOlC2 Little endian Regster OAOBOCOD Ln.enå&l 1 1000010 00000001 00000000 00000000 Memory oc 0+2: 0B 0+3: OA 01 00 oo lower address higher MSB Big endian 00000000 00000000 00000001 1 1000010 oo oo 01 ](media/Basic-Computer-Organization-image5.png)\n**Byte/Word Alignment**\n\n![ata data a data Buffer ata data aligned to 1 byte aligned to 4 bytes ](media/Basic-Computer-Organization-image6.png)\n**Types of Processor Operations**\n\n1.  Arithmetic and Logical Operations\n\n    a.  integer arithmetic\n\n    b.  comparing two quantities\n\n    c.  shifting, rotating bits in a quantity\n\n    d.  testing, comparing, and converting bits\n\n2.  Data Movement Operations\n\n    a.  moving data from memory to cpu\n\n    b.  moving data from memory to memory\n\n    c.  input and output\n\n3.  Program Control Operations\n\n    a.  starting a program\n\n    b.  halting a program\n\n    c.  skipping to other instructions\n\n    d.  testing data to decide whether to skip over some instructions\n**Instruction Set Architecture (ISA)**\n\nAn**ISA** is an abstract model of a[computer](https://en.wikipedia.org/wiki/Computer). It is also referred to as**architecture**or**computer architecture**. A realization of an ISA, such as a[central processing unit](https://en.wikipedia.org/wiki/Central_processing_unit)(CPU), is called an*implementation*.\n<https://en.wikipedia.org/wiki/Instruction_set_architecture>\nBased on where opcode and operand are\n\na.  Stack architecture\n\nb.  Accumulator architecture\n\nc.  Register-Memory architecture\n\nd.  Register-Register / Load Store architecture\n![(a) Stack Memory Stack Push A Push B Add Pop C (b) Accumulator Accumulator Load A Add B Store C (c) Register-memory Register (register-memory) Load RI, A Add Store R3,C (d) Register-registernoad-store Register (load-store) Load RI, A Load R2,B Add Store R3,C The code sequence for C = A + B for four classes of instruction sets. ](media/Basic-Computer-Organization-image7.png)\n![Stack machine Push D Push B Push C Add Mul Push E Sub POP A Accumulator machine Load B + Add C Sub E Store A Load Store machine Load RI D Load R2 B •:• Load R3 C + Add R4, R2, R3 + Mul R5, RI, R4 + Load R6,E + Sub R7, R5, R6 + Store R7, A ](media/Basic-Computer-Organization-image8.png)\n**Addressing Modes**\n\n![+ The way by which an operand is specified in an instruction. Register Immediate Direct Register indirect Displacement Indexed Scaled Memory indirect Auto-increment Auto-decrement add add add add add add add add add add 100 (r2) (r2+r3) (r2+r3*4) rl, -(r2) rl+r2 rl+5 rl+M rl+M [ r2] rl+M [r2+100] rl+M rl+M [ r2+r3*4 rl <- rl+M[r2] ](media/Basic-Computer-Organization-image9.png)-   **Immediate Addressing**\n\nThe simplest addressing mode is**Immediate addressing**where you write the data value into the instruction.\n\nIn Pentium assembler this is the default and:\n\nMOV EAX,04\n-   **Register Indirect Addressing**\n-   **Indexed Addressing**\n<https://www.i-programmer.info/babbages-bag/150.html>\n\n## Branch Predictor**\n\nIn[computer architecture](https://en.wikipedia.org/wiki/Computer_architecture), a**branch predictor**^[[1]](https://en.wikipedia.org/wiki/Branch_predictor#cite_note-dbp-class-report-1)[[2]](https://en.wikipedia.org/wiki/Branch_predictor#cite_note-schemes-and-performances-2)[[3]](https://en.wikipedia.org/wiki/Branch_predictor#cite_note-3)[[4]](https://en.wikipedia.org/wiki/Branch_predictor#cite_note-4)[[5]](https://en.wikipedia.org/wiki/Branch_predictor#cite_note-5)^is a[digital circuit](https://en.wikipedia.org/wiki/Digital_electronics)that tries to guess which way a[branch](https://en.wikipedia.org/wiki/Branch_(computer_science))(e.g. an[if--then--else structure](https://en.wikipedia.org/wiki/Conditional_(programming))) will go before this is known definitively. The purpose of the branch predictor is to improve the flow in the[instruction pipeline](https://en.wikipedia.org/wiki/Instruction_pipeline). Branch predictors play a critical role in achieving high effective[performance](https://en.wikipedia.org/wiki/Computer_performance)in many modern[pipelined](https://en.wikipedia.org/wiki/Pipeline_(computing))[microprocessor](https://en.wikipedia.org/wiki/Microprocessor)architectures[^[6]^](https://en.wikipedia.org/wiki/Branch_predictor#cite_note-BPdynSurvey-6)such as[x86](https://en.wikipedia.org/wiki/X86).\n\n![Clock cycle Waiting instructions Completed in structions ](media/Basic-Computer-Organization-image10.png)\n\nExample of 4-stage pipeline. The colored boxes represent instructions independent of each other.\nTwo-way branching is usually implemented with a[conditional jump](https://en.wikipedia.org/wiki/Branch_(computer_science))instruction. A conditional jump can either be \"not taken\" and continue execution with the first branch of code which follows immediately after the conditional jump, or it can be \"taken\" and jump to a different place in program memory where the second branch of code is stored. It is not known for certain whether a conditional jump will be taken or not taken until the condition has been calculated and the conditional jump has passed the execution stage in the instruction pipeline (see fig. 1).\nWithout branch prediction, the processor would have to wait until the conditional jump instruction has passed the execute stage before the next instruction can enter the fetch stage in the pipeline. The branch predictor attempts to avoid this waste of time by trying to guess whether the conditional jump is most likely to be taken or not taken. The branch that is guessed to be the most likely is then fetched and[speculatively executed](https://en.wikipedia.org/wiki/Speculative_execution). If it is later detected that the guess was wrong then the speculatively executed or partially executed instructions are discarded and the pipeline starts over with the correct branch, incurring a delay.\nThe time that is wasted in case of a**branch misprediction**is equal to the number of stages in the pipeline from the fetch stage to the execute stage. Modern microprocessors tend to have quite long pipelines so that the misprediction delay is between 10 and 20[clock cycles](https://en.wikipedia.org/wiki/Clock_cycle). As a result, making a pipeline longer increases the need for a more advanced branch predictor.\nThe first time a conditional jump instruction is encountered, there is not much information to base a prediction on. But the branch predictor keeps records of whether branches are taken or not taken. When it encounters a conditional jump that has been seen several times before then it can base the prediction on the history. The branch predictor may, for example, recognize that the conditional jump is taken more often than not, or that it is taken every second time.\nBranch prediction is not the same as[branch target prediction](https://en.wikipedia.org/wiki/Branch_target_predictor). Branch prediction attempts to guess whether a conditional jump will be taken or not. Branch target prediction attempts to guess the target of a taken conditional or unconditional jump before it is computed by decoding and executing the instruction itself. Branch prediction and branch target prediction are often combined into the same circuitry.\n[Implementation](https://en.wikipedia.org/wiki/Branch_predictor#Implementation)\n-   [1.1 Static branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Static_branch_prediction)\n-   [1.2 Dynamic branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Dynamic_branch_prediction)\n-   [1.3 Random branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Random_branch_prediction)\n-   [1.4 Next line prediction](https://en.wikipedia.org/wiki/Branch_predictor#Next_line_prediction)\n-   [1.5 One-level branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#One-level_branch_prediction)\n    -   [1.5.1 Saturating counter](https://en.wikipedia.org/wiki/Branch_predictor#Saturating_counter)\n-   [1.6 Two-level predictor](https://en.wikipedia.org/wiki/Branch_predictor#Two-level_predictor)\n    -   [1.6.1 Two-level adaptive predictor](https://en.wikipedia.org/wiki/Branch_predictor#Two-level_adaptive_predictor)\n-   [1.7 Local branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Local_branch_prediction)\n-   [1.8 Global branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Global_branch_prediction)\n-   [1.9 Alloyed branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Alloyed_branch_prediction)\n-   [1.10 Agree predictor](https://en.wikipedia.org/wiki/Branch_predictor#Agree_predictor)\n-   [1.11 Hybrid predictor](https://en.wikipedia.org/wiki/Branch_predictor#Hybrid_predictor)\n-   [1.12 Loop predictor](https://en.wikipedia.org/wiki/Branch_predictor#Loop_predictor)\n-   [1.13 Indirect branch predictor](https://en.wikipedia.org/wiki/Branch_predictor#Indirect_branch_predictor)\n-   [1.14 Prediction of function returns](https://en.wikipedia.org/wiki/Branch_predictor#Prediction_of_function_returns)\n-   [1.15 Overriding branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Overriding_branch_prediction)\n-   [1.16 Neural branch prediction](https://en.wikipedia.org/wiki/Branch_predictor#Neural_branch_prediction)\n<https://en.wikipedia.org/wiki/Branch_predictor>\n\n## Application Binary Interface (ABI)**\n\nIn[computer software](https://en.wikipedia.org/wiki/Computer_software), anapplication binary interface(ABI) is an[interface](https://en.wikipedia.org/wiki/Interface_(computing))between two binary program modules; often, one of these modules is a[library](https://en.wikipedia.org/wiki/Library_(computing))or[operating system](https://en.wikipedia.org/wiki/Operating_system)facility, and the other is a program that is being run by a user.\nAnABIdefines how data structures or computational routines are accessed in[machine code](https://en.wikipedia.org/wiki/Machine_code), which is a low-level, hardware-dependent format; in contrast, an[API](https://en.wikipedia.org/wiki/Application_programming_interface)defines this access in[source code](https://en.wikipedia.org/wiki/Source_code), which is a relatively high-level, hardware-independent, often[human-readable](https://en.wikipedia.org/wiki/Human-readable)format. A common aspect of an ABI is the[calling convention](https://en.wikipedia.org/wiki/Calling_convention), which determines how data is provided as input to or read as output from computational routines; examples are the[x86 calling conventions](https://en.wikipedia.org/wiki/X86_calling_conventions).\nAdhering to an ABI (which may or may not be officially standardized) is usually the job of a[compiler](https://en.wikipedia.org/wiki/Compiler), operating system, or library author; however, an application programmer may have to deal with an ABI directly when writing a program in a mix of programming languages, which can be achieved by using[foreign function calls](https://en.wikipedia.org/wiki/Foreign_function_call).\n<https://en.wikipedia.org/wiki/Application_binary_interface>\n\n## ELF (Executable and Linkable Format)**\n\nIn[computing](https://en.wikipedia.org/wiki/Computing), theExecutable and Linkable Format(ELF, formerly namedExtensible Linking Format), is a common standard[file format](https://en.wikipedia.org/wiki/File_format)for[executable](https://en.wikipedia.org/wiki/Executable)files,[object code](https://en.wikipedia.org/wiki/Object_code),[shared libraries](https://en.wikipedia.org/wiki/Library_(computing)), and[core dumps](https://en.wikipedia.org/wiki/Core_dump). First published in the specification for the[application binary interface](https://en.wikipedia.org/wiki/Application_binary_interface)(ABI) of the[Unix](https://en.wikipedia.org/wiki/Unix) operating system version named[System V Release 4](https://en.wikipedia.org/wiki/System_V_Release_4) (SVR4), and later in the Tool Interface Standard,it was quickly accepted among different vendors of[Unix](https://en.wikipedia.org/wiki/Unix)systems. In 1999, it was chosen as the standard binary file format for Unix and[Unix-like](https://en.wikipedia.org/wiki/Unix-like)systems on[x86](https://en.wikipedia.org/wiki/X86)processors by the[86open](https://en.wikipedia.org/wiki/Executable_and_Linkable_Format#86open) project.\nBy design, the ELF format is flexible, extensible, and[cross-platform](https://en.wikipedia.org/wiki/Cross-platform). For instance it supports different endiannesses and address sizes so it does not exclude any particular [central processing unit](https://en.wikipedia.org/wiki/Central_processing_unit) (CPU) or[instruction set architecture](https://en.wikipedia.org/wiki/Instruction_set_architecture). This has allowed it to be adopted by many different[operating systems](https://en.wikipedia.org/wiki/Operating_system)on many different hardware [platforms](https://en.wikipedia.org/wiki/Computing_platform)\nELF is used as standard file format for object files on Linux. Prior to this, the a.out file format was being used as a standard but lately ELF took over the charge as a standard.\nELF supports :\n-   Different processors\n-   Different data encoding\n-   Different classes of machines\n**File Layout**\n\nEach ELF file is made up of one ELF header, followed by file data. The data can include:\n-   Program header table, describing zero or more[memory segments](https://en.wikipedia.org/wiki/Memory_segmentation)\n-   Section header table, describing zero or more sections\n-   Data referred to by entries in the program header table or section header table\n\n![Linux executable walPthrough HEXADECMAL ANGE ALBERTINI CORKAMI.COM DUtQ DISSECTED ao ee 28 oe 80 34 28 ee 83 eo ee 08 E3 E2 '01 E3 78 74 61 ee ao ee ao ee 00 ee ee ee 80 eB ee ee ee ee ee ee ee ee 08 ee ee ao ee ee ee ee ee ee ee ee 80 oe ee 80 ee ao ee ee ee FILE 1/2 HEADER TECHNCAL FOR DENTFICATON EXECUTION SECTIONS CONTENTS OF EXECUTABLE 2/2 HEADER TECHNICAL DETAILS FOR FOR EXECUTION) 2 MAPPING 7F 84 45 46 01 01 el ea ea .ELF... ---$ uname -m armv71 ---$ ./simple.ARM Helto World! SIMPLE.ARM LOADING PROCESS 'l HEADER THE ELF HEADER IS PARSED ELF HEADER C€mTFY AS PROGRAM HEADER TABLE ident e El \"RG El CLASS, El El VERSION e_tgpe nachine e version e e-phoff e snoff e ehstze e phentslze e -Phnun e shentsize e shnu• e shstrndx 2 p_type p_offset p_vacdr P---paddr p_fi I p_fl ags ARM ASSEMBLY CODE DATA SECTIONS NAMES el ee ee ee oe ea 9B ee ee ee 9e ee 28 E3 '14 1B eo 80 EF ee rl, re, r z:ata_. 48 6 C 2E 73 68 ea 2E 72 01 72 Re E3 'e: 74 72 61 ee 02 ae 62 ee 88 ae ee 64 ee ee ee ee ee ee ee 08 08 ae 21 ae ae ae e: ee ee 74 2B ee 88 19 oe ee ee Be ee ee ee oe ee ee 78 E3 65 oe ee ee oe ae ee oe oe oe Hello. korld!. shstrtab.. text .. rodäta. nov add nov nov svc nov nov svc 1 2 .13 pc, •2B\"' STRT \"Hello korl SECTION I SECTION HEADER TABLE lccc«c Tm, PROGRAM@ECTSI 3 EXECUTION ee ee ee 80 ee ee ee ee ee ee ee 73 64 oe oe oe 74 61 ea ea ea ea ee 74 ee ee ee ee . shrtrtab . text . rodata . shrtrtab 1 1 3 THE PROGRAM HEADER IS PARSED THE FILE IS MAPPED IN MEMORY ACCORDING TO ITS SEGMENT(S) ENTRY IS CALLED SYSCALLS ARE ACCESSED VIA: TRIVIA THE ELF WAS FIRS ](media/Basic-Computer-Organization-image11.png)\n<https://en.wikipedia.org/wiki/Executable_and_Linkable_Format>\n\n<https://www.thegeekstuff.com/2012/07/elf-object-file-format>\n\n## Von Neumann Architecture**\n\nThevon Neumann architecture---also known as thevon Neumann modelorPrinceton architecture---is a[computer architecture](https://en.wikipedia.org/wiki/Computer_architecture)based on a 1945 description by[John von Neumann](https://en.wikipedia.org/wiki/John_von_Neumann)and others in the[First Draft of a Report on the EDVAC](https://en.wikipedia.org/wiki/First_Draft_of_a_Report_on_the_EDVAC). That document describes a design architecture for an electronic[digital computer](https://en.wikipedia.org/wiki/Digital_computer)with these components:\n-   A[processing unit](https://en.wikipedia.org/wiki/Central_processing_unit)that contains an[arithmetic logic unit](https://en.wikipedia.org/wiki/Arithmetic_logic_unit)and[processor registers](https://en.wikipedia.org/wiki/Processor_register)\n-   A[control unit](https://en.wikipedia.org/wiki/Control_unit)that contains an[instruction register](https://en.wikipedia.org/wiki/Instruction_register)and[program counter](https://en.wikipedia.org/wiki/Program_counter)\n-   [Memory](https://en.wikipedia.org/wiki/Computer_memory)that stores[data](https://en.wikipedia.org/wiki/Data_(computing))and[instructions](https://en.wikipedia.org/wiki/Instruction_set)\n-   External[mass storage](https://en.wikipedia.org/wiki/Mass_storage)\n-   [Input and output](https://en.wikipedia.org/wiki/Input_and_output)mechanisms\n![Input Device Central Processing Unit Control Unit Arithmetic/Logic Unit Memory Unit Output Device ](media/Basic-Computer-Organization-image12.jpeg)\nThe term \"von Neumann architecture\" has evolved to mean any[stored-program computer](https://en.wikipedia.org/wiki/Stored-program_computer)in which an[instruction fetch](https://en.wikipedia.org/wiki/Instruction_fetch)and a data operation cannot occur at the same time because they share a common[bus](https://en.wikipedia.org/wiki/Bus_(computing)). This is referred to as the[von Neumann bottleneck](https://en.wikipedia.org/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck), and often limits the performance of the system.\nThe design of a von Neumann architecture machine is simpler than a[Harvard architecture](https://en.wikipedia.org/wiki/Harvard_architecture)machine---which is also a stored-program system but has one dedicated set of address and data buses for reading and writing to memory, and another set of address and[data buses](https://en.wikipedia.org/wiki/Memory_bus)to fetch[instructions](https://en.wikipedia.org/wiki/Instruction_fetch).\nA stored-program digital computer keeps both[program instructions](https://en.wikipedia.org/wiki/Computer_program)and data in[read--write](https://en.wikipedia.org/wiki/Read%E2%80%93write_memory),[random-access memory](https://en.wikipedia.org/wiki/Random-access_memory)(RAM). Stored-program computers were an advancement over the program-controlled computers of the 1940s, such as the[Colossus](https://en.wikipedia.org/wiki/Colossus_computer)and the[ENIAC](https://en.wikipedia.org/wiki/ENIAC). Those were programmed by setting switches and inserting patch cables to route data and control signals between various functional units. The vast majority of modern computers use the same memory for both data and program instructions, but have[caches](https://en.wikipedia.org/wiki/CPU_cache)between the CPU and memory, and, for the caches closest to the CPU, have separate caches for instructions and data, so that most instruction and data fetches use separate buses ([split cache architecture](https://en.wikipedia.org/wiki/Modified_Harvard_architecture#Split-cache_(or_almost-von-Neumann)_architecture)).\nHistorically there have been 2 types of Computers:\n\n1.  **Fixed Program Computers --**Their function is very specific and they couldn't be programmed, e.g. Calculators.\n\n2.  **Stored Program Computers --**These can be programmed to carry out many different tasks, applications are stored on them, hence the name.\n**Main Memory Unit (Registers)**\n\n1.  **Accumulator:**Stores the results of calculations made by ALU\n\n2.  **Program Counter (PC):**Keeps track of the memory location of the next instructions to be dealt with. The PC then passes this next address to Memory Address Register (MAR)\n\n3.  **Memory Address Register (MAR):**It stores the memory locations of instructions that need to be fetched from memory or stored into memory\n\n4.  **Memory Data Register (MDR):**It stores instructions fetched from memory or any data that is to be transferred to, and stored in, memory\n\n5.  **Current Instruction Register (CIR):**It stores the most recently fetched instructions while it is waiting to be coded and executed\n\n6.  **Instruction Buffer Register (IBR):**The instruction that is not to be executed immediately is placed in the instruction buffer register IBR\n<https://en.wikipedia.org/wiki/Von_Neumann_architecture>\n\n<https://www.geeksforgeeks.org/computer-organization-von-neumann-architecture>\n","excerpt":"Basic Computer Organization Created: 2019-08-04 17:06:01 +0500 Modified: 2022-03-02 20:32:11 +0500 Instruction Execution Cycle Instruction …","outboundReferences":[],"inboundReferences":[]},"tagsOutbound":{"nodes":[]}},"pageContext":{"tags":[],"slug":"/Computer-Science/Operating-System/Basic-Computer-Organization/","sidebarItems":[{"title":"Categories","items":[{"title":"Computer-Science","url":"","items":[{"title":"Courses","url":"","items":[{"title":"365 Data Science Program","url":"/Computer-Science/Courses/365-Data-Science-Program/","items":[]},{"title":"365 DS - Advanced Stastistical Methods in Python","url":"/Computer-Science/Courses/365-DS---Advanced-Stastistical-Methods-in-Python/","items":[]},{"title":"365 DS - Mathematics","url":"/Computer-Science/Courses/365-DS---Mathematics/","items":[]},{"title":"Coursera - Algorithms Part - 1","url":"/Computer-Science/Courses/Coursera---Algorithms-Part---1/","items":[]},{"title":"Coursera - Algorithms Part - 2","url":"/Computer-Science/Courses/Coursera---Algorithms-Part---2/","items":[]},{"title":"Coursera - How Google does ML","url":"/Computer-Science/Courses/Coursera---How-Google-does-ML/","items":[]},{"title":"Data Integration Specialist - AWS","url":"/Computer-Science/Courses/Data-Integration-Specialist---AWS/","items":[]},{"title":"Intro to Microsoft Excel / Google Sheets","url":"/Computer-Science/Courses/Intro-to-Microsoft-Excel---Google-Sheets/","items":[]},{"title":"Mordern Algorithm Design","url":"/Computer-Science/Courses/Mordern-Algorithm-Design/","items":[]},{"title":"Nutanix Hybrid Cloud","url":"/Computer-Science/Courses/Nutanix-Hybrid-Cloud/","items":[]},{"title":"SE Radio","url":"/Computer-Science/Courses/SE-Radio/","items":[]},{"title":"Self-Driving Nanodegree","url":"/Computer-Science/Courses/Self-Driving-Nanodegree/","items":[]},{"title":"Udemy - Python for data structures algorithms","url":"/Computer-Science/Courses/Udemy---Python-for-data-structures-algorithms/","items":[]}]},{"title":"Decentralized-Applications","url":"","items":[{"title":"Bitcoin / Cryptocurrency / Web3","url":"/Computer-Science/Decentralized-Applications/Bitcoin---Cryptocurrency---Web3/","items":[]},{"title":"Blockchain","url":"/Computer-Science/Decentralized-Applications/Blockchain/","items":[]},{"title":"Ethereum","url":"/Computer-Science/Decentralized-Applications/Ethereum/","items":[]},{"title":"Intro","url":"/Computer-Science/Decentralized-Applications/Intro/","items":[]},{"title":"Others","url":"/Computer-Science/Decentralized-Applications/Others/","items":[]}]},{"title":"Distributed-System","url":"","items":[{"title":"CAP Theorem","url":"/Computer-Science/Distributed-System/CAP-Theorem/","items":[]},{"title":"Clocks","url":"/Computer-Science/Distributed-System/Clocks/","items":[]},{"title":"Consensus Protocols","url":"/Computer-Science/Distributed-System/Consensus-Protocols/","items":[]},{"title":"Consistency","url":"/Computer-Science/Distributed-System/Consistency/","items":[]},{"title":"Designing Distributed Systems","url":"/Computer-Science/Distributed-System/Designing-Distributed-Systems/","items":[]},{"title":"Distributed Logging","url":"/Computer-Science/Distributed-System/Distributed-Logging/","items":[]},{"title":"Fallacies and Problems","url":"/Computer-Science/Distributed-System/Fallacies-and-Problems/","items":[]},{"title":"Intro","url":"/Computer-Science/Distributed-System/Intro/","items":[]},{"title":"Others","url":"/Computer-Science/Distributed-System/Others/","items":[]},{"title":"Vocabulary","url":"/Computer-Science/Distributed-System/Vocabulary/","items":[]}]},{"title":"General","url":"","items":[{"title":"Coding Guidelines / Code Reviews / Clean Code","url":"/Computer-Science/General/Coding-Guidelines---Code-Reviews---Clean-Code/","items":[]},{"title":"Common","url":"/Computer-Science/General/Common/","items":[]},{"title":"Newsletter / Learning Resources","url":"/Computer-Science/General/Newsletter---Learning-Resources/","items":[]},{"title":"Others","url":"/Computer-Science/General/Others/","items":[]},{"title":"Outline","url":"/Computer-Science/General/Outline/","items":[]},{"title":"Standards","url":"/Computer-Science/General/Standards/","items":[]}]},{"title":"Interview-Question","url":"","items":[{"title":"Blogs / Conferences / Blogging / Presentation / Tech Thursdays","url":"/Computer-Science/Interview-Question/Blogs---Conferences---Blogging---Presentation---Tech-Thursdays/","items":[]},{"title":"Coding Interview Questions","url":"/Computer-Science/Interview-Question/Coding-Interview-Questions/","items":[]},{"title":"Others","url":"/Computer-Science/Interview-Question/Others/","items":[]},{"title":"System Design - Autocomplete or TypeAhead","url":"/Computer-Science/Interview-Question/System-Design---Autocomplete-or-TypeAhead/","items":[]},{"title":"System Design - Google Search","url":"/Computer-Science/Interview-Question/System-Design---Google-Search/","items":[]},{"title":"System Design - Messenger / WhatsApp","url":"/Computer-Science/Interview-Question/System-Design---Messenger---WhatsApp/","items":[]},{"title":"System Design - MMOG - Game","url":"/Computer-Science/Interview-Question/System-Design---MMOG---Game/","items":[]},{"title":"System Design - Others","url":"/Computer-Science/Interview-Question/System-Design---Others/","items":[]},{"title":"System Design - Parking Lot","url":"/Computer-Science/Interview-Question/System-Design---Parking-Lot/","items":[]},{"title":"System Design - TinyURL","url":"/Computer-Science/Interview-Question/System-Design---TinyURL/","items":[]},{"title":"System Design - Twitter","url":"/Computer-Science/Interview-Question/System-Design---Twitter/","items":[]},{"title":"System Design - Uber Lyft ride sharing services","url":"/Computer-Science/Interview-Question/System-Design---Uber-Lyft-ride-sharing-services/","items":[]},{"title":"TopTal","url":"/Computer-Science/Interview-Question/TopTal/","items":[]}]},{"title":"IoT","url":"","items":[{"title":"Device Management","url":"/Computer-Science/IoT/Device-Management/","items":[]},{"title":"Edge Computing","url":"/Computer-Science/IoT/Edge-Computing/","items":[]},{"title":"EdgeXFoundary","url":"/Computer-Science/IoT/EdgeXFoundary/","items":[]},{"title":"Industrial IoT (IIoT)","url":"/Computer-Science/IoT/Industrial-IoT-(IIoT)/","items":[]},{"title":"IoT Intro","url":"/Computer-Science/IoT/IoT-Intro/","items":[]},{"title":"Others","url":"/Computer-Science/IoT/Others/","items":[]}]},{"title":"Networking","url":"","items":[{"title":"MQTT","url":"","items":[{"title":"Client, Broker & Connection Establishment","url":"/Computer-Science/Networking/MQTT/Client,-Broker-&-Connection-Establishment/","items":[]},{"title":"Intro","url":"/Computer-Science/Networking/MQTT/Intro/","items":[]},{"title":"Keep Alive & Client Take-Over","url":"/Computer-Science/Networking/MQTT/Keep-Alive-&-Client-Take-Over/","items":[]},{"title":"Last Will and Testament","url":"/Computer-Science/Networking/MQTT/Last-Will-and-Testament/","items":[]},{"title":"Libraries","url":"/Computer-Science/Networking/MQTT/Libraries/","items":[]},{"title":"Messages","url":"/Computer-Science/Networking/MQTT/Messages/","items":[]},{"title":"MQTT - SN","url":"/Computer-Science/Networking/MQTT/MQTT---SN/","items":[]},{"title":"MQTT 5.0","url":"/Computer-Science/Networking/MQTT/MQTT-5.0/","items":[]},{"title":"MQTT over WebSockets","url":"/Computer-Science/Networking/MQTT/MQTT-over-WebSockets/","items":[]},{"title":"Others","url":"/Computer-Science/Networking/MQTT/Others/","items":[]},{"title":"Paho Client","url":"/Computer-Science/Networking/MQTT/Paho-Client/","items":[]},{"title":"Persistent Session & Queuing Messages","url":"/Computer-Science/Networking/MQTT/Persistent-Session-&-Queuing-Messages/","items":[]},{"title":"Publish Subscribe Pattern","url":"/Computer-Science/Networking/MQTT/Publish-Subscribe-Pattern/","items":[]},{"title":"Publish, Subscribe & Unsubscribe","url":"/Computer-Science/Networking/MQTT/Publish,-Subscribe-&-Unsubscribe/","items":[]},{"title":"QoS Levels","url":"/Computer-Science/Networking/MQTT/QoS-Levels/","items":[]},{"title":"Retained Messages","url":"/Computer-Science/Networking/MQTT/Retained-Messages/","items":[]},{"title":"Scaling","url":"/Computer-Science/Networking/MQTT/Scaling/","items":[]},{"title":"Security","url":"/Computer-Science/Networking/MQTT/Security/","items":[]},{"title":"Topics & Best Practices","url":"/Computer-Science/Networking/MQTT/Topics-&-Best-Practices/","items":[]}]},{"title":"Networking-Concepts","url":"","items":[{"title":"Addressing Methods / cast protocols","url":"/Computer-Science/Networking/Networking-Concepts/Addressing-Methods---cast-protocols/","items":[]},{"title":"Book - Computer Networks","url":"/Computer-Science/Networking/Networking-Concepts/Book---Computer-Networks/","items":[]},{"title":"CIDR","url":"/Computer-Science/Networking/Networking-Concepts/CIDR/","items":[]},{"title":"Data Center Networking","url":"/Computer-Science/Networking/Networking-Concepts/Data-Center-Networking/","items":[]},{"title":"Forward Error Correction","url":"/Computer-Science/Networking/Networking-Concepts/Forward-Error-Correction/","items":[]},{"title":"Intro","url":"/Computer-Science/Networking/Networking-Concepts/Intro/","items":[]},{"title":"IP","url":"/Computer-Science/Networking/Networking-Concepts/IP/","items":[]},{"title":"Network Sockets/Ports","url":"/Computer-Science/Networking/Networking-Concepts/Network-Sockets-Ports/","items":[]},{"title":"Networking Fabric","url":"/Computer-Science/Networking/Networking-Concepts/Networking-Fabric/","items":[]},{"title":"OSI Layers","url":"/Computer-Science/Networking/Networking-Concepts/OSI-Layers/","items":[]},{"title":"Others","url":"/Computer-Science/Networking/Networking-Concepts/Others/","items":[]},{"title":"Questions","url":"/Computer-Science/Networking/Networking-Concepts/Questions/","items":[]},{"title":"Routing","url":"/Computer-Science/Networking/Networking-Concepts/Routing/","items":[]},{"title":"Sockets","url":"/Computer-Science/Networking/Networking-Concepts/Sockets/","items":[]},{"title":"TCP/IP","url":"/Computer-Science/Networking/Networking-Concepts/TCP-IP/","items":[]}]},{"title":"Others","url":"","items":[{"title":"5G Wireless Networking","url":"/Computer-Science/Networking/Others/5G-Wireless-Networking/","items":[]},{"title":"Apache Avro","url":"/Computer-Science/Networking/Others/Apache-Avro/","items":[]},{"title":"Apache Parquet","url":"/Computer-Science/Networking/Others/Apache-Parquet/","items":[]},{"title":"Comparisions","url":"/Computer-Science/Networking/Others/Comparisions/","items":[]},{"title":"Data formats","url":"/Computer-Science/Networking/Others/Data-formats/","items":[]},{"title":"Falcor","url":"/Computer-Science/Networking/Others/Falcor/","items":[]},{"title":"File Formats","url":"/Computer-Science/Networking/Others/File-Formats/","items":[]},{"title":"gRPC","url":"/Computer-Science/Networking/Others/gRPC/","items":[{"title":"Commands","url":"/Computer-Science/Networking/Others/gRPC/Commands/","items":[]},{"title":"Comparision","url":"/Computer-Science/Networking/Others/gRPC/Comparision/","items":[]},{"title":"Concepts","url":"/Computer-Science/Networking/Others/gRPC/Concepts/","items":[]},{"title":"Guides","url":"/Computer-Science/Networking/Others/gRPC/Guides/","items":[]},{"title":"Others","url":"/Computer-Science/Networking/Others/gRPC/Others/","items":[]}]},{"title":"Others","url":"/Computer-Science/Networking/Others/Others/","items":[]},{"title":"Protocol Buffers Protobuf","url":"/Computer-Science/Networking/Others/Protocol-Buffers-Protobuf/","items":[]},{"title":"RPC","url":"/Computer-Science/Networking/Others/RPC/","items":[]},{"title":"Serialization/Deserialization","url":"/Computer-Science/Networking/Others/Serialization-Deserialization/","items":[]},{"title":"VPN","url":"/Computer-Science/Networking/Others/VPN/","items":[]}]},{"title":"Protocols","url":"","items":[{"title":"AMQP","url":"/Computer-Science/Networking/Protocols/AMQP/","items":[]},{"title":"DNS Domain Name System","url":"/Computer-Science/Networking/Protocols/DNS-Domain-Name-System/","items":[]},{"title":"GraphQL","url":"/Computer-Science/Networking/Protocols/GraphQL/","items":[]},{"title":"HTTP / HTTPS","url":"/Computer-Science/Networking/Protocols/HTTP---HTTPS/","items":[]},{"title":"Http Status Code","url":"/Computer-Science/Networking/Protocols/Http-Status-Code/","items":[]},{"title":"HTTP/3 QUIC","url":"/Computer-Science/Networking/Protocols/HTTP-3-QUIC/","items":[]},{"title":"Messaging","url":"/Computer-Science/Networking/Protocols/Messaging/","items":[]},{"title":"OpenAPI","url":"/Computer-Science/Networking/Protocols/OpenAPI/","items":[]},{"title":"OpenThread","url":"/Computer-Science/Networking/Protocols/OpenThread/","items":[]},{"title":"Others","url":"/Computer-Science/Networking/Protocols/Others/","items":[]},{"title":"Protocols","url":"/Computer-Science/Networking/Protocols/Protocols/","items":[]},{"title":"Protocols Intro","url":"/Computer-Science/Networking/Protocols/Protocols-Intro/","items":[]},{"title":"REST Representational State Transfer / RESTFul","url":"/Computer-Science/Networking/Protocols/REST-Representational-State-Transfer---RESTFul/","items":[]},{"title":"Rsocket","url":"/Computer-Science/Networking/Protocols/Rsocket/","items":[]},{"title":"TCP (Connection Oriented Protocol)","url":"/Computer-Science/Networking/Protocols/TCP-(Connection-Oriented-Protocol)/","items":[{"title":"Flow Control","url":"/Computer-Science/Networking/Protocols/TCP-(Connection-Oriented-Protocol)/Flow-Control/","items":[]}]},{"title":"UDP","url":"/Computer-Science/Networking/Protocols/UDP/","items":[]},{"title":"Video / Live Streaming","url":"/Computer-Science/Networking/Protocols/Video---Live-Streaming/","items":[]},{"title":"Weave","url":"/Computer-Science/Networking/Protocols/Weave/","items":[]},{"title":"WebSockets","url":"/Computer-Science/Networking/Protocols/WebSockets/","items":[]},{"title":"ZeroMQ: Distributed Messaging","url":"/Computer-Science/Networking/Protocols/ZeroMQ--Distributed-Messaging/","items":[]}]}]},{"title":"Operating-System","url":"","items":[{"title":"Basic Computer Organization","url":"/Computer-Science/Operating-System/Basic-Computer-Organization/","items":[]},{"title":"Caches / Caching","url":"/Computer-Science/Operating-System/Caches---Caching/","items":[]},{"title":"Compilers","url":"/Computer-Science/Operating-System/Compilers/","items":[]},{"title":"Concepts","url":"/Computer-Science/Operating-System/Concepts/","items":[]},{"title":"Concurrency / Threading","url":"/Computer-Science/Operating-System/Concurrency---Threading/","items":[]},{"title":"Concurrency Models - Async","url":"/Computer-Science/Operating-System/Concurrency-Models---Async/","items":[]},{"title":"Concurrency Problems","url":"/Computer-Science/Operating-System/Concurrency-Problems/","items":[]},{"title":"Coroutines","url":"/Computer-Science/Operating-System/Coroutines/","items":[]},{"title":"CPU | GPU | TPU","url":"/Computer-Science/Operating-System/CPU---GPU---TPU/","items":[]},{"title":"Disk IO","url":"/Computer-Science/Operating-System/Disk-IO/","items":[]},{"title":"DRAM","url":"/Computer-Science/Operating-System/DRAM/","items":[]},{"title":"Intro","url":"/Computer-Science/Operating-System/Intro/","items":[]},{"title":"Journaling File System","url":"/Computer-Science/Operating-System/Journaling-File-System/","items":[]},{"title":"Memory","url":"/Computer-Science/Operating-System/Memory/","items":[]},{"title":"Memory Allocation","url":"/Computer-Science/Operating-System/Memory-Allocation/","items":[]},{"title":"Memory Layout","url":"/Computer-Science/Operating-System/Memory-Layout/","items":[]},{"title":"Memory Mapping mmap","url":"/Computer-Science/Operating-System/Memory-Mapping-mmap/","items":[]},{"title":"Microprocessor","url":"/Computer-Science/Operating-System/Microprocessor/","items":[]},{"title":"Others","url":"/Computer-Science/Operating-System/Others/","items":[]},{"title":"Parallel Processing","url":"/Computer-Science/Operating-System/Parallel-Processing/","items":[]},{"title":"RAID","url":"/Computer-Science/Operating-System/RAID/","items":[]},{"title":"Scheduling","url":"/Computer-Science/Operating-System/Scheduling/","items":[]},{"title":"Swap / Paging / Caching","url":"/Computer-Science/Operating-System/Swap---Paging---Caching/","items":[]},{"title":"Unix / Linux","url":"/Computer-Science/Operating-System/Unix---Linux/","items":[]},{"title":"Unix / Linux File System","url":"/Computer-Science/Operating-System/Unix---Linux-File-System/","items":[]},{"title":"Write Ahead Log, WAL","url":"/Computer-Science/Operating-System/Write-Ahead-Log,-WAL/","items":[]}]},{"title":"Others","url":"","items":[{"title":"BioInformatics/BioTechnology","url":"/Computer-Science/Others/BioInformatics-BioTechnology/","items":[]},{"title":"Computer Graphics","url":"/Computer-Science/Others/Computer-Graphics/","items":[]},{"title":"Digital Circuits","url":"/Computer-Science/Others/Digital-Circuits/","items":[]},{"title":"Game Development","url":"/Computer-Science/Others/Game-Development/","items":[]},{"title":"Others","url":"/Computer-Science/Others/Others/","items":[]},{"title":"Tech Books","url":"/Computer-Science/Others/Tech-Books/","items":[]}]},{"title":"Programming-Concepts","url":"","items":[{"title":"Cohesion and Coupling","url":"/Computer-Science/Programming-Concepts/Cohesion-and-Coupling/","items":[]},{"title":"Dependency Injection","url":"/Computer-Science/Programming-Concepts/Dependency-Injection/","items":[]},{"title":"Inversion of Control","url":"/Computer-Science/Programming-Concepts/Inversion-of-Control/","items":[]},{"title":"Marshalling","url":"/Computer-Science/Programming-Concepts/Marshalling/","items":[]},{"title":"Metaprogramming","url":"/Computer-Science/Programming-Concepts/Metaprogramming/","items":[]},{"title":"Others","url":"/Computer-Science/Programming-Concepts/Others/","items":[]},{"title":"Programming Styles","url":"/Computer-Science/Programming-Concepts/Programming-Styles/","items":[]},{"title":"Software/Coding / Development/Engineering","url":"/Computer-Science/Programming-Concepts/Software-Coding---Development-Engineering/","items":[{"title":"Code Smell","url":"/Computer-Science/Programming-Concepts/Software-Coding---Development-Engineering/Code-Smell/","items":[]},{"title":"Static Code Analysis","url":"/Computer-Science/Programming-Concepts/Software-Coding---Development-Engineering/Static-Code-Analysis/","items":[]}]},{"title":"Type Introspection and Reflection","url":"/Computer-Science/Programming-Concepts/Type-Introspection-and-Reflection/","items":[]},{"title":"Type Systems","url":"/Computer-Science/Programming-Concepts/Type-Systems/","items":[]}]},{"title":"Programming-Paradigms","url":"","items":[{"title":"Architectural - MVVM","url":"/Computer-Science/Programming-Paradigms/Architectural---MVVM/","items":[]},{"title":"Behavioral - Chain of Responsibility","url":"/Computer-Science/Programming-Paradigms/Behavioral---Chain-of-Responsibility/","items":[]},{"title":"Behavioral - Iterator","url":"/Computer-Science/Programming-Paradigms/Behavioral---Iterator/","items":[]},{"title":"Behavioral - Mediator","url":"/Computer-Science/Programming-Paradigms/Behavioral---Mediator/","items":[]},{"title":"Behavioral - Memento","url":"/Computer-Science/Programming-Paradigms/Behavioral---Memento/","items":[]},{"title":"Behavioral - Observer","url":"/Computer-Science/Programming-Paradigms/Behavioral---Observer/","items":[]},{"title":"Behavioral - Publisher Subscriber","url":"/Computer-Science/Programming-Paradigms/Behavioral---Publisher-Subscriber/","items":[]},{"title":"Behavioral - State","url":"/Computer-Science/Programming-Paradigms/Behavioral---State/","items":[]},{"title":"Behavioral - Strategy","url":"/Computer-Science/Programming-Paradigms/Behavioral---Strategy/","items":[]},{"title":"Concurrency - Reactor","url":"/Computer-Science/Programming-Paradigms/Concurrency---Reactor/","items":[]},{"title":"Creational - Abstract Factory","url":"/Computer-Science/Programming-Paradigms/Creational---Abstract-Factory/","items":[]},{"title":"Creational - Object Pool","url":"/Computer-Science/Programming-Paradigms/Creational---Object-Pool/","items":[]},{"title":"Design Patterns","url":"/Computer-Science/Programming-Paradigms/Design-Patterns/","items":[]},{"title":"Functional Programming","url":"/Computer-Science/Programming-Paradigms/Functional-Programming/","items":[]},{"title":"OOPS / SOLID","url":"/Computer-Science/Programming-Paradigms/OOPS---SOLID/","items":[]},{"title":"Others","url":"/Computer-Science/Programming-Paradigms/Others/","items":[]},{"title":"References","url":"/Computer-Science/Programming-Paradigms/References/","items":[]},{"title":"Structural -  Facade","url":"/Computer-Science/Programming-Paradigms/Structural----Facade/","items":[]},{"title":"Structural - Adapter","url":"/Computer-Science/Programming-Paradigms/Structural---Adapter/","items":[]},{"title":"Structural - Bridge","url":"/Computer-Science/Programming-Paradigms/Structural---Bridge/","items":[]},{"title":"Structural - Decorator","url":"/Computer-Science/Programming-Paradigms/Structural---Decorator/","items":[]},{"title":"Structural - Proxy","url":"/Computer-Science/Programming-Paradigms/Structural---Proxy/","items":[]},{"title":"Types of programming paradigm","url":"/Computer-Science/Programming-Paradigms/Types-of-programming-paradigm/","items":[]}]},{"title":"Security","url":"","items":[{"title":"Attacks","url":"/Computer-Science/Security/Attacks/","items":[]},{"title":"Authentication","url":"/Computer-Science/Security/Authentication/","items":[{"title":"Certificates","url":"/Computer-Science/Security/Authentication/Certificates/","items":[]},{"title":"HTTP Authentication","url":"/Computer-Science/Security/Authentication/HTTP-Authentication/","items":[]},{"title":"JWT","url":"/Computer-Science/Security/Authentication/JWT/","items":[]},{"title":"OAuth","url":"/Computer-Science/Security/Authentication/OAuth/","items":[]},{"title":"OpenID","url":"/Computer-Science/Security/Authentication/OpenID/","items":[]}]},{"title":"Concepts","url":"/Computer-Science/Security/Concepts/","items":[]},{"title":"Cryptography Intro","url":"/Computer-Science/Security/Cryptography-Intro/","items":[{"title":"Cryptographic Algorithms","url":"/Computer-Science/Security/Cryptography-Intro/Cryptographic-Algorithms/","items":[]},{"title":"Cryptographic Hash Functions","url":"/Computer-Science/Security/Cryptography-Intro/Cryptographic-Hash-Functions/","items":[]},{"title":"Cryptography Terms","url":"/Computer-Science/Security/Cryptography-Intro/Cryptography-Terms/","items":[]},{"title":"Diffie-Hellman Key Exchange","url":"/Computer-Science/Security/Cryptography-Intro/Diffie-Hellman-Key-Exchange/","items":[]},{"title":"Public-key cryptography","url":"/Computer-Science/Security/Cryptography-Intro/Public-key-cryptography/","items":[]}]},{"title":"Ethical Hacking","url":"/Computer-Science/Security/Ethical-Hacking/","items":[]},{"title":"Firewall WAF","url":"/Computer-Science/Security/Firewall-WAF/","items":[]},{"title":"Others","url":"/Computer-Science/Security/Others/","items":[]},{"title":"Systems Protection","url":"/Computer-Science/Security/Systems-Protection/","items":[]},{"title":"Tools","url":"/Computer-Science/Security/Tools/","items":[]},{"title":"Vault","url":"/Computer-Science/Security/Vault/","items":[]},{"title":"Vulnerabilities","url":"/Computer-Science/Security/Vulnerabilities/","items":[]}]},{"title":"System-Design","url":"","items":[{"title":"Addressing Failures","url":"/Computer-Science/System-Design/Addressing-Failures/","items":[]},{"title":"API Gateway","url":"/Computer-Science/System-Design/API-Gateway/","items":[]},{"title":"Architecture Guide","url":"/Computer-Science/System-Design/Architecture-Guide/","items":[{"title":"N-Tier Application Architecture","url":"/Computer-Science/System-Design/Architecture-Guide/N-Tier-Application-Architecture/","items":[]}]},{"title":"Cloud Native","url":"/Computer-Science/System-Design/Cloud-Native/","items":[]},{"title":"Enterprise Integration Patterns","url":"/Computer-Science/System-Design/Enterprise-Integration-Patterns/","items":[]},{"title":"Event driven architecture","url":"/Computer-Science/System-Design/Event-driven-architecture/","items":[]},{"title":"Intro","url":"/Computer-Science/System-Design/Intro/","items":[]},{"title":"Lambda Architecture","url":"/Computer-Science/System-Design/Lambda-Architecture/","items":[]},{"title":"Microservice Architecture","url":"/Computer-Science/System-Design/Microservice-Architecture/","items":[{"title":"Design Patterns","url":"/Computer-Science/System-Design/Microservice-Architecture/Design-Patterns/","items":[]},{"title":"Domain Driven Design","url":"/Computer-Science/System-Design/Microservice-Architecture/Domain-Driven-Design/","items":[]},{"title":"Example","url":"/Computer-Science/System-Design/Microservice-Architecture/Example/","items":[]}]},{"title":"Others","url":"/Computer-Science/System-Design/Others/","items":[]},{"title":"Rate Limiting","url":"/Computer-Science/System-Design/Rate-Limiting/","items":[]},{"title":"Reactive Microservices / Manifesto","url":"/Computer-Science/System-Design/Reactive-Microservices---Manifesto/","items":[]},{"title":"Serverless Architecture","url":"/Computer-Science/System-Design/Serverless-Architecture/","items":[]},{"title":"Trade offs","url":"/Computer-Science/System-Design/Trade-offs/","items":[]},{"title":"Twelve-Factor App","url":"/Computer-Science/System-Design/Twelve-Factor-App/","items":[]}]},{"title":"Testing","url":"","items":[{"title":"Intro","url":"/Computer-Science/Testing/Intro/","items":[]},{"title":"iperf3 Testing","url":"/Computer-Science/Testing/iperf3-Testing/","items":[]},{"title":"Load / Performance Testing/QA Tools","url":"/Computer-Science/Testing/Load---Performance-Testing-QA-Tools/","items":[]},{"title":"Mocking","url":"/Computer-Science/Testing/Mocking/","items":[]},{"title":"Postman","url":"/Computer-Science/Testing/Postman/","items":[]},{"title":"Terms","url":"/Computer-Science/Testing/Terms/","items":[]},{"title":"Test Pyramid","url":"/Computer-Science/Testing/Test-Pyramid/","items":[]},{"title":"Tools","url":"/Computer-Science/Testing/Tools/","items":[]}]}]},{"title":"Data-Structures","url":"","items":[{"title":"General","url":"","items":[{"title":"Data","url":"/Data-Structures/General/Data/","items":[]},{"title":"Disjoint-Set Data Structure","url":"/Data-Structures/General/Disjoint-Set-Data-Structure/","items":[]},{"title":"DS Intro","url":"/Data-Structures/General/DS-Intro/","items":[]},{"title":"Elementary Symbol Tables","url":"/Data-Structures/General/Elementary-Symbol-Tables/","items":[]},{"title":"Endianness","url":"/Data-Structures/General/Endianness/","items":[]},{"title":"Mutable/Immutable Data Structures","url":"/Data-Structures/General/Mutable-Immutable-Data-Structures/","items":[]}]},{"title":"Graph","url":"","items":[{"title":"Adjacency List","url":"/Data-Structures/Graph/Adjacency-List/","items":[]},{"title":"Adjacency Matrix","url":"/Data-Structures/Graph/Adjacency-Matrix/","items":[]},{"title":"Digraphs (Directed Graphs)","url":"/Data-Structures/Graph/Digraphs-(Directed-Graphs)/","items":[]},{"title":"Implementation","url":"/Data-Structures/Graph/Implementation/","items":[]},{"title":"Intro","url":"/Data-Structures/Graph/Intro/","items":[]},{"title":"Questions","url":"/Data-Structures/Graph/Questions/","items":[]},{"title":"Undirected Graph","url":"/Data-Structures/Graph/Undirected-Graph/","items":[]}]},{"title":"HashTable","url":"","items":[{"title":"Bloom Filters","url":"/Data-Structures/HashTable/Bloom-Filters/","items":[]},{"title":"Chord","url":"/Data-Structures/HashTable/Chord/","items":[]},{"title":"Count-min Sketch","url":"/Data-Structures/HashTable/Count-min-Sketch/","items":[]},{"title":"DHT - Distributed Hash Tables","url":"/Data-Structures/HashTable/DHT---Distributed-Hash-Tables/","items":[]},{"title":"Dictionaries","url":"/Data-Structures/HashTable/Dictionaries/","items":[]},{"title":"Hash Functions","url":"/Data-Structures/HashTable/Hash-Functions/","items":[]},{"title":"Hash Tables","url":"/Data-Structures/HashTable/Hash-Tables/","items":[]},{"title":"Hashing","url":"/Data-Structures/HashTable/Hashing/","items":[]},{"title":"Hashing Techniques","url":"/Data-Structures/HashTable/Hashing-Techniques/","items":[]},{"title":"HyperLogLog","url":"/Data-Structures/HashTable/HyperLogLog/","items":[]},{"title":"Kademlia","url":"/Data-Structures/HashTable/Kademlia/","items":[]},{"title":"List of Hash Functions","url":"/Data-Structures/HashTable/List-of-Hash-Functions/","items":[]},{"title":"Merkle Trees","url":"/Data-Structures/HashTable/Merkle-Trees/","items":[]},{"title":"Probabilistic Data Structure","url":"/Data-Structures/HashTable/Probabilistic-Data-Structure/","items":[]},{"title":"Questions","url":"/Data-Structures/HashTable/Questions/","items":[]}]},{"title":"Hierarchical-Data-Structure","url":"","items":[{"title":"2-3 Search Trees","url":"/Data-Structures/Hierarchical-Data-Structure/2-3-Search-Trees/","items":[]},{"title":"AVL Tree","url":"/Data-Structures/Hierarchical-Data-Structure/AVL-Tree/","items":[]},{"title":"B-Tree","url":"/Data-Structures/Hierarchical-Data-Structure/B-Tree/","items":[]},{"title":"Beap (Bi-Parental Heap)","url":"/Data-Structures/Hierarchical-Data-Structure/Beap-(Bi-Parental-Heap)/","items":[]},{"title":"Binary Heap","url":"/Data-Structures/Hierarchical-Data-Structure/Binary-Heap/","items":[]},{"title":"Binary Search Tree","url":"/Data-Structures/Hierarchical-Data-Structure/Binary-Search-Tree/","items":[]},{"title":"Binary Tree","url":"/Data-Structures/Hierarchical-Data-Structure/Binary-Tree/","items":[]},{"title":"Binomial Heap","url":"/Data-Structures/Hierarchical-Data-Structure/Binomial-Heap/","items":[]},{"title":"Fibonacci Heap","url":"/Data-Structures/Hierarchical-Data-Structure/Fibonacci-Heap/","items":[]},{"title":"Interval Search Tree","url":"/Data-Structures/Hierarchical-Data-Structure/Interval-Search-Tree/","items":[]},{"title":"k-ary heap / d-ary heap / d-way heap","url":"/Data-Structures/Hierarchical-Data-Structure/k-ary-heap---d-ary-heap---d-way-heap/","items":[]},{"title":"Kd-trees","url":"/Data-Structures/Hierarchical-Data-Structure/Kd-trees/","items":[]},{"title":"Left Leaning Red-Black BSTs (LLRB tree)","url":"/Data-Structures/Hierarchical-Data-Structure/Left-Leaning-Red-Black-BSTs-(LLRB-tree)/","items":[]},{"title":"Problems","url":"/Data-Structures/Hierarchical-Data-Structure/Problems/","items":[]},{"title":"Segment Tree","url":"/Data-Structures/Hierarchical-Data-Structure/Segment-Tree/","items":[]},{"title":"Space-partitioning trees","url":"/Data-Structures/Hierarchical-Data-Structure/Space-partitioning-trees/","items":[]},{"title":"Tree DS","url":"/Data-Structures/Hierarchical-Data-Structure/Tree-DS/","items":[]}]},{"title":"Linear-Data-Structure","url":"","items":[{"title":"Array","url":"/Data-Structures/Linear-Data-Structure/Array/","items":[]},{"title":"Bag Data Structure","url":"/Data-Structures/Linear-Data-Structure/Bag-Data-Structure/","items":[]},{"title":"Circular Buffer","url":"/Data-Structures/Linear-Data-Structure/Circular-Buffer/","items":[]},{"title":"Dequeue","url":"/Data-Structures/Linear-Data-Structure/Dequeue/","items":[]},{"title":"Indexed Priority Queue","url":"/Data-Structures/Linear-Data-Structure/Indexed-Priority-Queue/","items":[]},{"title":"Linked List","url":"/Data-Structures/Linear-Data-Structure/Linked-List/","items":[]},{"title":"Priority Queue","url":"/Data-Structures/Linear-Data-Structure/Priority-Queue/","items":[]},{"title":"Problems","url":"/Data-Structures/Linear-Data-Structure/Problems/","items":[]},{"title":"Queue FIFO","url":"/Data-Structures/Linear-Data-Structure/Queue-FIFO/","items":[]},{"title":"Randomized Queue","url":"/Data-Structures/Linear-Data-Structure/Randomized-Queue/","items":[]},{"title":"Sets","url":"/Data-Structures/Linear-Data-Structure/Sets/","items":[]},{"title":"Skip Lists","url":"/Data-Structures/Linear-Data-Structure/Skip-Lists/","items":[]},{"title":"Stack LIFO","url":"/Data-Structures/Linear-Data-Structure/Stack-LIFO/","items":[]}]},{"title":"Others","url":"","items":[{"title":"Bitmap","url":"/Data-Structures/Others/Bitmap/","items":[]},{"title":"LSM (Log Structured Merge Trees)","url":"/Data-Structures/Others/LSM-(Log-Structured-Merge-Trees)/","items":[]},{"title":"SSTables, Sorted String Tables","url":"/Data-Structures/Others/SSTables,-Sorted-String-Tables/","items":[]}]},{"title":"Trie","url":"","items":[{"title":"Compressed Trie","url":"/Data-Structures/Trie/Compressed-Trie/","items":[]},{"title":"Others","url":"/Data-Structures/Trie/Others/","items":[]},{"title":"Patricia Trie","url":"/Data-Structures/Trie/Patricia-Trie/","items":[]},{"title":"Questions","url":"/Data-Structures/Trie/Questions/","items":[]},{"title":"R-way Tries","url":"/Data-Structures/Trie/R-way-Tries/","items":[]},{"title":"Standard Trie","url":"/Data-Structures/Trie/Standard-Trie/","items":[]},{"title":"Suffix Array","url":"/Data-Structures/Trie/Suffix-Array/","items":[]},{"title":"Suffix Tree","url":"/Data-Structures/Trie/Suffix-Tree/","items":[]},{"title":"Ternary Search Tries (TST)","url":"/Data-Structures/Trie/Ternary-Search-Tries-(TST)/","items":[]}]}]},{"title":"Databases","url":"","items":[{"title":"Concepts","url":"","items":[{"title":"ACID and BASE","url":"/Databases/Concepts/ACID-and-BASE/","items":[]},{"title":"Concepts","url":"/Databases/Concepts/Concepts/","items":[]},{"title":"Concurrency Control","url":"/Databases/Concepts/Concurrency-Control/","items":[]},{"title":"Disk oriented vs in-memory DBs","url":"/Databases/Concepts/Disk-oriented-vs-in-memory-DBs/","items":[]},{"title":"History","url":"/Databases/Concepts/History/","items":[]},{"title":"Indexing","url":"/Databases/Concepts/Indexing/","items":[{"title":"Database Index","url":"/Databases/Concepts/Indexing/Database-Index/","items":[]},{"title":"Inverted Index","url":"/Databases/Concepts/Indexing/Inverted-Index/","items":[]},{"title":"MySQL Indexing","url":"/Databases/Concepts/Indexing/MySQL-Indexing/","items":[]}]},{"title":"Intro","url":"/Databases/Concepts/Intro/","items":[]},{"title":"Isolation Levels","url":"/Databases/Concepts/Isolation-Levels/","items":[]},{"title":"MVCC, MultiVersion Concurrency Control","url":"/Databases/Concepts/MVCC,-MultiVersion-Concurrency-Control/","items":[]},{"title":"Others","url":"/Databases/Concepts/Others/","items":[]},{"title":"RUM Conjecture","url":"/Databases/Concepts/RUM-Conjecture/","items":[]},{"title":"Types of Databases","url":"/Databases/Concepts/Types-of-Databases/","items":[]}]},{"title":"Modeling","url":"","items":[{"title":"Data Modeling","url":"/Databases/Modeling/Data-Modeling/","items":[]},{"title":"Database Workloads","url":"/Databases/Modeling/Database-Workloads/","items":[]},{"title":"ER - Tools","url":"/Databases/Modeling/ER---Tools/","items":[]},{"title":"ER Diagrams (Entity Relationships)","url":"/Databases/Modeling/ER-Diagrams-(Entity-Relationships)/","items":[]}]},{"title":"NoSQL-Databases","url":"","items":[{"title":"AWS DynamoDB","url":"/Databases/NoSQL-Databases/AWS-DynamoDB/","items":[{"title":"Cheetsheet","url":"/Databases/NoSQL-Databases/AWS-DynamoDB/Cheetsheet/","items":[]},{"title":"Core components","url":"/Databases/NoSQL-Databases/AWS-DynamoDB/Core-components/","items":[]},{"title":"Documentation","url":"/Databases/NoSQL-Databases/AWS-DynamoDB/Documentation/","items":[]},{"title":"Others","url":"/Databases/NoSQL-Databases/AWS-DynamoDB/Others/","items":[]},{"title":"Working","url":"/Databases/NoSQL-Databases/AWS-DynamoDB/Working/","items":[]}]},{"title":"Cassandra","url":"/Databases/NoSQL-Databases/Cassandra/","items":[{"title":"Commands","url":"/Databases/NoSQL-Databases/Cassandra/Commands/","items":[]},{"title":"Consistency","url":"/Databases/NoSQL-Databases/Cassandra/Consistency/","items":[]},{"title":"CQL (Cassandra Query Language)","url":"/Databases/NoSQL-Databases/Cassandra/CQL-(Cassandra-Query-Language)/","items":[]},{"title":"Data Model","url":"/Databases/NoSQL-Databases/Cassandra/Data-Model/","items":[]},{"title":"Design","url":"/Databases/NoSQL-Databases/Cassandra/Design/","items":[]},{"title":"Drivers / Clients","url":"/Databases/NoSQL-Databases/Cassandra/Drivers---Clients/","items":[]},{"title":"Questions","url":"/Databases/NoSQL-Databases/Cassandra/Questions/","items":[]},{"title":"Working","url":"/Databases/NoSQL-Databases/Cassandra/Working/","items":[]}]},{"title":"Column family","url":"/Databases/NoSQL-Databases/Column-family/","items":[]},{"title":"Druid","url":"/Databases/NoSQL-Databases/Druid/","items":[{"title":"Architecture","url":"/Databases/NoSQL-Databases/Druid/Architecture/","items":[]},{"title":"Cheatsheet","url":"/Databases/NoSQL-Databases/Druid/Cheatsheet/","items":[]},{"title":"Commands","url":"/Databases/NoSQL-Databases/Druid/Commands/","items":[]},{"title":"Documentation","url":"/Databases/NoSQL-Databases/Druid/Documentation/","items":[]},{"title":"Others","url":"/Databases/NoSQL-Databases/Druid/Others/","items":[]},{"title":"Paper","url":"/Databases/NoSQL-Databases/Druid/Paper/","items":[]}]},{"title":"MongoDB","url":"/Databases/NoSQL-Databases/MongoDB/","items":[{"title":"Commands","url":"/Databases/NoSQL-Databases/MongoDB/Commands/","items":[]},{"title":"Data Types","url":"/Databases/NoSQL-Databases/MongoDB/Data-Types/","items":[]},{"title":"Indexes","url":"/Databases/NoSQL-Databases/MongoDB/Indexes/","items":[]},{"title":"Others","url":"/Databases/NoSQL-Databases/MongoDB/Others/","items":[]},{"title":"Overview","url":"/Databases/NoSQL-Databases/MongoDB/Overview/","items":[]},{"title":"pymongo","url":"/Databases/NoSQL-Databases/MongoDB/pymongo/","items":[]}]},{"title":"NoSQL Databases","url":"/Databases/NoSQL-Databases/NoSQL-Databases/","items":[]},{"title":"Redis","url":"/Databases/NoSQL-Databases/Redis/","items":[{"title":"Best Practices","url":"/Databases/NoSQL-Databases/Redis/Best-Practices/","items":[]},{"title":"Commands","url":"/Databases/NoSQL-Databases/Redis/Commands/","items":[]},{"title":"Documentation","url":"/Databases/NoSQL-Databases/Redis/Documentation/","items":[]},{"title":"Others","url":"/Databases/NoSQL-Databases/Redis/Others/","items":[]},{"title":"Redis Concepts","url":"/Databases/NoSQL-Databases/Redis/Redis-Concepts/","items":[]},{"title":"Redis Data Types","url":"/Databases/NoSQL-Databases/Redis/Redis-Data-Types/","items":[]},{"title":"Redis Eviction Policies","url":"/Databases/NoSQL-Databases/Redis/Redis-Eviction-Policies/","items":[]},{"title":"Redis Queues","url":"/Databases/NoSQL-Databases/Redis/Redis-Queues/","items":[]},{"title":"Redis Streams / PUBSUB","url":"/Databases/NoSQL-Databases/Redis/Redis-Streams---PUBSUB/","items":[]},{"title":"redis-py","url":"/Databases/NoSQL-Databases/Redis/redis-py/","items":[]}]}]},{"title":"Others","url":"","items":[{"title":"Course - Advanced Database Systems","url":"/Databases/Others/Course---Advanced-Database-Systems/","items":[]},{"title":"Course - AWS Certified Database - Specialty","url":"/Databases/Others/Course---AWS-Certified-Database---Specialty/","items":[]},{"title":"Data Lake","url":"/Databases/Others/Data-Lake/","items":[]},{"title":"Data Warehousing","url":"/Databases/Others/Data-Warehousing/","items":[{"title":"Architecture","url":"/Databases/Others/Data-Warehousing/Architecture/","items":[]},{"title":"Characteristics","url":"/Databases/Others/Data-Warehousing/Characteristics/","items":[]},{"title":"Concepts","url":"/Databases/Others/Data-Warehousing/Concepts/","items":[]},{"title":"Databases","url":"/Databases/Others/Data-Warehousing/Databases/","items":[]},{"title":"Others","url":"/Databases/Others/Data-Warehousing/Others/","items":[]},{"title":"Warehouse Schemas","url":"/Databases/Others/Data-Warehousing/Warehouse-Schemas/","items":[]}]},{"title":"Databases - Others","url":"/Databases/Others/Databases---Others/","items":[]},{"title":"ETL (Extract Transform Load)","url":"/Databases/Others/ETL-(Extract-Transform-Load)/","items":[]},{"title":"MemSQL","url":"/Databases/Others/MemSQL/","items":[{"title":"Intro","url":"/Databases/Others/MemSQL/Intro/","items":[]}]},{"title":"Technologies / Tools","url":"/Databases/Others/Technologies---Tools/","items":[]},{"title":"YugabyteDB","url":"/Databases/Others/YugabyteDB/","items":[]}]},{"title":"SQL-Databases","url":"","items":[{"title":"AWS Aurora","url":"/Databases/SQL-Databases/AWS-Aurora/","items":[{"title":"Aurora Documentation","url":"/Databases/SQL-Databases/AWS-Aurora/Aurora-Documentation/","items":[]},{"title":"Configurations / Optimizations / Best Practices","url":"/Databases/SQL-Databases/AWS-Aurora/Configurations---Optimizations---Best-Practices/","items":[]},{"title":"Others","url":"/Databases/SQL-Databases/AWS-Aurora/Others/","items":[]},{"title":"Storage","url":"/Databases/SQL-Databases/AWS-Aurora/Storage/","items":[]}]},{"title":"AWS Redshift","url":"/Databases/SQL-Databases/AWS-Redshift/","items":[{"title":"Architecture","url":"/Databases/SQL-Databases/AWS-Redshift/Architecture/","items":[]},{"title":"Deep dive / Best practices","url":"/Databases/SQL-Databases/AWS-Redshift/Deep-dive---Best-practices/","items":[]},{"title":"Documentation","url":"/Databases/SQL-Databases/AWS-Redshift/Documentation/","items":[]},{"title":"Others","url":"/Databases/SQL-Databases/AWS-Redshift/Others/","items":[]},{"title":"Pricing / Sizing","url":"/Databases/SQL-Databases/AWS-Redshift/Pricing---Sizing/","items":[]},{"title":"Redshift SQL Queries / Commands","url":"/Databases/SQL-Databases/AWS-Redshift/Redshift-SQL-Queries---Commands/","items":[]}]},{"title":"MySQL","url":"/Databases/SQL-Databases/MySQL/","items":[{"title":"11. MySQL Data Types","url":"/Databases/SQL-Databases/MySQL/11.-MySQL-Data-Types/","items":[]},{"title":"Connection Handling","url":"/Databases/SQL-Databases/MySQL/Connection-Handling/","items":[]},{"title":"Documentation","url":"/Databases/SQL-Databases/MySQL/Documentation/","items":[]},{"title":"Others","url":"/Databases/SQL-Databases/MySQL/Others/","items":[]},{"title":"Scaling / Optimizations","url":"/Databases/SQL-Databases/MySQL/Scaling---Optimizations/","items":[]},{"title":"SQL / MySQL Tools","url":"/Databases/SQL-Databases/MySQL/SQL---MySQL-Tools/","items":[]}]},{"title":"Normalization","url":"/Databases/SQL-Databases/Normalization/","items":[]},{"title":"Partitioning / Sharding","url":"/Databases/SQL-Databases/Partitioning---Sharding/","items":[]},{"title":"Postgres","url":"/Databases/SQL-Databases/Postgres/","items":[{"title":"Documentation","url":"/Databases/SQL-Databases/Postgres/Documentation/","items":[]}]},{"title":"RDBMS","url":"/Databases/SQL-Databases/RDBMS/","items":[]}]},{"title":"Time-Series-DB","url":"","items":[{"title":"InfluxDB","url":"/Databases/Time-Series-DB/InfluxDB/","items":[{"title":"Administration","url":"/Databases/Time-Series-DB/InfluxDB/Administration/","items":[]},{"title":"Commands / Influx Query Language (InfluxQL)","url":"/Databases/Time-Series-DB/InfluxDB/Commands---Influx-Query-Language-(InfluxQL)/","items":[]},{"title":"Concepts","url":"/Databases/Time-Series-DB/InfluxDB/Concepts/","items":[]},{"title":"Influx","url":"/Databases/Time-Series-DB/InfluxDB/Influx/","items":[]},{"title":"Kapacitor","url":"/Databases/Time-Series-DB/InfluxDB/Kapacitor/","items":[]},{"title":"Others","url":"/Databases/Time-Series-DB/InfluxDB/Others/","items":[]},{"title":"Tools","url":"/Databases/Time-Series-DB/InfluxDB/Tools/","items":[]},{"title":"Write Protocols","url":"/Databases/Time-Series-DB/InfluxDB/Write-Protocols/","items":[]}]},{"title":"Time Series Databases","url":"/Databases/Time-Series-DB/Time-Series-Databases/","items":[]},{"title":"TimeScaleDB","url":"/Databases/Time-Series-DB/TimeScaleDB/","items":[]}]}]},{"title":"Mathematics","url":"","items":[{"title":"Algebra","url":"","items":[{"title":"2.1 Functions","url":"/Mathematics/Algebra/2.1-Functions/","items":[]},{"title":"2.2 Complex Numbers","url":"/Mathematics/Algebra/2.2-Complex-Numbers/","items":[]},{"title":"2.7. Exponential & logarithms","url":"/Mathematics/Algebra/2.7.-Exponential-&-logarithms/","items":[]},{"title":"2.9. Series","url":"/Mathematics/Algebra/2.9.-Series/","items":[]},{"title":"Cheatsheet","url":"/Mathematics/Algebra/Cheatsheet/","items":[]},{"title":"Intro","url":"/Mathematics/Algebra/Intro/","items":[]},{"title":"Others","url":"/Mathematics/Algebra/Others/","items":[]},{"title":"Root","url":"/Mathematics/Algebra/Root/","items":[]},{"title":"Sets","url":"/Mathematics/Algebra/Sets/","items":[]}]},{"title":"Aptitude","url":"","items":[{"title":"Chinese Remainder Theorem","url":"/Mathematics/Aptitude/Chinese-Remainder-Theorem/","items":[]},{"title":"Cube Cutting","url":"/Mathematics/Aptitude/Cube-Cutting/","items":[]},{"title":"Distance Speed and Time","url":"/Mathematics/Aptitude/Distance-Speed-and-Time/","items":[]}]},{"title":"Calculus","url":"","items":[{"title":"Essence of Calculus - 3Blue1Brown","url":"/Mathematics/Calculus/Essence-of-Calculus---3Blue1Brown/","items":[]},{"title":"Functions","url":"/Mathematics/Calculus/Functions/","items":[]},{"title":"Gradient","url":"/Mathematics/Calculus/Gradient/","items":[]},{"title":"Intro","url":"/Mathematics/Calculus/Intro/","items":[]},{"title":"Others","url":"/Mathematics/Calculus/Others/","items":[]},{"title":"Product Rule for Derivatives","url":"/Mathematics/Calculus/Product-Rule-for-Derivatives/","items":[]},{"title":"Quotient Rule","url":"/Mathematics/Calculus/Quotient-Rule/","items":[]},{"title":"Tangent Line and the Derivative","url":"/Mathematics/Calculus/Tangent-Line-and-the-Derivative/","items":[]}]},{"title":"Combinatorics","url":"","items":[{"title":"Birthday Paradox","url":"/Mathematics/Combinatorics/Birthday-Paradox/","items":[]},{"title":"Conditional Probability","url":"/Mathematics/Combinatorics/Conditional-Probability/","items":[]},{"title":"Inclusion-Exclusion Principle","url":"/Mathematics/Combinatorics/Inclusion-Exclusion-Principle/","items":[]},{"title":"Intro","url":"/Mathematics/Combinatorics/Intro/","items":[]},{"title":"Permutation and Combination","url":"/Mathematics/Combinatorics/Permutation-and-Combination/","items":[]},{"title":"Pigeonhole Principle","url":"/Mathematics/Combinatorics/Pigeonhole-Principle/","items":[]},{"title":"Probability","url":"/Mathematics/Combinatorics/Probability/","items":[]}]},{"title":"General","url":"","items":[{"title":"Ackermann Function","url":"/Mathematics/General/Ackermann-Function/","items":[]},{"title":"Advanced Topics","url":"/Mathematics/General/Advanced-Topics/","items":[]},{"title":"Conjecture","url":"/Mathematics/General/Conjecture/","items":[]},{"title":"Discrete Mathematics","url":"/Mathematics/General/Discrete-Mathematics/","items":[]},{"title":"Fermat's Last Theorem","url":"/Mathematics/General/Fermat's-Last-Theorem/","items":[]},{"title":"Fermat's Little Theorem","url":"/Mathematics/General/Fermat's-Little-Theorem/","items":[]},{"title":"GCD","url":"/Mathematics/General/GCD/","items":[]},{"title":"Godel's Incompleteness Theorem","url":"/Mathematics/General/Godel's-Incompleteness-Theorem/","items":[]},{"title":"Golden Ratio - phi","url":"/Mathematics/General/Golden-Ratio---phi/","items":[]},{"title":"Greek Letters / Latin","url":"/Mathematics/General/Greek-Letters---Latin/","items":[]},{"title":"Handshaking Lemma","url":"/Mathematics/General/Handshaking-Lemma/","items":[]},{"title":"Logic","url":"/Mathematics/General/Logic/","items":[]},{"title":"Modulus / Modulo 10^9+7 (1000000007)","url":"/Mathematics/General/Modulus---Modulo-10^9+7-(1000000007)/","items":[]},{"title":"Numbers","url":"/Mathematics/General/Numbers/","items":[]},{"title":"Others","url":"/Mathematics/General/Others/","items":[]},{"title":"Outline","url":"/Mathematics/General/Outline/","items":[]},{"title":"Pie","url":"/Mathematics/General/Pie/","items":[]},{"title":"Properties","url":"/Mathematics/General/Properties/","items":[]}]},{"title":"Geometry","url":"","items":[{"title":"Analytic Geometry","url":"/Mathematics/Geometry/Analytic-Geometry/","items":[]},{"title":"Circles","url":"/Mathematics/Geometry/Circles/","items":[]},{"title":"Congruence","url":"/Mathematics/Geometry/Congruence/","items":[]},{"title":"Geometry Foundations","url":"/Mathematics/Geometry/Geometry-Foundations/","items":[]},{"title":"Others","url":"/Mathematics/Geometry/Others/","items":[]},{"title":"Right Triangles and Geometry","url":"/Mathematics/Geometry/Right-Triangles-and-Geometry/","items":[]},{"title":"Similarity","url":"/Mathematics/Geometry/Similarity/","items":[]},{"title":"Solid Geometry","url":"/Mathematics/Geometry/Solid-Geometry/","items":[]},{"title":"Transformations","url":"/Mathematics/Geometry/Transformations/","items":[]}]},{"title":"Linear-Algebra","url":"","items":[{"title":"3Blue1Brown","url":"/Mathematics/Linear-Algebra/3Blue1Brown/","items":[]},{"title":"Alternate Coordinate systems (bases)","url":"/Mathematics/Linear-Algebra/Alternate-Coordinate-systems-(bases)/","items":[]},{"title":"Cheetsheet","url":"/Mathematics/Linear-Algebra/Cheetsheet/","items":[]},{"title":"Matrix Transformations","url":"/Mathematics/Linear-Algebra/Matrix-Transformations/","items":[]},{"title":"Others","url":"/Mathematics/Linear-Algebra/Others/","items":[]},{"title":"Vectors and Spaces","url":"/Mathematics/Linear-Algebra/Vectors-and-Spaces/","items":[]}]},{"title":"Precalculus","url":"","items":[{"title":"Intro","url":"/Mathematics/Precalculus/Intro/","items":[]}]},{"title":"Probability","url":"","items":[{"title":"365 DS - Probability","url":"/Mathematics/Probability/365-DS---Probability/","items":[]},{"title":"Binomial Random Variables","url":"/Mathematics/Probability/Binomial-Random-Variables/","items":[]},{"title":"Central Limit Theorem","url":"/Mathematics/Probability/Central-Limit-Theorem/","items":[]},{"title":"Cheatsheet","url":"/Mathematics/Probability/Cheatsheet/","items":[]},{"title":"Intro","url":"/Mathematics/Probability/Intro/","items":[]},{"title":"Intro - Syllabus","url":"/Mathematics/Probability/Intro---Syllabus/","items":[{"title":"1. Probability Models and Axioms","url":"/Mathematics/Probability/Intro---Syllabus/1.-Probability-Models-and-Axioms/","items":[]},{"title":"1.1 Set, Sequences, Limits and Series, (un)countable sets","url":"/Mathematics/Probability/Intro---Syllabus/1.1-Set,-Sequences,-Limits-and-Series,-(un)countable-sets/","items":[]},{"title":"10. Conditioning on a random variable; Independence; Bayes' rule","url":"/Mathematics/Probability/Intro---Syllabus/10.-Conditioning-on-a-random-variable;-Independence;-Bayes'-rule/","items":[]},{"title":"11. Derived Distributions","url":"/Mathematics/Probability/Intro---Syllabus/11.-Derived-Distributions/","items":[]},{"title":"12. Sums of independent r.v.'s; Covariance and Correlation","url":"/Mathematics/Probability/Intro---Syllabus/12.-Sums-of-independent-r.v.'s;-Covariance-and-Correlation/","items":[]},{"title":"13. Conditional expectation and variance revisited","url":"/Mathematics/Probability/Intro---Syllabus/13.-Conditional-expectation-and-variance-revisited/","items":[]},{"title":"14. Intro to Bayesian Inference","url":"/Mathematics/Probability/Intro---Syllabus/14.-Intro-to-Bayesian-Inference/","items":[]},{"title":"2. Conditioning and Independence","url":"/Mathematics/Probability/Intro---Syllabus/2.-Conditioning-and-Independence/","items":[]},{"title":"3. Independence","url":"/Mathematics/Probability/Intro---Syllabus/3.-Independence/","items":[]},{"title":"4. Counting","url":"/Mathematics/Probability/Intro---Syllabus/4.-Counting/","items":[]},{"title":"5. Probability Mass Functions and Expectations","url":"/Mathematics/Probability/Intro---Syllabus/5.-Probability-Mass-Functions-and-Expectations/","items":[]},{"title":"6. Variance; Conditioning of an event; Multiple r.v.'s","url":"/Mathematics/Probability/Intro---Syllabus/6.-Variance;-Conditioning-of-an-event;-Multiple-r.v.'s/","items":[]},{"title":"7. Conditioning on a rv; Independence of r.v.'s","url":"/Mathematics/Probability/Intro---Syllabus/7.-Conditioning-on-a-rv;-Independence-of-r.v.'s/","items":[]},{"title":"8. Probability density functions","url":"/Mathematics/Probability/Intro---Syllabus/8.-Probability-density-functions/","items":[]},{"title":"9. Conditioning on an event; Multiple continuous r.v.'s","url":"/Mathematics/Probability/Intro---Syllabus/9.-Conditioning-on-an-event;-Multiple-continuous-r.v.'s/","items":[]},{"title":"Additional Theoretical Material","url":"/Mathematics/Probability/Intro---Syllabus/Additional-Theoretical-Material-1/","items":[]},{"title":"Additional Theoretical Material","url":"/Mathematics/Probability/Intro---Syllabus/Additional-Theoretical-Material/","items":[]},{"title":"Summary - Unit 4","url":"/Mathematics/Probability/Intro---Syllabus/Summary---Unit-4/","items":[]},{"title":"Summary - Unit 5","url":"/Mathematics/Probability/Intro---Syllabus/Summary---Unit-5/","items":[]},{"title":"Summary - Unit 6","url":"/Mathematics/Probability/Intro---Syllabus/Summary---Unit-6/","items":[]},{"title":"Unit 1 - Solved Problems","url":"/Mathematics/Probability/Intro---Syllabus/Unit-1---Solved-Problems/","items":[]},{"title":"Unit 2 - Solved Problems","url":"/Mathematics/Probability/Intro---Syllabus/Unit-2---Solved-Problems/","items":[]},{"title":"Unit 3 - Solved Problems","url":"/Mathematics/Probability/Intro---Syllabus/Unit-3---Solved-Problems/","items":[]},{"title":"Unit 4 - Solved Problems","url":"/Mathematics/Probability/Intro---Syllabus/Unit-4---Solved-Problems/","items":[]}]},{"title":"Monte Carlo Simulation","url":"/Mathematics/Probability/Monte-Carlo-Simulation/","items":[]},{"title":"Normal Distributions","url":"/Mathematics/Probability/Normal-Distributions/","items":[]},{"title":"Others","url":"/Mathematics/Probability/Others/","items":[]},{"title":"Probability Distribution","url":"/Mathematics/Probability/Probability-Distribution/","items":[]},{"title":"Random Variables","url":"/Mathematics/Probability/Random-Variables/","items":[]}]},{"title":"Statistics","url":"","items":[{"title":"Bivariate Analysis","url":"/Mathematics/Statistics/Bivariate-Analysis/","items":[]},{"title":"Confidence Intervals","url":"/Mathematics/Statistics/Confidence-Intervals/","items":[]},{"title":"Correlation and Covariance","url":"/Mathematics/Statistics/Correlation-and-Covariance/","items":[]},{"title":"Crash Course Statistics","url":"/Mathematics/Statistics/Crash-Course-Statistics/","items":[]},{"title":"Descriptive Statistics","url":"/Mathematics/Statistics/Descriptive-Statistics/","items":[]},{"title":"Discriminant Analysis","url":"/Mathematics/Statistics/Discriminant-Analysis/","items":[]},{"title":"Estimation Statistics","url":"/Mathematics/Statistics/Estimation-Statistics/","items":[]},{"title":"Glossary","url":"/Mathematics/Statistics/Glossary/","items":[]},{"title":"Hypothesis Testing","url":"/Mathematics/Statistics/Hypothesis-Testing/","items":[]},{"title":"Inferential Statistics","url":"/Mathematics/Statistics/Inferential-Statistics/","items":[]},{"title":"Intro","url":"/Mathematics/Statistics/Intro/","items":[]},{"title":"Nonparametric Statistics","url":"/Mathematics/Statistics/Nonparametric-Statistics/","items":[]},{"title":"Other Statistics","url":"/Mathematics/Statistics/Other-Statistics/","items":[]},{"title":"Sampling","url":"/Mathematics/Statistics/Sampling/","items":[]}]}]},{"title":"wiki","url":"/","items":[]}]}],"tagsGroups":[],"latestPosts":[{"fields":{"slug":"/Databases/SQL-Databases/AWS-Aurora/Configurations---Optimizations---Best-Practices/","title":"Configurations / Optimizations / Best Practices","lastUpdatedAt":"2022-12-14T08:49:58.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Computer-Science/Networking/Others/gRPC/Commands/","title":"Commands","lastUpdatedAt":"2022-12-14T07:08:50.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Databases/SQL-Databases/AWS-Redshift/Pricing---Sizing/","title":"Pricing / Sizing","lastUpdatedAt":"2022-12-14T07:03:59.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Data-Structures/Others/LSM-(Log-Structured-Merge-Trees)/","title":"LSM (Log Structured Merge Trees)","lastUpdatedAt":"2022-12-14T06:59:27.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Databases/NoSQL-Databases/Druid/Cheatsheet/","title":"Cheatsheet","lastUpdatedAt":"2022-12-14T06:59:27.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Databases/NoSQL-Databases/Redis/Commands/","title":"Commands","lastUpdatedAt":"2022-12-14T06:59:27.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Computer-Science/Courses/Intro-to-Microsoft-Excel---Google-Sheets/","title":"Intro to Microsoft Excel / Google Sheets","lastUpdatedAt":"2022-12-14T06:39:47.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Computer-Science/Courses/Mordern-Algorithm-Design/","title":"Mordern Algorithm Design","lastUpdatedAt":"2022-12-14T06:39:47.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Computer-Science/Courses/Nutanix-Hybrid-Cloud/","title":"Nutanix Hybrid Cloud","lastUpdatedAt":"2022-12-14T06:39:47.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}},{"fields":{"slug":"/Computer-Science/Courses/SE-Radio/","title":"SE Radio","lastUpdatedAt":"2022-12-14T06:39:47.000Z","lastUpdated":"12/14/2022"},"frontmatter":{"draft":false,"tags":[]}}]}},
    "staticQueryHashes": ["2230547434","2320115945","3495835395","451533639"]}