#-----------------------------------------------------------
# Vivado v2013.1 (64-bit)
# Build 248050 by xbuild on Wed Mar 27 17:11:51 MDT 2013
# Start of session at: Fri May 17 15:49:52 2013
# Process ID: 25719
# Log file: /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/vivado.log
# Journal file: /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/vivado.jou
#-----------------------------------------------------------
source /proj/xtools/dsv/projects/EDK/flows/init.tcl
start_gui
open_project /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.xpr
update_compile_order -fileset sources_1
file delete -force /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/async_fifo_fg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/counter_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/dynshreg_i_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl16_fifo.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/blk_mem_gen_wrapper.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/eval_timer.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_with_enable_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_rbu2_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/sync_fifo_fg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/basic_sfifo_fg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/compare_vectors_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/mux_onehot_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_gate.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_gate128.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_gate_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/xor_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ipif_steer.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/addsub.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/direct_path_cntr.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/direct_path_cntr_ai.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/down_counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ipif_mirror128.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ipif_steer128.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ld_arith_reg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ld_arith_reg2.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/mux_onehot.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_bits.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_dpram_select.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pselect.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pselect_mask.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo2.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo3.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_rbu.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/valid_be.vhd
remove_files {/proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/async_fifo_fg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/counter_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/dynshreg_i_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl16_fifo.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/blk_mem_gen_wrapper.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/eval_timer.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_with_enable_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_rbu2_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/sync_fifo_fg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/basic_sfifo_fg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/compare_vectors_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/mux_onehot_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_gate.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_gate128.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_gate_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/xor_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ipif_steer.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/addsub.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/direct_path_cntr.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/direct_path_cntr_ai.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/down_counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ipif_mirror128.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ipif_steer128.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ld_arith_reg.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/ld_arith_reg2.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/mux_onehot.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_bits.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_dpram_select.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pselect.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pselect_mask.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo2.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo3.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_rbu.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/valid_be.vhd}
file delete -force /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/dynshreg2_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_rbu_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_muxcy_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_adder.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_counter_top.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_occ_counter_top.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_muxcy.vhd
remove_files {/proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/dynshreg2_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/srl_fifo_rbu_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_muxcy_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_adder.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_counter_top.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_occ_counter_top.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/or_muxcy.vhd}
file delete -force /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/cntr_incr_decr_addn_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/dynshreg_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_occ_counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_adder_bit.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/counter_bit.vhd
remove_files {/proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/cntr_incr_decr_addn_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/dynshreg_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_occ_counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_adder_bit.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_counter.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/counter_bit.vhd}
file delete -force /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/muxf_struct_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_counter_bit.vhd
remove_files {/proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/muxf_struct_f.vhd /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/pf_counter_bit.vhd}
file delete -force /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/inferred_lut4.vhd
remove_files /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/project_1.srcs/sources_1/imports/vhdl/inferred_lut4.vhd
remove_files /proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/component.xml
ipx::package_project -root_dir {/proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may}
set_property library {user} [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::archive_core {/proj/xhd_vse_com/users/rishira/MiniProjects/Vivado/ZC702/IPP/packages/spi_17may/xilinx.com_user_axi_spi_1.0.zip} [ipx::current_core]
