# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../minisys.ip_user_files/ipstatic/30ef" \
"../../../../minisys.gen/sources_1/ip/vram/sim/vram.v" \
"../../../../minisys.srcs/sources_1/new/framebuf.v" \
"../../../../minisys.srcs/sim_1/new/framebuf_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
