// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MissQueue(
  input          clock,
  input          reset,
  input          io_req_valid,
  input  [3:0]   io_req_bits_source,
  input  [2:0]   io_req_bits_pf_source,
  input  [4:0]   io_req_bits_cmd,
  input  [47:0]  io_req_bits_addr,
  input  [49:0]  io_req_bits_vaddr,
  input          io_req_bits_full_overwrite,
  input  [2:0]   io_req_bits_word_idx,
  input  [127:0] io_req_bits_amo_data,
  input  [15:0]  io_req_bits_amo_mask,
  input  [1:0]   io_req_bits_req_coh_state,
  input  [5:0]   io_req_bits_id,
  input          io_req_bits_cancel,
  input  [511:0] io_req_bits_store_data,
  input  [63:0]  io_req_bits_store_mask,
  output [3:0]   io_resp_id,
  output         io_resp_handled,
  output         io_cmo_req_ready,
  input          io_cmo_req_valid,
  input  [2:0]   io_cmo_req_bits_opcode,
  input  [63:0]  io_cmo_req_bits_address,
  input          io_cmo_resp_ready,
  output         io_cmo_resp_valid,
  output         io_cmo_resp_bits_nderr,
  input  [3:0]   io_queryMQ_0_req_bits_source,
  input  [47:0]  io_queryMQ_0_req_bits_addr,
  input  [49:0]  io_queryMQ_0_req_bits_vaddr,
  output         io_queryMQ_0_ready,
  input  [3:0]   io_queryMQ_1_req_bits_source,
  input  [47:0]  io_queryMQ_1_req_bits_addr,
  input  [49:0]  io_queryMQ_1_req_bits_vaddr,
  output         io_queryMQ_1_ready,
  input  [3:0]   io_queryMQ_2_req_bits_source,
  input  [47:0]  io_queryMQ_2_req_bits_addr,
  input  [49:0]  io_queryMQ_2_req_bits_vaddr,
  output         io_queryMQ_2_ready,
  input  [3:0]   io_queryMQ_3_req_bits_source,
  input  [47:0]  io_queryMQ_3_req_bits_addr,
  input  [49:0]  io_queryMQ_3_req_bits_vaddr,
  output         io_queryMQ_3_ready,
  input          io_mem_acquire_ready,
  output         io_mem_acquire_valid,
  output [3:0]   io_mem_acquire_bits_opcode,
  output [2:0]   io_mem_acquire_bits_param,
  output [2:0]   io_mem_acquire_bits_size,
  output [5:0]   io_mem_acquire_bits_source,
  output [47:0]  io_mem_acquire_bits_address,
  output [1:0]   io_mem_acquire_bits_user_alias,
  output [43:0]  io_mem_acquire_bits_user_vaddr,
  output [3:0]   io_mem_acquire_bits_user_reqSource,
  output         io_mem_acquire_bits_user_needHint,
  output         io_mem_acquire_bits_echo_isKeyword,
  output [31:0]  io_mem_acquire_bits_mask,
  output         io_mem_grant_ready,
  input          io_mem_grant_valid,
  input  [3:0]   io_mem_grant_bits_opcode,
  input  [1:0]   io_mem_grant_bits_param,
  input  [2:0]   io_mem_grant_bits_size,
  input  [5:0]   io_mem_grant_bits_source,
  input  [9:0]   io_mem_grant_bits_sink,
  input          io_mem_grant_bits_denied,
  input  [255:0] io_mem_grant_bits_data,
  input          io_mem_grant_bits_corrupt,
  input          io_mem_finish_ready,
  output         io_mem_finish_valid,
  output [9:0]   io_mem_finish_bits_sink,
  input          io_l2_hint_valid,
  input  [3:0]   io_l2_hint_bits_sourceId,
  input          io_main_pipe_req_ready,
  output         io_main_pipe_req_valid,
  output         io_main_pipe_req_bits_miss,
  output [3:0]   io_main_pipe_req_bits_miss_id,
  output [3:0]   io_main_pipe_req_bits_source,
  output [4:0]   io_main_pipe_req_bits_cmd,
  output [49:0]  io_main_pipe_req_bits_vaddr,
  output [47:0]  io_main_pipe_req_bits_addr,
  output [2:0]   io_main_pipe_req_bits_word_idx,
  output [127:0] io_main_pipe_req_bits_amo_data,
  output [15:0]  io_main_pipe_req_bits_amo_mask,
  output [2:0]   io_main_pipe_req_bits_pf_source,
  output         io_main_pipe_req_bits_access,
  output [5:0]   io_main_pipe_req_bits_id,
  input          io_main_pipe_resp_valid,
  input  [3:0]   io_main_pipe_resp_bits_miss_id,
  input          io_main_pipe_resp_bits_ack_miss_queue,
  input          io_mainpipe_info_s2_valid,
  input  [3:0]   io_mainpipe_info_s2_miss_id,
  input          io_mainpipe_info_s2_replay_to_mq,
  input          io_mainpipe_info_s3_valid,
  input  [3:0]   io_mainpipe_info_s3_miss_id,
  input          io_mainpipe_info_s3_refill_resp,
  output         io_refill_info_valid,
  output [511:0] io_refill_info_bits_store_data,
  output [63:0]  io_refill_info_bits_store_mask,
  output [1:0]   io_refill_info_bits_miss_param,
  output         io_refill_info_bits_error,
  input  [47:0]  io_probe_addr,
  output         io_probe_block,
  input          io_replace_addr_valid,
  input  [47:0]  io_replace_addr_bits,
  output         io_replace_block,
  input          io_wbq_block_miss_req,
  input          io_forward_0_valid,
  input  [3:0]   io_forward_0_mshrid,
  input  [47:0]  io_forward_0_paddr,
  output         io_forward_0_forward_mshr,
  output [7:0]   io_forward_0_forwardData_0,
  output [7:0]   io_forward_0_forwardData_1,
  output [7:0]   io_forward_0_forwardData_2,
  output [7:0]   io_forward_0_forwardData_3,
  output [7:0]   io_forward_0_forwardData_4,
  output [7:0]   io_forward_0_forwardData_5,
  output [7:0]   io_forward_0_forwardData_6,
  output [7:0]   io_forward_0_forwardData_7,
  output [7:0]   io_forward_0_forwardData_8,
  output [7:0]   io_forward_0_forwardData_9,
  output [7:0]   io_forward_0_forwardData_10,
  output [7:0]   io_forward_0_forwardData_11,
  output [7:0]   io_forward_0_forwardData_12,
  output [7:0]   io_forward_0_forwardData_13,
  output [7:0]   io_forward_0_forwardData_14,
  output [7:0]   io_forward_0_forwardData_15,
  output         io_forward_0_forward_result_valid,
  output         io_forward_0_corrupt,
  input          io_forward_1_valid,
  input  [3:0]   io_forward_1_mshrid,
  input  [47:0]  io_forward_1_paddr,
  output         io_forward_1_forward_mshr,
  output [7:0]   io_forward_1_forwardData_0,
  output [7:0]   io_forward_1_forwardData_1,
  output [7:0]   io_forward_1_forwardData_2,
  output [7:0]   io_forward_1_forwardData_3,
  output [7:0]   io_forward_1_forwardData_4,
  output [7:0]   io_forward_1_forwardData_5,
  output [7:0]   io_forward_1_forwardData_6,
  output [7:0]   io_forward_1_forwardData_7,
  output [7:0]   io_forward_1_forwardData_8,
  output [7:0]   io_forward_1_forwardData_9,
  output [7:0]   io_forward_1_forwardData_10,
  output [7:0]   io_forward_1_forwardData_11,
  output [7:0]   io_forward_1_forwardData_12,
  output [7:0]   io_forward_1_forwardData_13,
  output [7:0]   io_forward_1_forwardData_14,
  output [7:0]   io_forward_1_forwardData_15,
  output         io_forward_1_forward_result_valid,
  output         io_forward_1_corrupt,
  input          io_forward_2_valid,
  input  [3:0]   io_forward_2_mshrid,
  input  [47:0]  io_forward_2_paddr,
  output         io_forward_2_forward_mshr,
  output [7:0]   io_forward_2_forwardData_0,
  output [7:0]   io_forward_2_forwardData_1,
  output [7:0]   io_forward_2_forwardData_2,
  output [7:0]   io_forward_2_forwardData_3,
  output [7:0]   io_forward_2_forwardData_4,
  output [7:0]   io_forward_2_forwardData_5,
  output [7:0]   io_forward_2_forwardData_6,
  output [7:0]   io_forward_2_forwardData_7,
  output [7:0]   io_forward_2_forwardData_8,
  output [7:0]   io_forward_2_forwardData_9,
  output [7:0]   io_forward_2_forwardData_10,
  output [7:0]   io_forward_2_forwardData_11,
  output [7:0]   io_forward_2_forwardData_12,
  output [7:0]   io_forward_2_forwardData_13,
  output [7:0]   io_forward_2_forwardData_14,
  output [7:0]   io_forward_2_forwardData_15,
  output         io_forward_2_forward_result_valid,
  output         io_forward_2_corrupt,
  input          io_l2_pf_store_only,
  input          io_lqEmpty,
  output         io_prefetch_info_naive_late_miss_prefetch,
  output         io_mq_enq_cancel,
  output         io_l1Miss,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value
);

  wire              allowed_1;
  wire              acquire_from_pipereg_valid;
  wire              _main_pipe_req_arb_io_in_0_ready;
  wire              _main_pipe_req_arb_io_in_1_ready;
  wire              _main_pipe_req_arb_io_in_2_ready;
  wire              _main_pipe_req_arb_io_in_3_ready;
  wire              _main_pipe_req_arb_io_in_4_ready;
  wire              _main_pipe_req_arb_io_in_5_ready;
  wire              _main_pipe_req_arb_io_in_6_ready;
  wire              _main_pipe_req_arb_io_in_7_ready;
  wire              _main_pipe_req_arb_io_in_8_ready;
  wire              _main_pipe_req_arb_io_in_9_ready;
  wire              _main_pipe_req_arb_io_in_10_ready;
  wire              _main_pipe_req_arb_io_in_11_ready;
  wire              _main_pipe_req_arb_io_in_12_ready;
  wire              _main_pipe_req_arb_io_in_13_ready;
  wire              _main_pipe_req_arb_io_in_14_ready;
  wire              _main_pipe_req_arb_io_in_15_ready;
  wire              _cmo_unit_io_req_chanA_valid;
  wire [3:0]        _cmo_unit_io_req_chanA_bits_opcode;
  wire [47:0]       _cmo_unit_io_req_chanA_bits_address;
  wire              _cmo_unit_io_resp_chanD_ready;
  wire              _entries_15_io_primary_ready;
  wire              _entries_15_io_secondary_ready;
  wire              _entries_15_io_secondary_reject;
  wire              _entries_15_io_mem_acquire_valid;
  wire [3:0]        _entries_15_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_15_io_mem_acquire_bits_param;
  wire [5:0]        _entries_15_io_mem_acquire_bits_source;
  wire [47:0]       _entries_15_io_mem_acquire_bits_address;
  wire [1:0]        _entries_15_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_15_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_15_io_mem_acquire_bits_user_reqSource;
  wire              _entries_15_io_mem_acquire_bits_user_needHint;
  wire              _entries_15_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_15_io_mem_finish_valid;
  wire [9:0]        _entries_15_io_mem_finish_bits_sink;
  wire              _entries_15_io_queryME_0_primary_ready;
  wire              _entries_15_io_queryME_0_secondary_ready;
  wire              _entries_15_io_queryME_0_secondary_reject;
  wire              _entries_15_io_queryME_1_primary_ready;
  wire              _entries_15_io_queryME_1_secondary_ready;
  wire              _entries_15_io_queryME_1_secondary_reject;
  wire              _entries_15_io_queryME_2_primary_ready;
  wire              _entries_15_io_queryME_2_secondary_ready;
  wire              _entries_15_io_queryME_2_secondary_reject;
  wire              _entries_15_io_queryME_3_primary_ready;
  wire              _entries_15_io_queryME_3_secondary_ready;
  wire              _entries_15_io_queryME_3_secondary_reject;
  wire              _entries_15_io_main_pipe_req_valid;
  wire [3:0]        _entries_15_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_15_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_15_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_15_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_15_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_15_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_15_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_15_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_15_io_main_pipe_req_bits_pf_source;
  wire              _entries_15_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_15_io_main_pipe_req_bits_id;
  wire              _entries_15_io_refill_info_valid;
  wire [511:0]      _entries_15_io_refill_info_bits_store_data;
  wire [1:0]        _entries_15_io_refill_info_bits_miss_param;
  wire              _entries_15_io_refill_info_bits_error;
  wire              _entries_15_io_block_addr_valid;
  wire [47:0]       _entries_15_io_block_addr_bits;
  wire              _entries_15_io_req_addr_valid;
  wire [47:0]       _entries_15_io_req_addr_bits;
  wire              _entries_15_io_req_handled_by_this_entry;
  wire              _entries_15_io_forwardInfo_inflight;
  wire [47:0]       _entries_15_io_forwardInfo_paddr;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_15_io_forwardInfo_raw_data_7;
  wire              _entries_15_io_forwardInfo_firstbeat_valid;
  wire              _entries_15_io_forwardInfo_lastbeat_valid;
  wire              _entries_15_io_forwardInfo_corrupt;
  wire              _entries_15_io_matched;
  wire              _entries_15_io_l1Miss;
  wire              _entries_14_io_primary_ready;
  wire              _entries_14_io_secondary_ready;
  wire              _entries_14_io_secondary_reject;
  wire              _entries_14_io_mem_acquire_valid;
  wire [3:0]        _entries_14_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_14_io_mem_acquire_bits_param;
  wire [5:0]        _entries_14_io_mem_acquire_bits_source;
  wire [47:0]       _entries_14_io_mem_acquire_bits_address;
  wire [1:0]        _entries_14_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_14_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_14_io_mem_acquire_bits_user_reqSource;
  wire              _entries_14_io_mem_acquire_bits_user_needHint;
  wire              _entries_14_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_14_io_mem_finish_valid;
  wire [9:0]        _entries_14_io_mem_finish_bits_sink;
  wire              _entries_14_io_queryME_0_primary_ready;
  wire              _entries_14_io_queryME_0_secondary_ready;
  wire              _entries_14_io_queryME_0_secondary_reject;
  wire              _entries_14_io_queryME_1_primary_ready;
  wire              _entries_14_io_queryME_1_secondary_ready;
  wire              _entries_14_io_queryME_1_secondary_reject;
  wire              _entries_14_io_queryME_2_primary_ready;
  wire              _entries_14_io_queryME_2_secondary_ready;
  wire              _entries_14_io_queryME_2_secondary_reject;
  wire              _entries_14_io_queryME_3_primary_ready;
  wire              _entries_14_io_queryME_3_secondary_ready;
  wire              _entries_14_io_queryME_3_secondary_reject;
  wire              _entries_14_io_main_pipe_req_valid;
  wire [3:0]        _entries_14_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_14_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_14_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_14_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_14_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_14_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_14_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_14_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_14_io_main_pipe_req_bits_pf_source;
  wire              _entries_14_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_14_io_main_pipe_req_bits_id;
  wire              _entries_14_io_refill_info_valid;
  wire [511:0]      _entries_14_io_refill_info_bits_store_data;
  wire [1:0]        _entries_14_io_refill_info_bits_miss_param;
  wire              _entries_14_io_refill_info_bits_error;
  wire              _entries_14_io_block_addr_valid;
  wire [47:0]       _entries_14_io_block_addr_bits;
  wire              _entries_14_io_req_addr_valid;
  wire [47:0]       _entries_14_io_req_addr_bits;
  wire              _entries_14_io_req_handled_by_this_entry;
  wire              _entries_14_io_forwardInfo_inflight;
  wire [47:0]       _entries_14_io_forwardInfo_paddr;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_14_io_forwardInfo_raw_data_7;
  wire              _entries_14_io_forwardInfo_firstbeat_valid;
  wire              _entries_14_io_forwardInfo_lastbeat_valid;
  wire              _entries_14_io_forwardInfo_corrupt;
  wire              _entries_14_io_matched;
  wire              _entries_14_io_l1Miss;
  wire              _entries_13_io_primary_ready;
  wire              _entries_13_io_secondary_ready;
  wire              _entries_13_io_secondary_reject;
  wire              _entries_13_io_mem_acquire_valid;
  wire [3:0]        _entries_13_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_13_io_mem_acquire_bits_param;
  wire [5:0]        _entries_13_io_mem_acquire_bits_source;
  wire [47:0]       _entries_13_io_mem_acquire_bits_address;
  wire [1:0]        _entries_13_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_13_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_13_io_mem_acquire_bits_user_reqSource;
  wire              _entries_13_io_mem_acquire_bits_user_needHint;
  wire              _entries_13_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_13_io_mem_finish_valid;
  wire [9:0]        _entries_13_io_mem_finish_bits_sink;
  wire              _entries_13_io_queryME_0_primary_ready;
  wire              _entries_13_io_queryME_0_secondary_ready;
  wire              _entries_13_io_queryME_0_secondary_reject;
  wire              _entries_13_io_queryME_1_primary_ready;
  wire              _entries_13_io_queryME_1_secondary_ready;
  wire              _entries_13_io_queryME_1_secondary_reject;
  wire              _entries_13_io_queryME_2_primary_ready;
  wire              _entries_13_io_queryME_2_secondary_ready;
  wire              _entries_13_io_queryME_2_secondary_reject;
  wire              _entries_13_io_queryME_3_primary_ready;
  wire              _entries_13_io_queryME_3_secondary_ready;
  wire              _entries_13_io_queryME_3_secondary_reject;
  wire              _entries_13_io_main_pipe_req_valid;
  wire [3:0]        _entries_13_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_13_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_13_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_13_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_13_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_13_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_13_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_13_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_13_io_main_pipe_req_bits_pf_source;
  wire              _entries_13_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_13_io_main_pipe_req_bits_id;
  wire              _entries_13_io_refill_info_valid;
  wire [511:0]      _entries_13_io_refill_info_bits_store_data;
  wire [1:0]        _entries_13_io_refill_info_bits_miss_param;
  wire              _entries_13_io_refill_info_bits_error;
  wire              _entries_13_io_block_addr_valid;
  wire [47:0]       _entries_13_io_block_addr_bits;
  wire              _entries_13_io_req_addr_valid;
  wire [47:0]       _entries_13_io_req_addr_bits;
  wire              _entries_13_io_req_handled_by_this_entry;
  wire              _entries_13_io_forwardInfo_inflight;
  wire [47:0]       _entries_13_io_forwardInfo_paddr;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_13_io_forwardInfo_raw_data_7;
  wire              _entries_13_io_forwardInfo_firstbeat_valid;
  wire              _entries_13_io_forwardInfo_lastbeat_valid;
  wire              _entries_13_io_forwardInfo_corrupt;
  wire              _entries_13_io_matched;
  wire              _entries_13_io_l1Miss;
  wire              _entries_12_io_primary_ready;
  wire              _entries_12_io_secondary_ready;
  wire              _entries_12_io_secondary_reject;
  wire              _entries_12_io_mem_acquire_valid;
  wire [3:0]        _entries_12_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_12_io_mem_acquire_bits_param;
  wire [5:0]        _entries_12_io_mem_acquire_bits_source;
  wire [47:0]       _entries_12_io_mem_acquire_bits_address;
  wire [1:0]        _entries_12_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_12_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_12_io_mem_acquire_bits_user_reqSource;
  wire              _entries_12_io_mem_acquire_bits_user_needHint;
  wire              _entries_12_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_12_io_mem_finish_valid;
  wire [9:0]        _entries_12_io_mem_finish_bits_sink;
  wire              _entries_12_io_queryME_0_primary_ready;
  wire              _entries_12_io_queryME_0_secondary_ready;
  wire              _entries_12_io_queryME_0_secondary_reject;
  wire              _entries_12_io_queryME_1_primary_ready;
  wire              _entries_12_io_queryME_1_secondary_ready;
  wire              _entries_12_io_queryME_1_secondary_reject;
  wire              _entries_12_io_queryME_2_primary_ready;
  wire              _entries_12_io_queryME_2_secondary_ready;
  wire              _entries_12_io_queryME_2_secondary_reject;
  wire              _entries_12_io_queryME_3_primary_ready;
  wire              _entries_12_io_queryME_3_secondary_ready;
  wire              _entries_12_io_queryME_3_secondary_reject;
  wire              _entries_12_io_main_pipe_req_valid;
  wire [3:0]        _entries_12_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_12_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_12_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_12_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_12_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_12_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_12_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_12_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_12_io_main_pipe_req_bits_pf_source;
  wire              _entries_12_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_12_io_main_pipe_req_bits_id;
  wire              _entries_12_io_refill_info_valid;
  wire [511:0]      _entries_12_io_refill_info_bits_store_data;
  wire [1:0]        _entries_12_io_refill_info_bits_miss_param;
  wire              _entries_12_io_refill_info_bits_error;
  wire              _entries_12_io_block_addr_valid;
  wire [47:0]       _entries_12_io_block_addr_bits;
  wire              _entries_12_io_req_addr_valid;
  wire [47:0]       _entries_12_io_req_addr_bits;
  wire              _entries_12_io_req_handled_by_this_entry;
  wire              _entries_12_io_forwardInfo_inflight;
  wire [47:0]       _entries_12_io_forwardInfo_paddr;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_12_io_forwardInfo_raw_data_7;
  wire              _entries_12_io_forwardInfo_firstbeat_valid;
  wire              _entries_12_io_forwardInfo_lastbeat_valid;
  wire              _entries_12_io_forwardInfo_corrupt;
  wire              _entries_12_io_matched;
  wire              _entries_12_io_l1Miss;
  wire              _entries_11_io_primary_ready;
  wire              _entries_11_io_secondary_ready;
  wire              _entries_11_io_secondary_reject;
  wire              _entries_11_io_mem_acquire_valid;
  wire [3:0]        _entries_11_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_11_io_mem_acquire_bits_param;
  wire [5:0]        _entries_11_io_mem_acquire_bits_source;
  wire [47:0]       _entries_11_io_mem_acquire_bits_address;
  wire [1:0]        _entries_11_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_11_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_11_io_mem_acquire_bits_user_reqSource;
  wire              _entries_11_io_mem_acquire_bits_user_needHint;
  wire              _entries_11_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_11_io_mem_finish_valid;
  wire [9:0]        _entries_11_io_mem_finish_bits_sink;
  wire              _entries_11_io_queryME_0_primary_ready;
  wire              _entries_11_io_queryME_0_secondary_ready;
  wire              _entries_11_io_queryME_0_secondary_reject;
  wire              _entries_11_io_queryME_1_primary_ready;
  wire              _entries_11_io_queryME_1_secondary_ready;
  wire              _entries_11_io_queryME_1_secondary_reject;
  wire              _entries_11_io_queryME_2_primary_ready;
  wire              _entries_11_io_queryME_2_secondary_ready;
  wire              _entries_11_io_queryME_2_secondary_reject;
  wire              _entries_11_io_queryME_3_primary_ready;
  wire              _entries_11_io_queryME_3_secondary_ready;
  wire              _entries_11_io_queryME_3_secondary_reject;
  wire              _entries_11_io_main_pipe_req_valid;
  wire [3:0]        _entries_11_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_11_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_11_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_11_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_11_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_11_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_11_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_11_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_11_io_main_pipe_req_bits_pf_source;
  wire              _entries_11_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_11_io_main_pipe_req_bits_id;
  wire              _entries_11_io_refill_info_valid;
  wire [511:0]      _entries_11_io_refill_info_bits_store_data;
  wire [1:0]        _entries_11_io_refill_info_bits_miss_param;
  wire              _entries_11_io_refill_info_bits_error;
  wire              _entries_11_io_block_addr_valid;
  wire [47:0]       _entries_11_io_block_addr_bits;
  wire              _entries_11_io_req_addr_valid;
  wire [47:0]       _entries_11_io_req_addr_bits;
  wire              _entries_11_io_req_handled_by_this_entry;
  wire              _entries_11_io_forwardInfo_inflight;
  wire [47:0]       _entries_11_io_forwardInfo_paddr;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_11_io_forwardInfo_raw_data_7;
  wire              _entries_11_io_forwardInfo_firstbeat_valid;
  wire              _entries_11_io_forwardInfo_lastbeat_valid;
  wire              _entries_11_io_forwardInfo_corrupt;
  wire              _entries_11_io_matched;
  wire              _entries_11_io_l1Miss;
  wire              _entries_10_io_primary_ready;
  wire              _entries_10_io_secondary_ready;
  wire              _entries_10_io_secondary_reject;
  wire              _entries_10_io_mem_acquire_valid;
  wire [3:0]        _entries_10_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_10_io_mem_acquire_bits_param;
  wire [5:0]        _entries_10_io_mem_acquire_bits_source;
  wire [47:0]       _entries_10_io_mem_acquire_bits_address;
  wire [1:0]        _entries_10_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_10_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_10_io_mem_acquire_bits_user_reqSource;
  wire              _entries_10_io_mem_acquire_bits_user_needHint;
  wire              _entries_10_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_10_io_mem_finish_valid;
  wire [9:0]        _entries_10_io_mem_finish_bits_sink;
  wire              _entries_10_io_queryME_0_primary_ready;
  wire              _entries_10_io_queryME_0_secondary_ready;
  wire              _entries_10_io_queryME_0_secondary_reject;
  wire              _entries_10_io_queryME_1_primary_ready;
  wire              _entries_10_io_queryME_1_secondary_ready;
  wire              _entries_10_io_queryME_1_secondary_reject;
  wire              _entries_10_io_queryME_2_primary_ready;
  wire              _entries_10_io_queryME_2_secondary_ready;
  wire              _entries_10_io_queryME_2_secondary_reject;
  wire              _entries_10_io_queryME_3_primary_ready;
  wire              _entries_10_io_queryME_3_secondary_ready;
  wire              _entries_10_io_queryME_3_secondary_reject;
  wire              _entries_10_io_main_pipe_req_valid;
  wire [3:0]        _entries_10_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_10_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_10_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_10_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_10_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_10_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_10_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_10_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_10_io_main_pipe_req_bits_pf_source;
  wire              _entries_10_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_10_io_main_pipe_req_bits_id;
  wire              _entries_10_io_refill_info_valid;
  wire [511:0]      _entries_10_io_refill_info_bits_store_data;
  wire [1:0]        _entries_10_io_refill_info_bits_miss_param;
  wire              _entries_10_io_refill_info_bits_error;
  wire              _entries_10_io_block_addr_valid;
  wire [47:0]       _entries_10_io_block_addr_bits;
  wire              _entries_10_io_req_addr_valid;
  wire [47:0]       _entries_10_io_req_addr_bits;
  wire              _entries_10_io_req_handled_by_this_entry;
  wire              _entries_10_io_forwardInfo_inflight;
  wire [47:0]       _entries_10_io_forwardInfo_paddr;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_10_io_forwardInfo_raw_data_7;
  wire              _entries_10_io_forwardInfo_firstbeat_valid;
  wire              _entries_10_io_forwardInfo_lastbeat_valid;
  wire              _entries_10_io_forwardInfo_corrupt;
  wire              _entries_10_io_matched;
  wire              _entries_10_io_l1Miss;
  wire              _entries_9_io_primary_ready;
  wire              _entries_9_io_secondary_ready;
  wire              _entries_9_io_secondary_reject;
  wire              _entries_9_io_mem_acquire_valid;
  wire [3:0]        _entries_9_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_9_io_mem_acquire_bits_param;
  wire [5:0]        _entries_9_io_mem_acquire_bits_source;
  wire [47:0]       _entries_9_io_mem_acquire_bits_address;
  wire [1:0]        _entries_9_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_9_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_9_io_mem_acquire_bits_user_reqSource;
  wire              _entries_9_io_mem_acquire_bits_user_needHint;
  wire              _entries_9_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_9_io_mem_finish_valid;
  wire [9:0]        _entries_9_io_mem_finish_bits_sink;
  wire              _entries_9_io_queryME_0_primary_ready;
  wire              _entries_9_io_queryME_0_secondary_ready;
  wire              _entries_9_io_queryME_0_secondary_reject;
  wire              _entries_9_io_queryME_1_primary_ready;
  wire              _entries_9_io_queryME_1_secondary_ready;
  wire              _entries_9_io_queryME_1_secondary_reject;
  wire              _entries_9_io_queryME_2_primary_ready;
  wire              _entries_9_io_queryME_2_secondary_ready;
  wire              _entries_9_io_queryME_2_secondary_reject;
  wire              _entries_9_io_queryME_3_primary_ready;
  wire              _entries_9_io_queryME_3_secondary_ready;
  wire              _entries_9_io_queryME_3_secondary_reject;
  wire              _entries_9_io_main_pipe_req_valid;
  wire [3:0]        _entries_9_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_9_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_9_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_9_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_9_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_9_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_9_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_9_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_9_io_main_pipe_req_bits_pf_source;
  wire              _entries_9_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_9_io_main_pipe_req_bits_id;
  wire              _entries_9_io_refill_info_valid;
  wire [511:0]      _entries_9_io_refill_info_bits_store_data;
  wire [1:0]        _entries_9_io_refill_info_bits_miss_param;
  wire              _entries_9_io_refill_info_bits_error;
  wire              _entries_9_io_block_addr_valid;
  wire [47:0]       _entries_9_io_block_addr_bits;
  wire              _entries_9_io_req_addr_valid;
  wire [47:0]       _entries_9_io_req_addr_bits;
  wire              _entries_9_io_req_handled_by_this_entry;
  wire              _entries_9_io_forwardInfo_inflight;
  wire [47:0]       _entries_9_io_forwardInfo_paddr;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_9_io_forwardInfo_raw_data_7;
  wire              _entries_9_io_forwardInfo_firstbeat_valid;
  wire              _entries_9_io_forwardInfo_lastbeat_valid;
  wire              _entries_9_io_forwardInfo_corrupt;
  wire              _entries_9_io_matched;
  wire              _entries_9_io_l1Miss;
  wire              _entries_8_io_primary_ready;
  wire              _entries_8_io_secondary_ready;
  wire              _entries_8_io_secondary_reject;
  wire              _entries_8_io_mem_acquire_valid;
  wire [3:0]        _entries_8_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_8_io_mem_acquire_bits_param;
  wire [5:0]        _entries_8_io_mem_acquire_bits_source;
  wire [47:0]       _entries_8_io_mem_acquire_bits_address;
  wire [1:0]        _entries_8_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_8_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_8_io_mem_acquire_bits_user_reqSource;
  wire              _entries_8_io_mem_acquire_bits_user_needHint;
  wire              _entries_8_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_8_io_mem_finish_valid;
  wire [9:0]        _entries_8_io_mem_finish_bits_sink;
  wire              _entries_8_io_queryME_0_primary_ready;
  wire              _entries_8_io_queryME_0_secondary_ready;
  wire              _entries_8_io_queryME_0_secondary_reject;
  wire              _entries_8_io_queryME_1_primary_ready;
  wire              _entries_8_io_queryME_1_secondary_ready;
  wire              _entries_8_io_queryME_1_secondary_reject;
  wire              _entries_8_io_queryME_2_primary_ready;
  wire              _entries_8_io_queryME_2_secondary_ready;
  wire              _entries_8_io_queryME_2_secondary_reject;
  wire              _entries_8_io_queryME_3_primary_ready;
  wire              _entries_8_io_queryME_3_secondary_ready;
  wire              _entries_8_io_queryME_3_secondary_reject;
  wire              _entries_8_io_main_pipe_req_valid;
  wire [3:0]        _entries_8_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_8_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_8_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_8_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_8_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_8_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_8_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_8_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_8_io_main_pipe_req_bits_pf_source;
  wire              _entries_8_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_8_io_main_pipe_req_bits_id;
  wire              _entries_8_io_refill_info_valid;
  wire [511:0]      _entries_8_io_refill_info_bits_store_data;
  wire [1:0]        _entries_8_io_refill_info_bits_miss_param;
  wire              _entries_8_io_refill_info_bits_error;
  wire              _entries_8_io_block_addr_valid;
  wire [47:0]       _entries_8_io_block_addr_bits;
  wire              _entries_8_io_req_addr_valid;
  wire [47:0]       _entries_8_io_req_addr_bits;
  wire              _entries_8_io_req_handled_by_this_entry;
  wire              _entries_8_io_forwardInfo_inflight;
  wire [47:0]       _entries_8_io_forwardInfo_paddr;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_8_io_forwardInfo_raw_data_7;
  wire              _entries_8_io_forwardInfo_firstbeat_valid;
  wire              _entries_8_io_forwardInfo_lastbeat_valid;
  wire              _entries_8_io_forwardInfo_corrupt;
  wire              _entries_8_io_matched;
  wire              _entries_8_io_l1Miss;
  wire              _entries_7_io_primary_ready;
  wire              _entries_7_io_secondary_ready;
  wire              _entries_7_io_secondary_reject;
  wire              _entries_7_io_mem_acquire_valid;
  wire [3:0]        _entries_7_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_7_io_mem_acquire_bits_param;
  wire [5:0]        _entries_7_io_mem_acquire_bits_source;
  wire [47:0]       _entries_7_io_mem_acquire_bits_address;
  wire [1:0]        _entries_7_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_7_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_7_io_mem_acquire_bits_user_reqSource;
  wire              _entries_7_io_mem_acquire_bits_user_needHint;
  wire              _entries_7_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_7_io_mem_finish_valid;
  wire [9:0]        _entries_7_io_mem_finish_bits_sink;
  wire              _entries_7_io_queryME_0_primary_ready;
  wire              _entries_7_io_queryME_0_secondary_ready;
  wire              _entries_7_io_queryME_0_secondary_reject;
  wire              _entries_7_io_queryME_1_primary_ready;
  wire              _entries_7_io_queryME_1_secondary_ready;
  wire              _entries_7_io_queryME_1_secondary_reject;
  wire              _entries_7_io_queryME_2_primary_ready;
  wire              _entries_7_io_queryME_2_secondary_ready;
  wire              _entries_7_io_queryME_2_secondary_reject;
  wire              _entries_7_io_queryME_3_primary_ready;
  wire              _entries_7_io_queryME_3_secondary_ready;
  wire              _entries_7_io_queryME_3_secondary_reject;
  wire              _entries_7_io_main_pipe_req_valid;
  wire [3:0]        _entries_7_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_7_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_7_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_7_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_7_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_7_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_7_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_7_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_7_io_main_pipe_req_bits_pf_source;
  wire              _entries_7_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_7_io_main_pipe_req_bits_id;
  wire              _entries_7_io_refill_info_valid;
  wire [511:0]      _entries_7_io_refill_info_bits_store_data;
  wire [1:0]        _entries_7_io_refill_info_bits_miss_param;
  wire              _entries_7_io_refill_info_bits_error;
  wire              _entries_7_io_block_addr_valid;
  wire [47:0]       _entries_7_io_block_addr_bits;
  wire              _entries_7_io_req_addr_valid;
  wire [47:0]       _entries_7_io_req_addr_bits;
  wire              _entries_7_io_req_handled_by_this_entry;
  wire              _entries_7_io_forwardInfo_inflight;
  wire [47:0]       _entries_7_io_forwardInfo_paddr;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_7_io_forwardInfo_raw_data_7;
  wire              _entries_7_io_forwardInfo_firstbeat_valid;
  wire              _entries_7_io_forwardInfo_lastbeat_valid;
  wire              _entries_7_io_forwardInfo_corrupt;
  wire              _entries_7_io_matched;
  wire              _entries_7_io_l1Miss;
  wire              _entries_6_io_primary_ready;
  wire              _entries_6_io_secondary_ready;
  wire              _entries_6_io_secondary_reject;
  wire              _entries_6_io_mem_acquire_valid;
  wire [3:0]        _entries_6_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_6_io_mem_acquire_bits_param;
  wire [5:0]        _entries_6_io_mem_acquire_bits_source;
  wire [47:0]       _entries_6_io_mem_acquire_bits_address;
  wire [1:0]        _entries_6_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_6_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_6_io_mem_acquire_bits_user_reqSource;
  wire              _entries_6_io_mem_acquire_bits_user_needHint;
  wire              _entries_6_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_6_io_mem_finish_valid;
  wire [9:0]        _entries_6_io_mem_finish_bits_sink;
  wire              _entries_6_io_queryME_0_primary_ready;
  wire              _entries_6_io_queryME_0_secondary_ready;
  wire              _entries_6_io_queryME_0_secondary_reject;
  wire              _entries_6_io_queryME_1_primary_ready;
  wire              _entries_6_io_queryME_1_secondary_ready;
  wire              _entries_6_io_queryME_1_secondary_reject;
  wire              _entries_6_io_queryME_2_primary_ready;
  wire              _entries_6_io_queryME_2_secondary_ready;
  wire              _entries_6_io_queryME_2_secondary_reject;
  wire              _entries_6_io_queryME_3_primary_ready;
  wire              _entries_6_io_queryME_3_secondary_ready;
  wire              _entries_6_io_queryME_3_secondary_reject;
  wire              _entries_6_io_main_pipe_req_valid;
  wire [3:0]        _entries_6_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_6_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_6_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_6_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_6_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_6_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_6_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_6_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_6_io_main_pipe_req_bits_pf_source;
  wire              _entries_6_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_6_io_main_pipe_req_bits_id;
  wire              _entries_6_io_refill_info_valid;
  wire [511:0]      _entries_6_io_refill_info_bits_store_data;
  wire [1:0]        _entries_6_io_refill_info_bits_miss_param;
  wire              _entries_6_io_refill_info_bits_error;
  wire              _entries_6_io_block_addr_valid;
  wire [47:0]       _entries_6_io_block_addr_bits;
  wire              _entries_6_io_req_addr_valid;
  wire [47:0]       _entries_6_io_req_addr_bits;
  wire              _entries_6_io_req_handled_by_this_entry;
  wire              _entries_6_io_forwardInfo_inflight;
  wire [47:0]       _entries_6_io_forwardInfo_paddr;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_6_io_forwardInfo_raw_data_7;
  wire              _entries_6_io_forwardInfo_firstbeat_valid;
  wire              _entries_6_io_forwardInfo_lastbeat_valid;
  wire              _entries_6_io_forwardInfo_corrupt;
  wire              _entries_6_io_matched;
  wire              _entries_6_io_l1Miss;
  wire              _entries_5_io_primary_ready;
  wire              _entries_5_io_secondary_ready;
  wire              _entries_5_io_secondary_reject;
  wire              _entries_5_io_mem_acquire_valid;
  wire [3:0]        _entries_5_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_5_io_mem_acquire_bits_param;
  wire [5:0]        _entries_5_io_mem_acquire_bits_source;
  wire [47:0]       _entries_5_io_mem_acquire_bits_address;
  wire [1:0]        _entries_5_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_5_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_5_io_mem_acquire_bits_user_reqSource;
  wire              _entries_5_io_mem_acquire_bits_user_needHint;
  wire              _entries_5_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_5_io_mem_finish_valid;
  wire [9:0]        _entries_5_io_mem_finish_bits_sink;
  wire              _entries_5_io_queryME_0_primary_ready;
  wire              _entries_5_io_queryME_0_secondary_ready;
  wire              _entries_5_io_queryME_0_secondary_reject;
  wire              _entries_5_io_queryME_1_primary_ready;
  wire              _entries_5_io_queryME_1_secondary_ready;
  wire              _entries_5_io_queryME_1_secondary_reject;
  wire              _entries_5_io_queryME_2_primary_ready;
  wire              _entries_5_io_queryME_2_secondary_ready;
  wire              _entries_5_io_queryME_2_secondary_reject;
  wire              _entries_5_io_queryME_3_primary_ready;
  wire              _entries_5_io_queryME_3_secondary_ready;
  wire              _entries_5_io_queryME_3_secondary_reject;
  wire              _entries_5_io_main_pipe_req_valid;
  wire [3:0]        _entries_5_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_5_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_5_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_5_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_5_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_5_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_5_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_5_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_5_io_main_pipe_req_bits_pf_source;
  wire              _entries_5_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_5_io_main_pipe_req_bits_id;
  wire              _entries_5_io_refill_info_valid;
  wire [511:0]      _entries_5_io_refill_info_bits_store_data;
  wire [1:0]        _entries_5_io_refill_info_bits_miss_param;
  wire              _entries_5_io_refill_info_bits_error;
  wire              _entries_5_io_block_addr_valid;
  wire [47:0]       _entries_5_io_block_addr_bits;
  wire              _entries_5_io_req_addr_valid;
  wire [47:0]       _entries_5_io_req_addr_bits;
  wire              _entries_5_io_req_handled_by_this_entry;
  wire              _entries_5_io_forwardInfo_inflight;
  wire [47:0]       _entries_5_io_forwardInfo_paddr;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_5_io_forwardInfo_raw_data_7;
  wire              _entries_5_io_forwardInfo_firstbeat_valid;
  wire              _entries_5_io_forwardInfo_lastbeat_valid;
  wire              _entries_5_io_forwardInfo_corrupt;
  wire              _entries_5_io_matched;
  wire              _entries_5_io_l1Miss;
  wire              _entries_4_io_primary_ready;
  wire              _entries_4_io_secondary_ready;
  wire              _entries_4_io_secondary_reject;
  wire              _entries_4_io_mem_acquire_valid;
  wire [3:0]        _entries_4_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_4_io_mem_acquire_bits_param;
  wire [5:0]        _entries_4_io_mem_acquire_bits_source;
  wire [47:0]       _entries_4_io_mem_acquire_bits_address;
  wire [1:0]        _entries_4_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_4_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_4_io_mem_acquire_bits_user_reqSource;
  wire              _entries_4_io_mem_acquire_bits_user_needHint;
  wire              _entries_4_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_4_io_mem_finish_valid;
  wire [9:0]        _entries_4_io_mem_finish_bits_sink;
  wire              _entries_4_io_queryME_0_primary_ready;
  wire              _entries_4_io_queryME_0_secondary_ready;
  wire              _entries_4_io_queryME_0_secondary_reject;
  wire              _entries_4_io_queryME_1_primary_ready;
  wire              _entries_4_io_queryME_1_secondary_ready;
  wire              _entries_4_io_queryME_1_secondary_reject;
  wire              _entries_4_io_queryME_2_primary_ready;
  wire              _entries_4_io_queryME_2_secondary_ready;
  wire              _entries_4_io_queryME_2_secondary_reject;
  wire              _entries_4_io_queryME_3_primary_ready;
  wire              _entries_4_io_queryME_3_secondary_ready;
  wire              _entries_4_io_queryME_3_secondary_reject;
  wire              _entries_4_io_main_pipe_req_valid;
  wire [3:0]        _entries_4_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_4_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_4_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_4_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_4_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_4_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_4_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_4_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_4_io_main_pipe_req_bits_pf_source;
  wire              _entries_4_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_4_io_main_pipe_req_bits_id;
  wire              _entries_4_io_refill_info_valid;
  wire [511:0]      _entries_4_io_refill_info_bits_store_data;
  wire [1:0]        _entries_4_io_refill_info_bits_miss_param;
  wire              _entries_4_io_refill_info_bits_error;
  wire              _entries_4_io_block_addr_valid;
  wire [47:0]       _entries_4_io_block_addr_bits;
  wire              _entries_4_io_req_addr_valid;
  wire [47:0]       _entries_4_io_req_addr_bits;
  wire              _entries_4_io_req_handled_by_this_entry;
  wire              _entries_4_io_forwardInfo_inflight;
  wire [47:0]       _entries_4_io_forwardInfo_paddr;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_4_io_forwardInfo_raw_data_7;
  wire              _entries_4_io_forwardInfo_firstbeat_valid;
  wire              _entries_4_io_forwardInfo_lastbeat_valid;
  wire              _entries_4_io_forwardInfo_corrupt;
  wire              _entries_4_io_matched;
  wire              _entries_4_io_l1Miss;
  wire              _entries_3_io_primary_ready;
  wire              _entries_3_io_secondary_ready;
  wire              _entries_3_io_secondary_reject;
  wire              _entries_3_io_mem_acquire_valid;
  wire [3:0]        _entries_3_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_3_io_mem_acquire_bits_param;
  wire [5:0]        _entries_3_io_mem_acquire_bits_source;
  wire [47:0]       _entries_3_io_mem_acquire_bits_address;
  wire [1:0]        _entries_3_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_3_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_3_io_mem_acquire_bits_user_reqSource;
  wire              _entries_3_io_mem_acquire_bits_user_needHint;
  wire              _entries_3_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_3_io_mem_finish_valid;
  wire [9:0]        _entries_3_io_mem_finish_bits_sink;
  wire              _entries_3_io_queryME_0_primary_ready;
  wire              _entries_3_io_queryME_0_secondary_ready;
  wire              _entries_3_io_queryME_0_secondary_reject;
  wire              _entries_3_io_queryME_1_primary_ready;
  wire              _entries_3_io_queryME_1_secondary_ready;
  wire              _entries_3_io_queryME_1_secondary_reject;
  wire              _entries_3_io_queryME_2_primary_ready;
  wire              _entries_3_io_queryME_2_secondary_ready;
  wire              _entries_3_io_queryME_2_secondary_reject;
  wire              _entries_3_io_queryME_3_primary_ready;
  wire              _entries_3_io_queryME_3_secondary_ready;
  wire              _entries_3_io_queryME_3_secondary_reject;
  wire              _entries_3_io_main_pipe_req_valid;
  wire [3:0]        _entries_3_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_3_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_3_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_3_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_3_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_3_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_3_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_3_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_3_io_main_pipe_req_bits_pf_source;
  wire              _entries_3_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_3_io_main_pipe_req_bits_id;
  wire              _entries_3_io_refill_info_valid;
  wire [511:0]      _entries_3_io_refill_info_bits_store_data;
  wire [1:0]        _entries_3_io_refill_info_bits_miss_param;
  wire              _entries_3_io_refill_info_bits_error;
  wire              _entries_3_io_block_addr_valid;
  wire [47:0]       _entries_3_io_block_addr_bits;
  wire              _entries_3_io_req_addr_valid;
  wire [47:0]       _entries_3_io_req_addr_bits;
  wire              _entries_3_io_req_handled_by_this_entry;
  wire              _entries_3_io_forwardInfo_inflight;
  wire [47:0]       _entries_3_io_forwardInfo_paddr;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_3_io_forwardInfo_raw_data_7;
  wire              _entries_3_io_forwardInfo_firstbeat_valid;
  wire              _entries_3_io_forwardInfo_lastbeat_valid;
  wire              _entries_3_io_forwardInfo_corrupt;
  wire              _entries_3_io_matched;
  wire              _entries_3_io_l1Miss;
  wire              _entries_2_io_primary_ready;
  wire              _entries_2_io_secondary_ready;
  wire              _entries_2_io_secondary_reject;
  wire              _entries_2_io_mem_acquire_valid;
  wire [3:0]        _entries_2_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_2_io_mem_acquire_bits_param;
  wire [5:0]        _entries_2_io_mem_acquire_bits_source;
  wire [47:0]       _entries_2_io_mem_acquire_bits_address;
  wire [1:0]        _entries_2_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_2_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_2_io_mem_acquire_bits_user_reqSource;
  wire              _entries_2_io_mem_acquire_bits_user_needHint;
  wire              _entries_2_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_2_io_mem_finish_valid;
  wire [9:0]        _entries_2_io_mem_finish_bits_sink;
  wire              _entries_2_io_queryME_0_primary_ready;
  wire              _entries_2_io_queryME_0_secondary_ready;
  wire              _entries_2_io_queryME_0_secondary_reject;
  wire              _entries_2_io_queryME_1_primary_ready;
  wire              _entries_2_io_queryME_1_secondary_ready;
  wire              _entries_2_io_queryME_1_secondary_reject;
  wire              _entries_2_io_queryME_2_primary_ready;
  wire              _entries_2_io_queryME_2_secondary_ready;
  wire              _entries_2_io_queryME_2_secondary_reject;
  wire              _entries_2_io_queryME_3_primary_ready;
  wire              _entries_2_io_queryME_3_secondary_ready;
  wire              _entries_2_io_queryME_3_secondary_reject;
  wire              _entries_2_io_main_pipe_req_valid;
  wire [3:0]        _entries_2_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_2_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_2_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_2_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_2_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_2_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_2_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_2_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_2_io_main_pipe_req_bits_pf_source;
  wire              _entries_2_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_2_io_main_pipe_req_bits_id;
  wire              _entries_2_io_refill_info_valid;
  wire [511:0]      _entries_2_io_refill_info_bits_store_data;
  wire [1:0]        _entries_2_io_refill_info_bits_miss_param;
  wire              _entries_2_io_refill_info_bits_error;
  wire              _entries_2_io_block_addr_valid;
  wire [47:0]       _entries_2_io_block_addr_bits;
  wire              _entries_2_io_req_addr_valid;
  wire [47:0]       _entries_2_io_req_addr_bits;
  wire              _entries_2_io_req_handled_by_this_entry;
  wire              _entries_2_io_forwardInfo_inflight;
  wire [47:0]       _entries_2_io_forwardInfo_paddr;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_2_io_forwardInfo_raw_data_7;
  wire              _entries_2_io_forwardInfo_firstbeat_valid;
  wire              _entries_2_io_forwardInfo_lastbeat_valid;
  wire              _entries_2_io_forwardInfo_corrupt;
  wire              _entries_2_io_matched;
  wire              _entries_2_io_l1Miss;
  wire              _entries_1_io_primary_ready;
  wire              _entries_1_io_secondary_ready;
  wire              _entries_1_io_secondary_reject;
  wire              _entries_1_io_mem_acquire_valid;
  wire [3:0]        _entries_1_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_1_io_mem_acquire_bits_param;
  wire [5:0]        _entries_1_io_mem_acquire_bits_source;
  wire [47:0]       _entries_1_io_mem_acquire_bits_address;
  wire [1:0]        _entries_1_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_1_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_1_io_mem_acquire_bits_user_reqSource;
  wire              _entries_1_io_mem_acquire_bits_user_needHint;
  wire              _entries_1_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_1_io_mem_finish_valid;
  wire [9:0]        _entries_1_io_mem_finish_bits_sink;
  wire              _entries_1_io_queryME_0_primary_ready;
  wire              _entries_1_io_queryME_0_secondary_ready;
  wire              _entries_1_io_queryME_0_secondary_reject;
  wire              _entries_1_io_queryME_1_primary_ready;
  wire              _entries_1_io_queryME_1_secondary_ready;
  wire              _entries_1_io_queryME_1_secondary_reject;
  wire              _entries_1_io_queryME_2_primary_ready;
  wire              _entries_1_io_queryME_2_secondary_ready;
  wire              _entries_1_io_queryME_2_secondary_reject;
  wire              _entries_1_io_queryME_3_primary_ready;
  wire              _entries_1_io_queryME_3_secondary_ready;
  wire              _entries_1_io_queryME_3_secondary_reject;
  wire              _entries_1_io_main_pipe_req_valid;
  wire [3:0]        _entries_1_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_1_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_1_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_1_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_1_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_1_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_1_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_1_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_1_io_main_pipe_req_bits_pf_source;
  wire              _entries_1_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_1_io_main_pipe_req_bits_id;
  wire              _entries_1_io_refill_info_valid;
  wire [511:0]      _entries_1_io_refill_info_bits_store_data;
  wire [1:0]        _entries_1_io_refill_info_bits_miss_param;
  wire              _entries_1_io_refill_info_bits_error;
  wire              _entries_1_io_block_addr_valid;
  wire [47:0]       _entries_1_io_block_addr_bits;
  wire              _entries_1_io_req_addr_valid;
  wire [47:0]       _entries_1_io_req_addr_bits;
  wire              _entries_1_io_req_handled_by_this_entry;
  wire              _entries_1_io_forwardInfo_inflight;
  wire [47:0]       _entries_1_io_forwardInfo_paddr;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_1_io_forwardInfo_raw_data_7;
  wire              _entries_1_io_forwardInfo_firstbeat_valid;
  wire              _entries_1_io_forwardInfo_lastbeat_valid;
  wire              _entries_1_io_forwardInfo_corrupt;
  wire              _entries_1_io_matched;
  wire              _entries_1_io_l1Miss;
  wire              _entries_0_io_primary_ready;
  wire              _entries_0_io_secondary_ready;
  wire              _entries_0_io_secondary_reject;
  wire              _entries_0_io_mem_acquire_valid;
  wire [3:0]        _entries_0_io_mem_acquire_bits_opcode;
  wire [2:0]        _entries_0_io_mem_acquire_bits_param;
  wire [5:0]        _entries_0_io_mem_acquire_bits_source;
  wire [47:0]       _entries_0_io_mem_acquire_bits_address;
  wire [1:0]        _entries_0_io_mem_acquire_bits_user_alias;
  wire [43:0]       _entries_0_io_mem_acquire_bits_user_vaddr;
  wire [3:0]        _entries_0_io_mem_acquire_bits_user_reqSource;
  wire              _entries_0_io_mem_acquire_bits_user_needHint;
  wire              _entries_0_io_mem_acquire_bits_echo_isKeyword;
  wire              _entries_0_io_mem_finish_valid;
  wire [9:0]        _entries_0_io_mem_finish_bits_sink;
  wire              _entries_0_io_queryME_0_primary_ready;
  wire              _entries_0_io_queryME_0_secondary_ready;
  wire              _entries_0_io_queryME_0_secondary_reject;
  wire              _entries_0_io_queryME_1_primary_ready;
  wire              _entries_0_io_queryME_1_secondary_ready;
  wire              _entries_0_io_queryME_1_secondary_reject;
  wire              _entries_0_io_queryME_2_primary_ready;
  wire              _entries_0_io_queryME_2_secondary_ready;
  wire              _entries_0_io_queryME_2_secondary_reject;
  wire              _entries_0_io_queryME_3_primary_ready;
  wire              _entries_0_io_queryME_3_secondary_ready;
  wire              _entries_0_io_queryME_3_secondary_reject;
  wire              _entries_0_io_main_pipe_req_valid;
  wire [3:0]        _entries_0_io_main_pipe_req_bits_miss_id;
  wire [3:0]        _entries_0_io_main_pipe_req_bits_source;
  wire [4:0]        _entries_0_io_main_pipe_req_bits_cmd;
  wire [49:0]       _entries_0_io_main_pipe_req_bits_vaddr;
  wire [47:0]       _entries_0_io_main_pipe_req_bits_addr;
  wire [2:0]        _entries_0_io_main_pipe_req_bits_word_idx;
  wire [127:0]      _entries_0_io_main_pipe_req_bits_amo_data;
  wire [15:0]       _entries_0_io_main_pipe_req_bits_amo_mask;
  wire [2:0]        _entries_0_io_main_pipe_req_bits_pf_source;
  wire              _entries_0_io_main_pipe_req_bits_access;
  wire [5:0]        _entries_0_io_main_pipe_req_bits_id;
  wire              _entries_0_io_refill_info_valid;
  wire [511:0]      _entries_0_io_refill_info_bits_store_data;
  wire [1:0]        _entries_0_io_refill_info_bits_miss_param;
  wire              _entries_0_io_refill_info_bits_error;
  wire              _entries_0_io_block_addr_valid;
  wire [47:0]       _entries_0_io_block_addr_bits;
  wire              _entries_0_io_req_addr_valid;
  wire [47:0]       _entries_0_io_req_addr_bits;
  wire              _entries_0_io_req_handled_by_this_entry;
  wire              _entries_0_io_forwardInfo_inflight;
  wire [47:0]       _entries_0_io_forwardInfo_paddr;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_0;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_1;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_2;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_3;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_4;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_5;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_6;
  wire [63:0]       _entries_0_io_forwardInfo_raw_data_7;
  wire              _entries_0_io_forwardInfo_firstbeat_valid;
  wire              _entries_0_io_forwardInfo_lastbeat_valid;
  wire              _entries_0_io_forwardInfo_corrupt;
  wire              _entries_0_io_matched;
  wire              _entries_0_io_l1Miss;
  reg  [3:0]        miss_req_pipe_reg_req_source;
  reg  [2:0]        miss_req_pipe_reg_req_pf_source;
  reg  [4:0]        miss_req_pipe_reg_req_cmd;
  reg  [47:0]       miss_req_pipe_reg_req_addr;
  reg  [49:0]       miss_req_pipe_reg_req_vaddr;
  reg               miss_req_pipe_reg_req_full_overwrite;
  reg  [2:0]        miss_req_pipe_reg_req_word_idx;
  reg  [127:0]      miss_req_pipe_reg_req_amo_data;
  reg  [15:0]       miss_req_pipe_reg_req_amo_mask;
  reg  [1:0]        miss_req_pipe_reg_req_req_coh_state;
  reg  [5:0]        miss_req_pipe_reg_req_id;
  reg  [511:0]      miss_req_pipe_reg_req_store_data;
  reg  [63:0]       miss_req_pipe_reg_req_store_mask;
  reg               miss_req_pipe_reg_merge;
  reg               miss_req_pipe_reg_alloc;
  reg               miss_req_pipe_reg_cancel;
  reg  [3:0]        miss_req_pipe_reg_mshr_id;
  wire              _acquire_from_pipereg_bits_T = miss_req_pipe_reg_req_source == 4'h0;
  wire              _acquire_from_pipereg_bits_T_1 = miss_req_pipe_reg_req_source == 4'h1;
  wire              _io_prefetch_info_fdp_late_miss_prefetch_T_2 =
    miss_req_pipe_reg_req_source > 4'h2;
  wire              _acquire_from_pipereg_valid_merge_load_T_5 =
    io_req_bits_source == 4'h0;
  wire              _acquire_from_pipereg_valid_T_5 = io_req_bits_source == 4'h1;
  wire              merge =
    miss_req_pipe_reg_alloc & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
    & miss_req_pipe_reg_req_vaddr[13:12] == io_req_bits_vaddr[13:12]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_merge_load_T_5
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_T_5) | _entries_15_io_secondary_ready
    | _entries_14_io_secondary_ready | _entries_13_io_secondary_ready
    | _entries_12_io_secondary_ready | _entries_11_io_secondary_ready
    | _entries_10_io_secondary_ready | _entries_9_io_secondary_ready
    | _entries_8_io_secondary_ready | _entries_7_io_secondary_ready
    | _entries_6_io_secondary_ready | _entries_5_io_secondary_ready
    | _entries_4_io_secondary_ready | _entries_3_io_secondary_ready
    | _entries_2_io_secondary_ready | _entries_1_io_secondary_ready
    | _entries_0_io_secondary_ready;
  wire              reject =
    miss_req_pipe_reg_alloc & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
    & (miss_req_pipe_reg_req_vaddr[13:12] != io_req_bits_vaddr[13:12]
       | ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
            | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
           & _acquire_from_pipereg_valid_merge_load_T_5
           | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
           & _acquire_from_pipereg_valid_T_5)) | _entries_15_io_secondary_reject
    | _entries_14_io_secondary_reject | _entries_13_io_secondary_reject
    | _entries_12_io_secondary_reject | _entries_11_io_secondary_reject
    | _entries_10_io_secondary_reject | _entries_9_io_secondary_reject
    | _entries_8_io_secondary_reject | _entries_7_io_secondary_reject
    | _entries_6_io_secondary_reject | _entries_5_io_secondary_reject
    | _entries_4_io_secondary_reject | _entries_3_io_secondary_reject
    | _entries_2_io_secondary_reject | _entries_1_io_secondary_reject
    | _entries_0_io_secondary_reject;
  wire              alloc =
    ~reject & ~merge
    & (_entries_15_io_primary_ready | _entries_14_io_primary_ready
       | _entries_13_io_primary_ready | _entries_12_io_primary_ready
       | _entries_11_io_primary_ready | _entries_10_io_primary_ready
       | _entries_9_io_primary_ready | _entries_8_io_primary_ready
       | _entries_7_io_primary_ready | _entries_6_io_primary_ready
       | _entries_5_io_primary_ready | _entries_4_io_primary_ready
       | _entries_3_io_primary_ready | _entries_2_io_primary_ready
       | _entries_1_io_primary_ready | _entries_0_io_primary_ready);
  wire              _reject_merge_load_T_11 = io_queryMQ_0_req_bits_source == 4'h0;
  wire              _reject_merge_store_T_7 = io_queryMQ_0_req_bits_source == 4'h1;
  wire              _merge_T_75 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_0_req_bits_addr[47:6]
    & miss_req_pipe_reg_req_vaddr[13:12] == io_queryMQ_0_req_bits_vaddr[13:12]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_11
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_7) | _entries_15_io_queryME_0_secondary_ready
    | _entries_14_io_queryME_0_secondary_ready | _entries_13_io_queryME_0_secondary_ready
    | _entries_12_io_queryME_0_secondary_ready | _entries_11_io_queryME_0_secondary_ready
    | _entries_10_io_queryME_0_secondary_ready | _entries_9_io_queryME_0_secondary_ready
    | _entries_8_io_queryME_0_secondary_ready | _entries_7_io_queryME_0_secondary_ready
    | _entries_6_io_queryME_0_secondary_ready | _entries_5_io_queryME_0_secondary_ready
    | _entries_4_io_queryME_0_secondary_ready | _entries_3_io_queryME_0_secondary_ready
    | _entries_2_io_queryME_0_secondary_ready | _entries_1_io_queryME_0_secondary_ready
    | _entries_0_io_queryME_0_secondary_ready;
  wire              _reject_merge_load_T_17 = io_queryMQ_1_req_bits_source == 4'h0;
  wire              _reject_merge_store_T_11 = io_queryMQ_1_req_bits_source == 4'h1;
  wire              _merge_T_113 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_1_req_bits_addr[47:6]
    & miss_req_pipe_reg_req_vaddr[13:12] == io_queryMQ_1_req_bits_vaddr[13:12]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_17
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_11) | _entries_15_io_queryME_1_secondary_ready
    | _entries_14_io_queryME_1_secondary_ready | _entries_13_io_queryME_1_secondary_ready
    | _entries_12_io_queryME_1_secondary_ready | _entries_11_io_queryME_1_secondary_ready
    | _entries_10_io_queryME_1_secondary_ready | _entries_9_io_queryME_1_secondary_ready
    | _entries_8_io_queryME_1_secondary_ready | _entries_7_io_queryME_1_secondary_ready
    | _entries_6_io_queryME_1_secondary_ready | _entries_5_io_queryME_1_secondary_ready
    | _entries_4_io_queryME_1_secondary_ready | _entries_3_io_queryME_1_secondary_ready
    | _entries_2_io_queryME_1_secondary_ready | _entries_1_io_queryME_1_secondary_ready
    | _entries_0_io_queryME_1_secondary_ready;
  wire              _reject_merge_load_T_23 = io_queryMQ_2_req_bits_source == 4'h0;
  wire              _reject_merge_store_T_15 = io_queryMQ_2_req_bits_source == 4'h1;
  wire              _merge_T_151 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_2_req_bits_addr[47:6]
    & miss_req_pipe_reg_req_vaddr[13:12] == io_queryMQ_2_req_bits_vaddr[13:12]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_23
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_15) | _entries_15_io_queryME_2_secondary_ready
    | _entries_14_io_queryME_2_secondary_ready | _entries_13_io_queryME_2_secondary_ready
    | _entries_12_io_queryME_2_secondary_ready | _entries_11_io_queryME_2_secondary_ready
    | _entries_10_io_queryME_2_secondary_ready | _entries_9_io_queryME_2_secondary_ready
    | _entries_8_io_queryME_2_secondary_ready | _entries_7_io_queryME_2_secondary_ready
    | _entries_6_io_queryME_2_secondary_ready | _entries_5_io_queryME_2_secondary_ready
    | _entries_4_io_queryME_2_secondary_ready | _entries_3_io_queryME_2_secondary_ready
    | _entries_2_io_queryME_2_secondary_ready | _entries_1_io_queryME_2_secondary_ready
    | _entries_0_io_queryME_2_secondary_ready;
  wire              _reject_merge_load_T_29 = io_queryMQ_3_req_bits_source == 4'h0;
  wire              _reject_merge_store_T_19 = io_queryMQ_3_req_bits_source == 4'h1;
  wire              _merge_T_189 =
    miss_req_pipe_reg_alloc
    & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_3_req_bits_addr[47:6]
    & miss_req_pipe_reg_req_vaddr[13:12] == io_queryMQ_3_req_bits_vaddr[13:12]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_29
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _reject_merge_store_T_19) | _entries_15_io_queryME_3_secondary_ready
    | _entries_14_io_queryME_3_secondary_ready | _entries_13_io_queryME_3_secondary_ready
    | _entries_12_io_queryME_3_secondary_ready | _entries_11_io_queryME_3_secondary_ready
    | _entries_10_io_queryME_3_secondary_ready | _entries_9_io_queryME_3_secondary_ready
    | _entries_8_io_queryME_3_secondary_ready | _entries_7_io_queryME_3_secondary_ready
    | _entries_6_io_queryME_3_secondary_ready | _entries_5_io_queryME_3_secondary_ready
    | _entries_4_io_queryME_3_secondary_ready | _entries_3_io_queryME_3_secondary_ready
    | _entries_2_io_queryME_3_secondary_ready | _entries_1_io_queryME_3_secondary_ready
    | _entries_0_io_queryME_3_secondary_ready;
  wire              req_pipeline_reg_handled =
    miss_req_pipe_reg_alloc & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
    & miss_req_pipe_reg_req_vaddr[13:12] == io_req_bits_vaddr[13:12]
    & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
        | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_merge_load_T_5
       | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
       & _acquire_from_pipereg_valid_T_5) & io_req_valid;
  wire [6:0]        _io_resp_id_T_3 =
    {_entries_15_io_req_handled_by_this_entry,
     _entries_14_io_req_handled_by_this_entry,
     _entries_13_io_req_handled_by_this_entry,
     _entries_12_io_req_handled_by_this_entry,
     _entries_11_io_req_handled_by_this_entry,
     _entries_10_io_req_handled_by_this_entry,
     _entries_9_io_req_handled_by_this_entry}
    | {_entries_7_io_req_handled_by_this_entry,
       _entries_6_io_req_handled_by_this_entry,
       _entries_5_io_req_handled_by_this_entry,
       _entries_4_io_req_handled_by_this_entry,
       _entries_3_io_req_handled_by_this_entry,
       _entries_2_io_req_handled_by_this_entry,
       _entries_1_io_req_handled_by_this_entry};
  wire [2:0]        _io_resp_id_T_5 = _io_resp_id_T_3[6:4] | _io_resp_id_T_3[2:0];
  wire [3:0]        _io_resp_id_T_11 =
    {|{_entries_15_io_req_handled_by_this_entry,
       _entries_14_io_req_handled_by_this_entry,
       _entries_13_io_req_handled_by_this_entry,
       _entries_12_io_req_handled_by_this_entry,
       _entries_11_io_req_handled_by_this_entry,
       _entries_10_io_req_handled_by_this_entry,
       _entries_9_io_req_handled_by_this_entry,
       _entries_8_io_req_handled_by_this_entry},
     |(_io_resp_id_T_3[6:3]),
     |(_io_resp_id_T_5[2:1]),
     _io_resp_id_T_5[2] | _io_resp_id_T_5[0]};
  reg  [9:0]        source_except_load_cnt;
  reg               memSetPattenDetected_last_REG;
  reg               forward_mshr;
  reg  [7:0]        forwardData_0;
  reg  [7:0]        forwardData_1;
  reg  [7:0]        forwardData_2;
  reg  [7:0]        forwardData_3;
  reg  [7:0]        forwardData_4;
  reg  [7:0]        forwardData_5;
  reg  [7:0]        forwardData_6;
  reg  [7:0]        forwardData_7;
  reg  [7:0]        forwardData_8;
  reg  [7:0]        forwardData_9;
  reg  [7:0]        forwardData_10;
  reg  [7:0]        forwardData_11;
  reg  [7:0]        forwardData_12;
  reg  [7:0]        forwardData_13;
  reg  [7:0]        forwardData_14;
  reg  [7:0]        forwardData_15;
  reg               io_forward_0_forward_result_valid_REG;
  reg               io_forward_0_corrupt_REG;
  reg               forward_mshr_1;
  reg  [7:0]        forwardData_1_0;
  reg  [7:0]        forwardData_1_1;
  reg  [7:0]        forwardData_1_2;
  reg  [7:0]        forwardData_1_3;
  reg  [7:0]        forwardData_1_4;
  reg  [7:0]        forwardData_1_5;
  reg  [7:0]        forwardData_1_6;
  reg  [7:0]        forwardData_1_7;
  reg  [7:0]        forwardData_1_8;
  reg  [7:0]        forwardData_1_9;
  reg  [7:0]        forwardData_1_10;
  reg  [7:0]        forwardData_1_11;
  reg  [7:0]        forwardData_1_12;
  reg  [7:0]        forwardData_1_13;
  reg  [7:0]        forwardData_1_14;
  reg  [7:0]        forwardData_1_15;
  reg               io_forward_1_forward_result_valid_REG;
  reg               io_forward_1_corrupt_REG;
  reg               forward_mshr_2;
  reg  [7:0]        forwardData_2_0;
  reg  [7:0]        forwardData_2_1;
  reg  [7:0]        forwardData_2_2;
  reg  [7:0]        forwardData_2_3;
  reg  [7:0]        forwardData_2_4;
  reg  [7:0]        forwardData_2_5;
  reg  [7:0]        forwardData_2_6;
  reg  [7:0]        forwardData_2_7;
  reg  [7:0]        forwardData_2_8;
  reg  [7:0]        forwardData_2_9;
  reg  [7:0]        forwardData_2_10;
  reg  [7:0]        forwardData_2_11;
  reg  [7:0]        forwardData_2_12;
  reg  [7:0]        forwardData_2_13;
  reg  [7:0]        forwardData_2_14;
  reg  [7:0]        forwardData_2_15;
  reg               io_forward_2_forward_result_valid_REG;
  reg               io_forward_2_corrupt_REG;
  wire              _GEN = io_mem_grant_bits_source == 6'h0;
  wire              _io_prefetch_info_naive_late_miss_prefetch_T_4 =
    miss_req_pipe_reg_merge | miss_req_pipe_reg_alloc;
  wire              _GEN_0 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h0;
  wire              _entries_15_io_acquire_fired_by_pipe_reg_T =
    io_mem_acquire_ready & allowed_1 & acquire_from_pipereg_valid;
  wire              _entries_15_io_main_pipe_resp_T =
    io_main_pipe_resp_valid & io_main_pipe_resp_bits_ack_miss_queue;
  wire              _entries_15_io_main_pipe_replay_T =
    io_mainpipe_info_s2_valid & io_mainpipe_info_s2_replay_to_mq;
  wire              _io_refill_info_bits_T = io_mainpipe_info_s2_miss_id == 4'h0;
  wire              _entries_15_io_main_pipe_refill_resp_T =
    io_mainpipe_info_s3_valid & io_mainpipe_info_s3_refill_resp;
  wire              _GEN_1 = io_mem_grant_bits_source == 6'h1;
  wire              _GEN_2 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h1;
  wire              _io_refill_info_bits_T_1 = io_mainpipe_info_s2_miss_id == 4'h1;
  wire              _GEN_3 = io_mem_grant_bits_source == 6'h2;
  wire              _GEN_4 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h2;
  wire              _io_refill_info_bits_T_2 = io_mainpipe_info_s2_miss_id == 4'h2;
  wire              _GEN_5 = io_mem_grant_bits_source == 6'h3;
  wire              _GEN_6 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h3;
  wire              _io_refill_info_bits_T_3 = io_mainpipe_info_s2_miss_id == 4'h3;
  wire              _GEN_7 = io_mem_grant_bits_source == 6'h4;
  wire              _GEN_8 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h4;
  wire              _io_refill_info_bits_T_4 = io_mainpipe_info_s2_miss_id == 4'h4;
  wire              _GEN_9 = io_mem_grant_bits_source == 6'h5;
  wire              _GEN_10 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h5;
  wire              _io_refill_info_bits_T_5 = io_mainpipe_info_s2_miss_id == 4'h5;
  wire              _GEN_11 = io_mem_grant_bits_source == 6'h6;
  wire              _GEN_12 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h6;
  wire              _io_refill_info_bits_T_6 = io_mainpipe_info_s2_miss_id == 4'h6;
  wire              _GEN_13 = io_mem_grant_bits_source == 6'h7;
  wire              _GEN_14 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h7;
  wire              _io_refill_info_bits_T_7 = io_mainpipe_info_s2_miss_id == 4'h7;
  wire              _GEN_15 = io_mem_grant_bits_source == 6'h8;
  wire              _GEN_16 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h8;
  wire              _io_refill_info_bits_T_8 = io_mainpipe_info_s2_miss_id == 4'h8;
  wire              _GEN_17 = io_mem_grant_bits_source == 6'h9;
  wire              _GEN_18 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'h9;
  wire              _io_refill_info_bits_T_9 = io_mainpipe_info_s2_miss_id == 4'h9;
  wire              _GEN_19 = io_mem_grant_bits_source == 6'hA;
  wire              _GEN_20 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'hA;
  wire              _io_refill_info_bits_T_10 = io_mainpipe_info_s2_miss_id == 4'hA;
  wire              _GEN_21 = io_mem_grant_bits_source == 6'hB;
  wire              _GEN_22 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'hB;
  wire              _io_refill_info_bits_T_11 = io_mainpipe_info_s2_miss_id == 4'hB;
  wire              _GEN_23 = io_mem_grant_bits_source == 6'hC;
  wire              _GEN_24 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'hC;
  wire              _io_refill_info_bits_T_12 = io_mainpipe_info_s2_miss_id == 4'hC;
  wire              _GEN_25 = io_mem_grant_bits_source == 6'hD;
  wire              _GEN_26 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'hD;
  wire              _io_refill_info_bits_T_13 = io_mainpipe_info_s2_miss_id == 4'hD;
  wire              _GEN_27 = io_mem_grant_bits_source == 6'hE;
  wire              _GEN_28 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & miss_req_pipe_reg_mshr_id == 4'hE;
  wire              _io_refill_info_bits_T_14 = io_mainpipe_info_s2_miss_id == 4'hE;
  wire              _GEN_29 = io_mem_grant_bits_source == 6'hF;
  wire              _GEN_30 =
    _io_prefetch_info_naive_late_miss_prefetch_T_4 & (&miss_req_pipe_reg_mshr_id);
  wire              _GEN_31 = io_mem_grant_valid & io_mem_grant_bits_opcode == 4'h8;
  assign acquire_from_pipereg_valid =
    miss_req_pipe_reg_alloc
    & ~(io_req_valid & miss_req_pipe_reg_alloc
        & miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
        & miss_req_pipe_reg_req_vaddr[13:12] == io_req_bits_vaddr[13:12]
        & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
            | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
           & _acquire_from_pipereg_valid_merge_load_T_5
           | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
           & _acquire_from_pipereg_valid_T_5) & _acquire_from_pipereg_valid_T_5);
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_23 =
    miss_req_pipe_reg_req_cmd == 5'h1;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_24 =
    miss_req_pipe_reg_req_cmd == 5'h11;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_26 =
    miss_req_pipe_reg_req_cmd == 5'h7;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_28 =
    miss_req_pipe_reg_req_cmd == 5'h4;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_29 =
    miss_req_pipe_reg_req_cmd == 5'h9;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_30 =
    miss_req_pipe_reg_req_cmd == 5'hA;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_31 =
    miss_req_pipe_reg_req_cmd == 5'hB;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_35 =
    miss_req_pipe_reg_req_cmd == 5'h8;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_36 =
    miss_req_pipe_reg_req_cmd == 5'hC;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_37 =
    miss_req_pipe_reg_req_cmd == 5'hD;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_38 =
    miss_req_pipe_reg_req_cmd == 5'hE;
  wire              _acquire_from_pipereg_bits_grow_param_r_c_cat_T_39 =
    miss_req_pipe_reg_req_cmd == 5'hF;
  wire [3:0]        _acquire_from_pipereg_bits_grow_param_r_T =
    {_acquire_from_pipereg_bits_grow_param_r_c_cat_T_23
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_24
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_26
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_28
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_29
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_30
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_31
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_35
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_36
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_37
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_38
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_39,
     _acquire_from_pipereg_bits_grow_param_r_c_cat_T_23
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_24
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_26
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_28
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_29
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_30
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_31
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_35
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_36
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_37
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_38
       | _acquire_from_pipereg_bits_grow_param_r_c_cat_T_39
       | miss_req_pipe_reg_req_cmd == 5'h3 | miss_req_pipe_reg_req_cmd == 5'h6,
     miss_req_pipe_reg_req_req_coh_state};
  wire [1:0]        _acquire_from_pipereg_bits_grow_param_r_T_27 =
    {1'h0, _acquire_from_pipereg_bits_grow_param_r_T == 4'hC};
  wire [15:0][1:0]  _GEN_32 =
    {{2'h3},
     {2'h3},
     {2'h2},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {_acquire_from_pipereg_bits_grow_param_r_T_27},
     {2'h3},
     {2'h2},
     {2'h2},
     {2'h1},
     {2'h3},
     {2'h2},
     {2'h1},
     {2'h0}};
  reg               beatsLeft;
  wire              _GEN_33 =
    _entries_12_io_mem_acquire_valid | _entries_11_io_mem_acquire_valid;
  wire              _GEN_34 =
    _entries_11_io_mem_acquire_valid | _entries_10_io_mem_acquire_valid;
  wire              _GEN_35 =
    _entries_10_io_mem_acquire_valid | _entries_9_io_mem_acquire_valid;
  wire              _GEN_36 =
    _entries_9_io_mem_acquire_valid | _entries_8_io_mem_acquire_valid;
  wire              _GEN_37 =
    _entries_8_io_mem_acquire_valid | _entries_7_io_mem_acquire_valid;
  wire              _GEN_38 =
    _entries_7_io_mem_acquire_valid | _entries_6_io_mem_acquire_valid;
  wire              _GEN_39 =
    _entries_6_io_mem_acquire_valid | _entries_5_io_mem_acquire_valid;
  wire              _GEN_40 =
    _entries_5_io_mem_acquire_valid | _entries_4_io_mem_acquire_valid;
  wire              _GEN_41 =
    _entries_4_io_mem_acquire_valid | _entries_3_io_mem_acquire_valid;
  wire              _GEN_42 =
    _entries_3_io_mem_acquire_valid | _entries_2_io_mem_acquire_valid;
  wire              _GEN_43 =
    _entries_2_io_mem_acquire_valid | _entries_1_io_mem_acquire_valid;
  wire              _GEN_44 =
    _entries_1_io_mem_acquire_valid | _entries_0_io_mem_acquire_valid;
  wire              _GEN_45 =
    _entries_0_io_mem_acquire_valid | acquire_from_pipereg_valid;
  wire              _GEN_46 = acquire_from_pipereg_valid | _cmo_unit_io_req_chanA_valid;
  wire              _GEN_47 = _GEN_35 | _GEN_37;
  wire              _GEN_48 = _GEN_36 | _GEN_38;
  wire              _GEN_49 = _GEN_37 | _GEN_39;
  wire              _GEN_50 = _GEN_38 | _GEN_40;
  wire              _GEN_51 = _GEN_39 | _GEN_41;
  wire              _GEN_52 = _GEN_40 | _GEN_42;
  wire              _GEN_53 = _GEN_41 | _GEN_43;
  wire              _GEN_54 = _GEN_42 | _GEN_44;
  wire              _GEN_55 = _GEN_43 | _GEN_45;
  wire              _GEN_56 = _GEN_44 | _GEN_46;
  wire              _GEN_57 = _GEN_45 | _cmo_unit_io_req_chanA_valid;
  wire              _GEN_58 = _GEN_51 | _GEN_55;
  wire              _GEN_59 = _GEN_52 | _GEN_56;
  wire              _GEN_60 = _GEN_53 | _GEN_57;
  wire              _GEN_61 = _GEN_54 | _GEN_46;
  wire              _GEN_62 = _GEN_55 | _cmo_unit_io_req_chanA_valid;
  wire              _GEN_63 =
    _entries_13_io_mem_acquire_valid | _entries_12_io_mem_acquire_valid | _GEN_34
    | _GEN_48 | _GEN_59;
  wire              _GEN_64 = _GEN_33 | _GEN_35 | _GEN_49 | _GEN_60;
  wire              _GEN_65 = _GEN_34 | _GEN_36 | _GEN_50 | _GEN_61;
  wire              _GEN_66 = _GEN_47 | _GEN_51 | _GEN_62;
  wire              _GEN_67 = _GEN_48 | _GEN_52 | _GEN_56;
  wire              _GEN_68 = _GEN_49 | _GEN_53 | _GEN_57;
  wire              _GEN_69 = _GEN_50 | _GEN_54 | _GEN_46;
  wire              _GEN_70 = _GEN_58 | _cmo_unit_io_req_chanA_valid;
  wire              _GEN_71 =
    _entries_14_io_mem_acquire_valid | _entries_13_io_mem_acquire_valid | _GEN_33
    | _GEN_47 | _GEN_58 | _cmo_unit_io_req_chanA_valid;
  wire              winner_1 = ~_cmo_unit_io_req_chanA_valid & acquire_from_pipereg_valid;
  wire              winner_2 = ~_GEN_46 & _entries_0_io_mem_acquire_valid;
  wire              winner_3 = ~_GEN_57 & _entries_1_io_mem_acquire_valid;
  wire              winner_4 = ~_GEN_56 & _entries_2_io_mem_acquire_valid;
  wire              winner_5 = ~_GEN_62 & _entries_3_io_mem_acquire_valid;
  wire              winner_6 = ~_GEN_61 & _entries_4_io_mem_acquire_valid;
  wire              winner_7 = ~_GEN_60 & _entries_5_io_mem_acquire_valid;
  wire              winner_8 = ~_GEN_59 & _entries_6_io_mem_acquire_valid;
  wire              winner_9 = ~_GEN_70 & _entries_7_io_mem_acquire_valid;
  wire              winner_10 = ~_GEN_69 & _entries_8_io_mem_acquire_valid;
  wire              winner_11 = ~_GEN_68 & _entries_9_io_mem_acquire_valid;
  wire              winner_12 = ~_GEN_67 & _entries_10_io_mem_acquire_valid;
  wire              winner_13 = ~_GEN_66 & _entries_11_io_mem_acquire_valid;
  wire              winner_14 = ~_GEN_65 & _entries_12_io_mem_acquire_valid;
  wire              winner_15 = ~_GEN_64 & _entries_13_io_mem_acquire_valid;
  wire              winner_16 = ~_GEN_63 & _entries_14_io_mem_acquire_valid;
  wire              winner_17 = ~_GEN_71 & _entries_15_io_mem_acquire_valid;
  reg               state_0;
  reg               state_1;
  reg               state_2;
  reg               state_3;
  reg               state_4;
  reg               state_5;
  reg               state_6;
  reg               state_7;
  reg               state_8;
  reg               state_9;
  reg               state_10;
  reg               state_11;
  reg               state_12;
  reg               state_13;
  reg               state_14;
  reg               state_15;
  reg               state_16;
  reg               state_17;
  wire              muxState_0 = beatsLeft ? state_0 : _cmo_unit_io_req_chanA_valid;
  wire              muxState_1 = beatsLeft ? state_1 : winner_1;
  wire              muxState_2 = beatsLeft ? state_2 : winner_2;
  wire              muxState_3 = beatsLeft ? state_3 : winner_3;
  wire              muxState_4 = beatsLeft ? state_4 : winner_4;
  wire              muxState_5 = beatsLeft ? state_5 : winner_5;
  wire              muxState_6 = beatsLeft ? state_6 : winner_6;
  wire              muxState_7 = beatsLeft ? state_7 : winner_7;
  wire              muxState_8 = beatsLeft ? state_8 : winner_8;
  wire              muxState_9 = beatsLeft ? state_9 : winner_9;
  wire              muxState_10 = beatsLeft ? state_10 : winner_10;
  wire              muxState_11 = beatsLeft ? state_11 : winner_11;
  wire              muxState_12 = beatsLeft ? state_12 : winner_12;
  wire              muxState_13 = beatsLeft ? state_13 : winner_13;
  wire              muxState_14 = beatsLeft ? state_14 : winner_14;
  wire              muxState_15 = beatsLeft ? state_15 : winner_15;
  wire              muxState_16 = beatsLeft ? state_16 : winner_16;
  wire              muxState_17 = beatsLeft ? state_17 : winner_17;
  assign allowed_1 = beatsLeft ? state_1 : ~_cmo_unit_io_req_chanA_valid;
  wire              io_mem_acquire_valid_0 =
    beatsLeft
      ? state_0 & _cmo_unit_io_req_chanA_valid | state_1 & acquire_from_pipereg_valid
        | state_2 & _entries_0_io_mem_acquire_valid | state_3
        & _entries_1_io_mem_acquire_valid | state_4 & _entries_2_io_mem_acquire_valid
        | state_5 & _entries_3_io_mem_acquire_valid | state_6
        & _entries_4_io_mem_acquire_valid | state_7 & _entries_5_io_mem_acquire_valid
        | state_8 & _entries_6_io_mem_acquire_valid | state_9
        & _entries_7_io_mem_acquire_valid | state_10 & _entries_8_io_mem_acquire_valid
        | state_11 & _entries_9_io_mem_acquire_valid | state_12
        & _entries_10_io_mem_acquire_valid | state_13 & _entries_11_io_mem_acquire_valid
        | state_14 & _entries_12_io_mem_acquire_valid | state_15
        & _entries_13_io_mem_acquire_valid | state_16 & _entries_14_io_mem_acquire_valid
        | state_17 & _entries_15_io_mem_acquire_valid
      : _cmo_unit_io_req_chanA_valid | acquire_from_pipereg_valid
        | _entries_0_io_mem_acquire_valid | _entries_1_io_mem_acquire_valid
        | _entries_2_io_mem_acquire_valid | _entries_3_io_mem_acquire_valid
        | _entries_4_io_mem_acquire_valid | _entries_5_io_mem_acquire_valid
        | _entries_6_io_mem_acquire_valid | _entries_7_io_mem_acquire_valid
        | _entries_8_io_mem_acquire_valid | _entries_9_io_mem_acquire_valid
        | _entries_10_io_mem_acquire_valid | _entries_11_io_mem_acquire_valid
        | _entries_12_io_mem_acquire_valid | _entries_13_io_mem_acquire_valid
        | _entries_14_io_mem_acquire_valid | _entries_15_io_mem_acquire_valid;
  reg               beatsLeft_1;
  wire              _GEN_72 =
    _entries_12_io_mem_finish_valid | _entries_11_io_mem_finish_valid;
  wire              _GEN_73 =
    _entries_11_io_mem_finish_valid | _entries_10_io_mem_finish_valid;
  wire              _GEN_74 =
    _entries_10_io_mem_finish_valid | _entries_9_io_mem_finish_valid;
  wire              _GEN_75 =
    _entries_9_io_mem_finish_valid | _entries_8_io_mem_finish_valid;
  wire              _GEN_76 =
    _entries_8_io_mem_finish_valid | _entries_7_io_mem_finish_valid;
  wire              _GEN_77 =
    _entries_7_io_mem_finish_valid | _entries_6_io_mem_finish_valid;
  wire              _GEN_78 =
    _entries_6_io_mem_finish_valid | _entries_5_io_mem_finish_valid;
  wire              _GEN_79 =
    _entries_5_io_mem_finish_valid | _entries_4_io_mem_finish_valid;
  wire              _GEN_80 =
    _entries_4_io_mem_finish_valid | _entries_3_io_mem_finish_valid;
  wire              _GEN_81 =
    _entries_3_io_mem_finish_valid | _entries_2_io_mem_finish_valid;
  wire              _GEN_82 =
    _entries_2_io_mem_finish_valid | _entries_1_io_mem_finish_valid;
  wire              _GEN_83 =
    _entries_1_io_mem_finish_valid | _entries_0_io_mem_finish_valid;
  wire              _GEN_84 = _GEN_74 | _GEN_76;
  wire              _GEN_85 = _GEN_75 | _GEN_77;
  wire              _GEN_86 = _GEN_76 | _GEN_78;
  wire              _GEN_87 = _GEN_77 | _GEN_79;
  wire              _GEN_88 = _GEN_78 | _GEN_80;
  wire              _GEN_89 = _GEN_79 | _GEN_81;
  wire              _GEN_90 = _GEN_80 | _GEN_82;
  wire              _GEN_91 = _GEN_81 | _GEN_83;
  wire              _GEN_92 = _GEN_82 | _entries_0_io_mem_finish_valid;
  wire              _GEN_93 = _GEN_87 | _GEN_91;
  wire              _GEN_94 = _GEN_88 | _GEN_92;
  wire              _GEN_95 = _GEN_89 | _GEN_83;
  wire              _GEN_96 = _GEN_90 | _entries_0_io_mem_finish_valid;
  wire              _GEN_97 =
    _entries_14_io_mem_finish_valid | _entries_13_io_mem_finish_valid | _GEN_72 | _GEN_84
    | _GEN_94;
  wire              _GEN_98 =
    _entries_13_io_mem_finish_valid | _entries_12_io_mem_finish_valid | _GEN_73 | _GEN_85
    | _GEN_95;
  wire              _GEN_99 = _GEN_72 | _GEN_74 | _GEN_86 | _GEN_96;
  wire              _GEN_100 = _GEN_73 | _GEN_75 | _GEN_87 | _GEN_91;
  wire              _GEN_101 = _GEN_84 | _GEN_88 | _GEN_92;
  wire              _GEN_102 = _GEN_85 | _GEN_89 | _GEN_83;
  wire              _GEN_103 = _GEN_86 | _GEN_90 | _entries_0_io_mem_finish_valid;
  wire              winner_1_1 =
    ~_entries_0_io_mem_finish_valid & _entries_1_io_mem_finish_valid;
  wire              winner_1_2 = ~_GEN_83 & _entries_2_io_mem_finish_valid;
  wire              winner_1_3 = ~_GEN_92 & _entries_3_io_mem_finish_valid;
  wire              winner_1_4 = ~_GEN_91 & _entries_4_io_mem_finish_valid;
  wire              winner_1_5 = ~_GEN_96 & _entries_5_io_mem_finish_valid;
  wire              winner_1_6 = ~_GEN_95 & _entries_6_io_mem_finish_valid;
  wire              winner_1_7 = ~_GEN_94 & _entries_7_io_mem_finish_valid;
  wire              winner_1_8 = ~_GEN_93 & _entries_8_io_mem_finish_valid;
  wire              winner_1_9 = ~_GEN_103 & _entries_9_io_mem_finish_valid;
  wire              winner_1_10 = ~_GEN_102 & _entries_10_io_mem_finish_valid;
  wire              winner_1_11 = ~_GEN_101 & _entries_11_io_mem_finish_valid;
  wire              winner_1_12 = ~_GEN_100 & _entries_12_io_mem_finish_valid;
  wire              winner_1_13 = ~_GEN_99 & _entries_13_io_mem_finish_valid;
  wire              winner_1_14 = ~_GEN_98 & _entries_14_io_mem_finish_valid;
  wire              winner_1_15 = ~_GEN_97 & _entries_15_io_mem_finish_valid;
  reg               state_1_0;
  reg               state_1_1;
  reg               state_1_2;
  reg               state_1_3;
  reg               state_1_4;
  reg               state_1_5;
  reg               state_1_6;
  reg               state_1_7;
  reg               state_1_8;
  reg               state_1_9;
  reg               state_1_10;
  reg               state_1_11;
  reg               state_1_12;
  reg               state_1_13;
  reg               state_1_14;
  reg               state_1_15;
  wire              io_mem_finish_valid_0 =
    beatsLeft_1
      ? state_1_0 & _entries_0_io_mem_finish_valid | state_1_1
        & _entries_1_io_mem_finish_valid | state_1_2 & _entries_2_io_mem_finish_valid
        | state_1_3 & _entries_3_io_mem_finish_valid | state_1_4
        & _entries_4_io_mem_finish_valid | state_1_5 & _entries_5_io_mem_finish_valid
        | state_1_6 & _entries_6_io_mem_finish_valid | state_1_7
        & _entries_7_io_mem_finish_valid | state_1_8 & _entries_8_io_mem_finish_valid
        | state_1_9 & _entries_9_io_mem_finish_valid | state_1_10
        & _entries_10_io_mem_finish_valid | state_1_11 & _entries_11_io_mem_finish_valid
        | state_1_12 & _entries_12_io_mem_finish_valid | state_1_13
        & _entries_13_io_mem_finish_valid | state_1_14 & _entries_14_io_mem_finish_valid
        | state_1_15 & _entries_15_io_mem_finish_valid
      : _entries_0_io_mem_finish_valid | _entries_1_io_mem_finish_valid
        | _entries_2_io_mem_finish_valid | _entries_3_io_mem_finish_valid
        | _entries_4_io_mem_finish_valid | _entries_5_io_mem_finish_valid
        | _entries_6_io_mem_finish_valid | _entries_7_io_mem_finish_valid
        | _entries_8_io_mem_finish_valid | _entries_9_io_mem_finish_valid
        | _entries_10_io_mem_finish_valid | _entries_11_io_mem_finish_valid
        | _entries_12_io_mem_finish_valid | _entries_13_io_mem_finish_valid
        | _entries_14_io_mem_finish_valid | _entries_15_io_mem_finish_valid;
  reg               io_l1Miss_REG;
  reg  [4:0]        perfValidCount;
  reg               io_perf_0_value_REG;
  reg               io_perf_0_value_REG_1;
  reg               io_perf_1_value_REG;
  reg               io_perf_1_value_REG_1;
  reg               io_perf_2_value_REG;
  reg               io_perf_2_value_REG_1;
  reg               io_perf_3_value_REG;
  reg               io_perf_3_value_REG_1;
  reg               io_perf_4_value_REG;
  reg               io_perf_4_value_REG_1;
  wire [15:0][63:0] _GEN_104 =
    {{_entries_15_io_forwardInfo_raw_data_0},
     {_entries_14_io_forwardInfo_raw_data_0},
     {_entries_13_io_forwardInfo_raw_data_0},
     {_entries_12_io_forwardInfo_raw_data_0},
     {_entries_11_io_forwardInfo_raw_data_0},
     {_entries_10_io_forwardInfo_raw_data_0},
     {_entries_9_io_forwardInfo_raw_data_0},
     {_entries_8_io_forwardInfo_raw_data_0},
     {_entries_7_io_forwardInfo_raw_data_0},
     {_entries_6_io_forwardInfo_raw_data_0},
     {_entries_5_io_forwardInfo_raw_data_0},
     {_entries_4_io_forwardInfo_raw_data_0},
     {_entries_3_io_forwardInfo_raw_data_0},
     {_entries_2_io_forwardInfo_raw_data_0},
     {_entries_1_io_forwardInfo_raw_data_0},
     {_entries_0_io_forwardInfo_raw_data_0}};
  wire [15:0][63:0] _GEN_105 =
    {{_entries_15_io_forwardInfo_raw_data_1},
     {_entries_14_io_forwardInfo_raw_data_1},
     {_entries_13_io_forwardInfo_raw_data_1},
     {_entries_12_io_forwardInfo_raw_data_1},
     {_entries_11_io_forwardInfo_raw_data_1},
     {_entries_10_io_forwardInfo_raw_data_1},
     {_entries_9_io_forwardInfo_raw_data_1},
     {_entries_8_io_forwardInfo_raw_data_1},
     {_entries_7_io_forwardInfo_raw_data_1},
     {_entries_6_io_forwardInfo_raw_data_1},
     {_entries_5_io_forwardInfo_raw_data_1},
     {_entries_4_io_forwardInfo_raw_data_1},
     {_entries_3_io_forwardInfo_raw_data_1},
     {_entries_2_io_forwardInfo_raw_data_1},
     {_entries_1_io_forwardInfo_raw_data_1},
     {_entries_0_io_forwardInfo_raw_data_1}};
  wire [15:0][63:0] _GEN_106 =
    {{_entries_15_io_forwardInfo_raw_data_2},
     {_entries_14_io_forwardInfo_raw_data_2},
     {_entries_13_io_forwardInfo_raw_data_2},
     {_entries_12_io_forwardInfo_raw_data_2},
     {_entries_11_io_forwardInfo_raw_data_2},
     {_entries_10_io_forwardInfo_raw_data_2},
     {_entries_9_io_forwardInfo_raw_data_2},
     {_entries_8_io_forwardInfo_raw_data_2},
     {_entries_7_io_forwardInfo_raw_data_2},
     {_entries_6_io_forwardInfo_raw_data_2},
     {_entries_5_io_forwardInfo_raw_data_2},
     {_entries_4_io_forwardInfo_raw_data_2},
     {_entries_3_io_forwardInfo_raw_data_2},
     {_entries_2_io_forwardInfo_raw_data_2},
     {_entries_1_io_forwardInfo_raw_data_2},
     {_entries_0_io_forwardInfo_raw_data_2}};
  wire [15:0][63:0] _GEN_107 =
    {{_entries_15_io_forwardInfo_raw_data_3},
     {_entries_14_io_forwardInfo_raw_data_3},
     {_entries_13_io_forwardInfo_raw_data_3},
     {_entries_12_io_forwardInfo_raw_data_3},
     {_entries_11_io_forwardInfo_raw_data_3},
     {_entries_10_io_forwardInfo_raw_data_3},
     {_entries_9_io_forwardInfo_raw_data_3},
     {_entries_8_io_forwardInfo_raw_data_3},
     {_entries_7_io_forwardInfo_raw_data_3},
     {_entries_6_io_forwardInfo_raw_data_3},
     {_entries_5_io_forwardInfo_raw_data_3},
     {_entries_4_io_forwardInfo_raw_data_3},
     {_entries_3_io_forwardInfo_raw_data_3},
     {_entries_2_io_forwardInfo_raw_data_3},
     {_entries_1_io_forwardInfo_raw_data_3},
     {_entries_0_io_forwardInfo_raw_data_3}};
  wire [15:0][63:0] _GEN_108 =
    {{_entries_15_io_forwardInfo_raw_data_4},
     {_entries_14_io_forwardInfo_raw_data_4},
     {_entries_13_io_forwardInfo_raw_data_4},
     {_entries_12_io_forwardInfo_raw_data_4},
     {_entries_11_io_forwardInfo_raw_data_4},
     {_entries_10_io_forwardInfo_raw_data_4},
     {_entries_9_io_forwardInfo_raw_data_4},
     {_entries_8_io_forwardInfo_raw_data_4},
     {_entries_7_io_forwardInfo_raw_data_4},
     {_entries_6_io_forwardInfo_raw_data_4},
     {_entries_5_io_forwardInfo_raw_data_4},
     {_entries_4_io_forwardInfo_raw_data_4},
     {_entries_3_io_forwardInfo_raw_data_4},
     {_entries_2_io_forwardInfo_raw_data_4},
     {_entries_1_io_forwardInfo_raw_data_4},
     {_entries_0_io_forwardInfo_raw_data_4}};
  wire [15:0][63:0] _GEN_109 =
    {{_entries_15_io_forwardInfo_raw_data_5},
     {_entries_14_io_forwardInfo_raw_data_5},
     {_entries_13_io_forwardInfo_raw_data_5},
     {_entries_12_io_forwardInfo_raw_data_5},
     {_entries_11_io_forwardInfo_raw_data_5},
     {_entries_10_io_forwardInfo_raw_data_5},
     {_entries_9_io_forwardInfo_raw_data_5},
     {_entries_8_io_forwardInfo_raw_data_5},
     {_entries_7_io_forwardInfo_raw_data_5},
     {_entries_6_io_forwardInfo_raw_data_5},
     {_entries_5_io_forwardInfo_raw_data_5},
     {_entries_4_io_forwardInfo_raw_data_5},
     {_entries_3_io_forwardInfo_raw_data_5},
     {_entries_2_io_forwardInfo_raw_data_5},
     {_entries_1_io_forwardInfo_raw_data_5},
     {_entries_0_io_forwardInfo_raw_data_5}};
  wire [15:0][63:0] _GEN_110 =
    {{_entries_15_io_forwardInfo_raw_data_6},
     {_entries_14_io_forwardInfo_raw_data_6},
     {_entries_13_io_forwardInfo_raw_data_6},
     {_entries_12_io_forwardInfo_raw_data_6},
     {_entries_11_io_forwardInfo_raw_data_6},
     {_entries_10_io_forwardInfo_raw_data_6},
     {_entries_9_io_forwardInfo_raw_data_6},
     {_entries_8_io_forwardInfo_raw_data_6},
     {_entries_7_io_forwardInfo_raw_data_6},
     {_entries_6_io_forwardInfo_raw_data_6},
     {_entries_5_io_forwardInfo_raw_data_6},
     {_entries_4_io_forwardInfo_raw_data_6},
     {_entries_3_io_forwardInfo_raw_data_6},
     {_entries_2_io_forwardInfo_raw_data_6},
     {_entries_1_io_forwardInfo_raw_data_6},
     {_entries_0_io_forwardInfo_raw_data_6}};
  wire [15:0][63:0] _GEN_111 =
    {{_entries_15_io_forwardInfo_raw_data_7},
     {_entries_14_io_forwardInfo_raw_data_7},
     {_entries_13_io_forwardInfo_raw_data_7},
     {_entries_12_io_forwardInfo_raw_data_7},
     {_entries_11_io_forwardInfo_raw_data_7},
     {_entries_10_io_forwardInfo_raw_data_7},
     {_entries_9_io_forwardInfo_raw_data_7},
     {_entries_8_io_forwardInfo_raw_data_7},
     {_entries_7_io_forwardInfo_raw_data_7},
     {_entries_6_io_forwardInfo_raw_data_7},
     {_entries_5_io_forwardInfo_raw_data_7},
     {_entries_4_io_forwardInfo_raw_data_7},
     {_entries_3_io_forwardInfo_raw_data_7},
     {_entries_2_io_forwardInfo_raw_data_7},
     {_entries_1_io_forwardInfo_raw_data_7},
     {_entries_0_io_forwardInfo_raw_data_7}};
  wire [15:0]       _GEN_112 =
    {{_entries_15_io_forwardInfo_firstbeat_valid},
     {_entries_14_io_forwardInfo_firstbeat_valid},
     {_entries_13_io_forwardInfo_firstbeat_valid},
     {_entries_12_io_forwardInfo_firstbeat_valid},
     {_entries_11_io_forwardInfo_firstbeat_valid},
     {_entries_10_io_forwardInfo_firstbeat_valid},
     {_entries_9_io_forwardInfo_firstbeat_valid},
     {_entries_8_io_forwardInfo_firstbeat_valid},
     {_entries_7_io_forwardInfo_firstbeat_valid},
     {_entries_6_io_forwardInfo_firstbeat_valid},
     {_entries_5_io_forwardInfo_firstbeat_valid},
     {_entries_4_io_forwardInfo_firstbeat_valid},
     {_entries_3_io_forwardInfo_firstbeat_valid},
     {_entries_2_io_forwardInfo_firstbeat_valid},
     {_entries_1_io_forwardInfo_firstbeat_valid},
     {_entries_0_io_forwardInfo_firstbeat_valid}};
  wire [15:0]       _GEN_113 =
    {{_entries_15_io_forwardInfo_lastbeat_valid},
     {_entries_14_io_forwardInfo_lastbeat_valid},
     {_entries_13_io_forwardInfo_lastbeat_valid},
     {_entries_12_io_forwardInfo_lastbeat_valid},
     {_entries_11_io_forwardInfo_lastbeat_valid},
     {_entries_10_io_forwardInfo_lastbeat_valid},
     {_entries_9_io_forwardInfo_lastbeat_valid},
     {_entries_8_io_forwardInfo_lastbeat_valid},
     {_entries_7_io_forwardInfo_lastbeat_valid},
     {_entries_6_io_forwardInfo_lastbeat_valid},
     {_entries_5_io_forwardInfo_lastbeat_valid},
     {_entries_4_io_forwardInfo_lastbeat_valid},
     {_entries_3_io_forwardInfo_lastbeat_valid},
     {_entries_2_io_forwardInfo_lastbeat_valid},
     {_entries_1_io_forwardInfo_lastbeat_valid},
     {_entries_0_io_forwardInfo_lastbeat_valid}};
  wire [7:0][63:0]  _GEN_114 =
    {{_GEN_111[io_forward_0_mshrid]},
     {_GEN_110[io_forward_0_mshrid]},
     {_GEN_109[io_forward_0_mshrid]},
     {_GEN_108[io_forward_0_mshrid]},
     {_GEN_107[io_forward_0_mshrid]},
     {_GEN_106[io_forward_0_mshrid]},
     {_GEN_105[io_forward_0_mshrid]},
     {_GEN_104[io_forward_0_mshrid]}};
  wire [63:0]       _GEN_115 = _GEN_114[io_forward_0_paddr[5:3]];
  wire [63:0]       _GEN_116 =
    io_forward_0_paddr[3] ? _GEN_115 : _GEN_114[3'(io_forward_0_paddr[5:3] + 3'h1)];
  wire [7:0][63:0]  _GEN_117 =
    {{_GEN_111[io_forward_1_mshrid]},
     {_GEN_110[io_forward_1_mshrid]},
     {_GEN_109[io_forward_1_mshrid]},
     {_GEN_108[io_forward_1_mshrid]},
     {_GEN_107[io_forward_1_mshrid]},
     {_GEN_106[io_forward_1_mshrid]},
     {_GEN_105[io_forward_1_mshrid]},
     {_GEN_104[io_forward_1_mshrid]}};
  wire [63:0]       _GEN_118 = _GEN_117[io_forward_1_paddr[5:3]];
  wire [63:0]       _GEN_119 =
    io_forward_1_paddr[3] ? _GEN_118 : _GEN_117[3'(io_forward_1_paddr[5:3] + 3'h1)];
  wire [7:0][63:0]  _GEN_120 =
    {{_GEN_111[io_forward_2_mshrid]},
     {_GEN_110[io_forward_2_mshrid]},
     {_GEN_109[io_forward_2_mshrid]},
     {_GEN_108[io_forward_2_mshrid]},
     {_GEN_107[io_forward_2_mshrid]},
     {_GEN_106[io_forward_2_mshrid]},
     {_GEN_105[io_forward_2_mshrid]},
     {_GEN_104[io_forward_2_mshrid]}};
  wire [63:0]       _GEN_121 = _GEN_120[io_forward_2_paddr[5:3]];
  wire [63:0]       _GEN_122 =
    io_forward_2_paddr[3] ? _GEN_121 : _GEN_120[3'(io_forward_2_paddr[5:3] + 3'h1)];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      miss_req_pipe_reg_req_source <= 4'h0;
      miss_req_pipe_reg_req_pf_source <= 3'h0;
      miss_req_pipe_reg_req_cmd <= 5'h0;
      miss_req_pipe_reg_req_addr <= 48'h0;
      miss_req_pipe_reg_req_vaddr <= 50'h0;
      miss_req_pipe_reg_req_full_overwrite <= 1'h0;
      miss_req_pipe_reg_req_word_idx <= 3'h0;
      miss_req_pipe_reg_req_amo_data <= 128'h0;
      miss_req_pipe_reg_req_amo_mask <= 16'h0;
      miss_req_pipe_reg_req_req_coh_state <= 2'h0;
      miss_req_pipe_reg_req_id <= 6'h0;
      miss_req_pipe_reg_req_store_data <= 512'h0;
      miss_req_pipe_reg_req_store_mask <= 64'h0;
      miss_req_pipe_reg_merge <= 1'h0;
      miss_req_pipe_reg_alloc <= 1'h0;
      miss_req_pipe_reg_cancel <= 1'h0;
      miss_req_pipe_reg_mshr_id <= 4'h0;
      source_except_load_cnt <= 10'h0;
      memSetPattenDetected_last_REG <= 1'h0;
      forward_mshr <= 1'h0;
      forwardData_0 <= 8'h0;
      forwardData_1 <= 8'h0;
      forwardData_2 <= 8'h0;
      forwardData_3 <= 8'h0;
      forwardData_4 <= 8'h0;
      forwardData_5 <= 8'h0;
      forwardData_6 <= 8'h0;
      forwardData_7 <= 8'h0;
      forwardData_8 <= 8'h0;
      forwardData_9 <= 8'h0;
      forwardData_10 <= 8'h0;
      forwardData_11 <= 8'h0;
      forwardData_12 <= 8'h0;
      forwardData_13 <= 8'h0;
      forwardData_14 <= 8'h0;
      forwardData_15 <= 8'h0;
      forward_mshr_1 <= 1'h0;
      forwardData_1_0 <= 8'h0;
      forwardData_1_1 <= 8'h0;
      forwardData_1_2 <= 8'h0;
      forwardData_1_3 <= 8'h0;
      forwardData_1_4 <= 8'h0;
      forwardData_1_5 <= 8'h0;
      forwardData_1_6 <= 8'h0;
      forwardData_1_7 <= 8'h0;
      forwardData_1_8 <= 8'h0;
      forwardData_1_9 <= 8'h0;
      forwardData_1_10 <= 8'h0;
      forwardData_1_11 <= 8'h0;
      forwardData_1_12 <= 8'h0;
      forwardData_1_13 <= 8'h0;
      forwardData_1_14 <= 8'h0;
      forwardData_1_15 <= 8'h0;
      forward_mshr_2 <= 1'h0;
      forwardData_2_0 <= 8'h0;
      forwardData_2_1 <= 8'h0;
      forwardData_2_2 <= 8'h0;
      forwardData_2_3 <= 8'h0;
      forwardData_2_4 <= 8'h0;
      forwardData_2_5 <= 8'h0;
      forwardData_2_6 <= 8'h0;
      forwardData_2_7 <= 8'h0;
      forwardData_2_8 <= 8'h0;
      forwardData_2_9 <= 8'h0;
      forwardData_2_10 <= 8'h0;
      forwardData_2_11 <= 8'h0;
      forwardData_2_12 <= 8'h0;
      forwardData_2_13 <= 8'h0;
      forwardData_2_14 <= 8'h0;
      forwardData_2_15 <= 8'h0;
      beatsLeft <= 1'h0;
      state_0 <= 1'h0;
      state_1 <= 1'h0;
      state_2 <= 1'h0;
      state_3 <= 1'h0;
      state_4 <= 1'h0;
      state_5 <= 1'h0;
      state_6 <= 1'h0;
      state_7 <= 1'h0;
      state_8 <= 1'h0;
      state_9 <= 1'h0;
      state_10 <= 1'h0;
      state_11 <= 1'h0;
      state_12 <= 1'h0;
      state_13 <= 1'h0;
      state_14 <= 1'h0;
      state_15 <= 1'h0;
      state_16 <= 1'h0;
      state_17 <= 1'h0;
      beatsLeft_1 <= 1'h0;
      state_1_0 <= 1'h0;
      state_1_1 <= 1'h0;
      state_1_2 <= 1'h0;
      state_1_3 <= 1'h0;
      state_1_4 <= 1'h0;
      state_1_5 <= 1'h0;
      state_1_6 <= 1'h0;
      state_1_7 <= 1'h0;
      state_1_8 <= 1'h0;
      state_1_9 <= 1'h0;
      state_1_10 <= 1'h0;
      state_1_11 <= 1'h0;
      state_1_12 <= 1'h0;
      state_1_13 <= 1'h0;
      state_1_14 <= 1'h0;
      state_1_15 <= 1'h0;
    end
    else begin
      if (io_req_valid) begin
        miss_req_pipe_reg_req_source <= io_req_bits_source;
        miss_req_pipe_reg_req_pf_source <= io_req_bits_pf_source;
        miss_req_pipe_reg_req_cmd <= io_req_bits_cmd;
        miss_req_pipe_reg_req_addr <= io_req_bits_addr;
        miss_req_pipe_reg_req_vaddr <= io_req_bits_vaddr;
        miss_req_pipe_reg_req_full_overwrite <= io_req_bits_full_overwrite;
        miss_req_pipe_reg_req_word_idx <= io_req_bits_word_idx;
        miss_req_pipe_reg_req_amo_data <= io_req_bits_amo_data;
        miss_req_pipe_reg_req_amo_mask <= io_req_bits_amo_mask;
        miss_req_pipe_reg_req_req_coh_state <= io_req_bits_req_coh_state;
        miss_req_pipe_reg_req_id <= io_req_bits_id;
        miss_req_pipe_reg_req_store_data <= io_req_bits_store_data;
        miss_req_pipe_reg_req_store_mask <= io_req_bits_store_mask;
      end
      miss_req_pipe_reg_merge <=
        merge & io_req_valid & ~io_req_bits_cancel & ~io_wbq_block_miss_req;
      miss_req_pipe_reg_alloc <=
        alloc & io_req_valid & ~io_req_bits_cancel & ~io_wbq_block_miss_req;
      miss_req_pipe_reg_cancel <= io_wbq_block_miss_req;
      if (req_pipeline_reg_handled) begin
      end
      else
        miss_req_pipe_reg_mshr_id <= _io_resp_id_T_11;
      if ((|{_entries_15_io_req_handled_by_this_entry,
             _entries_14_io_req_handled_by_this_entry,
             _entries_13_io_req_handled_by_this_entry,
             _entries_12_io_req_handled_by_this_entry,
             _entries_11_io_req_handled_by_this_entry,
             _entries_10_io_req_handled_by_this_entry,
             _entries_9_io_req_handled_by_this_entry,
             _entries_8_io_req_handled_by_this_entry,
             _entries_7_io_req_handled_by_this_entry,
             _entries_6_io_req_handled_by_this_entry,
             _entries_5_io_req_handled_by_this_entry,
             _entries_4_io_req_handled_by_this_entry,
             _entries_3_io_req_handled_by_this_entry,
             _entries_2_io_req_handled_by_this_entry,
             _entries_1_io_req_handled_by_this_entry,
             _entries_0_io_req_handled_by_this_entry}) | req_pipeline_reg_handled) begin
        if (_acquire_from_pipereg_valid_merge_load_T_5)
          source_except_load_cnt <= 10'h0;
        else if (_acquire_from_pipereg_valid_T_5)
          source_except_load_cnt <= 10'(source_except_load_cnt + 10'h1);
      end
      memSetPattenDetected_last_REG <= (|(source_except_load_cnt[9:3])) & io_lqEmpty;
      forward_mshr <=
        ~(io_forward_0_paddr[5]) & _GEN_112[io_forward_0_mshrid] | io_forward_0_paddr[5]
        & _GEN_113[io_forward_0_mshrid];
      forwardData_0 <= _GEN_115[7:0];
      forwardData_1 <= _GEN_115[15:8];
      forwardData_2 <= _GEN_115[23:16];
      forwardData_3 <= _GEN_115[31:24];
      forwardData_4 <= _GEN_115[39:32];
      forwardData_5 <= _GEN_115[47:40];
      forwardData_6 <= _GEN_115[55:48];
      forwardData_7 <= _GEN_115[63:56];
      forwardData_8 <= _GEN_116[7:0];
      forwardData_9 <= _GEN_116[15:8];
      forwardData_10 <= _GEN_116[23:16];
      forwardData_11 <= _GEN_116[31:24];
      forwardData_12 <= _GEN_116[39:32];
      forwardData_13 <= _GEN_116[47:40];
      forwardData_14 <= _GEN_116[55:48];
      forwardData_15 <= _GEN_116[63:56];
      forward_mshr_1 <=
        ~(io_forward_1_paddr[5]) & _GEN_112[io_forward_1_mshrid] | io_forward_1_paddr[5]
        & _GEN_113[io_forward_1_mshrid];
      forwardData_1_0 <= _GEN_118[7:0];
      forwardData_1_1 <= _GEN_118[15:8];
      forwardData_1_2 <= _GEN_118[23:16];
      forwardData_1_3 <= _GEN_118[31:24];
      forwardData_1_4 <= _GEN_118[39:32];
      forwardData_1_5 <= _GEN_118[47:40];
      forwardData_1_6 <= _GEN_118[55:48];
      forwardData_1_7 <= _GEN_118[63:56];
      forwardData_1_8 <= _GEN_119[7:0];
      forwardData_1_9 <= _GEN_119[15:8];
      forwardData_1_10 <= _GEN_119[23:16];
      forwardData_1_11 <= _GEN_119[31:24];
      forwardData_1_12 <= _GEN_119[39:32];
      forwardData_1_13 <= _GEN_119[47:40];
      forwardData_1_14 <= _GEN_119[55:48];
      forwardData_1_15 <= _GEN_119[63:56];
      forward_mshr_2 <=
        ~(io_forward_2_paddr[5]) & _GEN_112[io_forward_2_mshrid] | io_forward_2_paddr[5]
        & _GEN_113[io_forward_2_mshrid];
      forwardData_2_0 <= _GEN_121[7:0];
      forwardData_2_1 <= _GEN_121[15:8];
      forwardData_2_2 <= _GEN_121[23:16];
      forwardData_2_3 <= _GEN_121[31:24];
      forwardData_2_4 <= _GEN_121[39:32];
      forwardData_2_5 <= _GEN_121[47:40];
      forwardData_2_6 <= _GEN_121[55:48];
      forwardData_2_7 <= _GEN_121[63:56];
      forwardData_2_8 <= _GEN_122[7:0];
      forwardData_2_9 <= _GEN_122[15:8];
      forwardData_2_10 <= _GEN_122[23:16];
      forwardData_2_11 <= _GEN_122[31:24];
      forwardData_2_12 <= _GEN_122[39:32];
      forwardData_2_13 <= _GEN_122[47:40];
      forwardData_2_14 <= _GEN_122[55:48];
      forwardData_2_15 <= _GEN_122[63:56];
      if (~beatsLeft & io_mem_acquire_ready)
        beatsLeft <=
          _cmo_unit_io_req_chanA_valid & ~(_cmo_unit_io_req_chanA_bits_opcode[2])
          | winner_2 & ~(_entries_0_io_mem_acquire_bits_opcode[2]) | winner_3
          & ~(_entries_1_io_mem_acquire_bits_opcode[2]) | winner_4
          & ~(_entries_2_io_mem_acquire_bits_opcode[2]) | winner_5
          & ~(_entries_3_io_mem_acquire_bits_opcode[2]) | winner_6
          & ~(_entries_4_io_mem_acquire_bits_opcode[2]) | winner_7
          & ~(_entries_5_io_mem_acquire_bits_opcode[2]) | winner_8
          & ~(_entries_6_io_mem_acquire_bits_opcode[2]) | winner_9
          & ~(_entries_7_io_mem_acquire_bits_opcode[2]) | winner_10
          & ~(_entries_8_io_mem_acquire_bits_opcode[2]) | winner_11
          & ~(_entries_9_io_mem_acquire_bits_opcode[2]) | winner_12
          & ~(_entries_10_io_mem_acquire_bits_opcode[2]) | winner_13
          & ~(_entries_11_io_mem_acquire_bits_opcode[2]) | winner_14
          & ~(_entries_12_io_mem_acquire_bits_opcode[2]) | winner_15
          & ~(_entries_13_io_mem_acquire_bits_opcode[2]) | winner_16
          & ~(_entries_14_io_mem_acquire_bits_opcode[2]) | winner_17
          & ~(_entries_15_io_mem_acquire_bits_opcode[2]);
      else
        beatsLeft <= 1'(beatsLeft - (io_mem_acquire_ready & io_mem_acquire_valid_0));
      if (beatsLeft) begin
      end
      else begin
        state_0 <= _cmo_unit_io_req_chanA_valid;
        state_1 <= winner_1;
        state_2 <= winner_2;
        state_3 <= winner_3;
        state_4 <= winner_4;
        state_5 <= winner_5;
        state_6 <= winner_6;
        state_7 <= winner_7;
        state_8 <= winner_8;
        state_9 <= winner_9;
        state_10 <= winner_10;
        state_11 <= winner_11;
        state_12 <= winner_12;
        state_13 <= winner_13;
        state_14 <= winner_14;
        state_15 <= winner_15;
        state_16 <= winner_16;
        state_17 <= winner_17;
      end
      beatsLeft_1 <=
        ~(~beatsLeft_1 & io_mem_finish_ready)
        & 1'(beatsLeft_1 - (io_mem_finish_ready & io_mem_finish_valid_0));
      if (beatsLeft_1) begin
      end
      else begin
        state_1_0 <= _entries_0_io_mem_finish_valid;
        state_1_1 <= winner_1_1;
        state_1_2 <= winner_1_2;
        state_1_3 <= winner_1_3;
        state_1_4 <= winner_1_4;
        state_1_5 <= winner_1_5;
        state_1_6 <= winner_1_6;
        state_1_7 <= winner_1_7;
        state_1_8 <= winner_1_8;
        state_1_9 <= winner_1_9;
        state_1_10 <= winner_1_10;
        state_1_11 <= winner_1_11;
        state_1_12 <= winner_1_12;
        state_1_13 <= winner_1_13;
        state_1_14 <= winner_1_14;
        state_1_15 <= winner_1_15;
      end
    end
  end // always @(posedge, posedge)
  wire [15:0]       _GEN_123 =
    {{_entries_15_io_forwardInfo_inflight},
     {_entries_14_io_forwardInfo_inflight},
     {_entries_13_io_forwardInfo_inflight},
     {_entries_12_io_forwardInfo_inflight},
     {_entries_11_io_forwardInfo_inflight},
     {_entries_10_io_forwardInfo_inflight},
     {_entries_9_io_forwardInfo_inflight},
     {_entries_8_io_forwardInfo_inflight},
     {_entries_7_io_forwardInfo_inflight},
     {_entries_6_io_forwardInfo_inflight},
     {_entries_5_io_forwardInfo_inflight},
     {_entries_4_io_forwardInfo_inflight},
     {_entries_3_io_forwardInfo_inflight},
     {_entries_2_io_forwardInfo_inflight},
     {_entries_1_io_forwardInfo_inflight},
     {_entries_0_io_forwardInfo_inflight}};
  wire [15:0][47:0] _GEN_124 =
    {{_entries_15_io_forwardInfo_paddr},
     {_entries_14_io_forwardInfo_paddr},
     {_entries_13_io_forwardInfo_paddr},
     {_entries_12_io_forwardInfo_paddr},
     {_entries_11_io_forwardInfo_paddr},
     {_entries_10_io_forwardInfo_paddr},
     {_entries_9_io_forwardInfo_paddr},
     {_entries_8_io_forwardInfo_paddr},
     {_entries_7_io_forwardInfo_paddr},
     {_entries_6_io_forwardInfo_paddr},
     {_entries_5_io_forwardInfo_paddr},
     {_entries_4_io_forwardInfo_paddr},
     {_entries_3_io_forwardInfo_paddr},
     {_entries_2_io_forwardInfo_paddr},
     {_entries_1_io_forwardInfo_paddr},
     {_entries_0_io_forwardInfo_paddr}};
  wire [15:0]       _GEN_125 =
    {{_entries_15_io_forwardInfo_corrupt},
     {_entries_14_io_forwardInfo_corrupt},
     {_entries_13_io_forwardInfo_corrupt},
     {_entries_12_io_forwardInfo_corrupt},
     {_entries_11_io_forwardInfo_corrupt},
     {_entries_10_io_forwardInfo_corrupt},
     {_entries_9_io_forwardInfo_corrupt},
     {_entries_8_io_forwardInfo_corrupt},
     {_entries_7_io_forwardInfo_corrupt},
     {_entries_6_io_forwardInfo_corrupt},
     {_entries_5_io_forwardInfo_corrupt},
     {_entries_4_io_forwardInfo_corrupt},
     {_entries_3_io_forwardInfo_corrupt},
     {_entries_2_io_forwardInfo_corrupt},
     {_entries_1_io_forwardInfo_corrupt},
     {_entries_0_io_forwardInfo_corrupt}};
  wire [6:0]        _GEN_126 = {2'h0, perfValidCount};
  always @(posedge clock) begin
    io_forward_0_forward_result_valid_REG <=
      io_forward_0_valid & _GEN_123[io_forward_0_mshrid]
      & io_forward_0_paddr[47:6] == _GEN_124[io_forward_0_mshrid][47:6];
    io_forward_0_corrupt_REG <= _GEN_125[io_forward_0_mshrid];
    io_forward_1_forward_result_valid_REG <=
      io_forward_1_valid & _GEN_123[io_forward_1_mshrid]
      & io_forward_1_paddr[47:6] == _GEN_124[io_forward_1_mshrid][47:6];
    io_forward_1_corrupt_REG <= _GEN_125[io_forward_1_mshrid];
    io_forward_2_forward_result_valid_REG <=
      io_forward_2_valid & _GEN_123[io_forward_2_mshrid]
      & io_forward_2_paddr[47:6] == _GEN_124[io_forward_2_mshrid][47:6];
    io_forward_2_corrupt_REG <= _GEN_125[io_forward_2_mshrid];
    io_l1Miss_REG <=
      |{_entries_0_io_l1Miss,
        _entries_1_io_l1Miss,
        _entries_2_io_l1Miss,
        _entries_3_io_l1Miss,
        _entries_4_io_l1Miss,
        _entries_5_io_l1Miss,
        _entries_6_io_l1Miss,
        _entries_7_io_l1Miss,
        _entries_8_io_l1Miss,
        _entries_9_io_l1Miss,
        _entries_10_io_l1Miss,
        _entries_11_io_l1Miss,
        _entries_12_io_l1Miss,
        _entries_13_io_l1Miss,
        _entries_14_io_l1Miss,
        _entries_15_io_l1Miss};
    perfValidCount <=
      5'({1'h0,
          4'({1'h0,
              3'({1'h0,
                  2'({1'h0, ~_entries_0_io_primary_ready}
                     + {1'h0, ~_entries_1_io_primary_ready})}
                 + {1'h0,
                    2'({1'h0, ~_entries_2_io_primary_ready}
                       + {1'h0, ~_entries_3_io_primary_ready})})}
             + {1'h0,
                3'({1'h0,
                    2'({1'h0, ~_entries_4_io_primary_ready}
                       + {1'h0, ~_entries_5_io_primary_ready})}
                   + {1'h0,
                      2'({1'h0, ~_entries_6_io_primary_ready}
                         + {1'h0, ~_entries_7_io_primary_ready})})})}
         + {1'h0,
            4'({1'h0,
                3'({1'h0,
                    2'({1'h0, ~_entries_8_io_primary_ready}
                       + {1'h0, ~_entries_9_io_primary_ready})}
                   + {1'h0,
                      2'({1'h0, ~_entries_10_io_primary_ready}
                         + {1'h0, ~_entries_11_io_primary_ready})})}
               + {1'h0,
                  3'({1'h0,
                      2'({1'h0, ~_entries_12_io_primary_ready}
                         + {1'h0, ~_entries_13_io_primary_ready})}
                     + {1'h0,
                        2'({1'h0, ~_entries_14_io_primary_ready}
                           + {1'h0, ~_entries_15_io_primary_ready})})})});
    io_perf_0_value_REG <= (alloc | merge) & io_req_valid;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= perfValidCount < 5'h4;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= perfValidCount > 5'h4 & perfValidCount < 5'h9;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= perfValidCount > 5'h8 & _GEN_126 < 7'hD;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= _GEN_126 > 7'hC;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:46];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2F; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        miss_req_pipe_reg_req_source = _RANDOM[6'h0][3:0];
        miss_req_pipe_reg_req_pf_source = _RANDOM[6'h0][6:4];
        miss_req_pipe_reg_req_cmd = _RANDOM[6'h0][11:7];
        miss_req_pipe_reg_req_addr = {_RANDOM[6'h0][31:12], _RANDOM[6'h1][27:0]};
        miss_req_pipe_reg_req_vaddr =
          {_RANDOM[6'h1][31:28], _RANDOM[6'h2], _RANDOM[6'h3][13:0]};
        miss_req_pipe_reg_req_full_overwrite = _RANDOM[6'h5][8];
        miss_req_pipe_reg_req_word_idx = _RANDOM[6'h5][11:9];
        miss_req_pipe_reg_req_amo_data =
          {_RANDOM[6'h5][31:12],
           _RANDOM[6'h6],
           _RANDOM[6'h7],
           _RANDOM[6'h8],
           _RANDOM[6'h9][11:0]};
        miss_req_pipe_reg_req_amo_mask = _RANDOM[6'h9][27:12];
        miss_req_pipe_reg_req_req_coh_state = _RANDOM[6'hD][29:28];
        miss_req_pipe_reg_req_id = {_RANDOM[6'hD][31:30], _RANDOM[6'hE][3:0]};
        miss_req_pipe_reg_req_store_data =
          {_RANDOM[6'hE][31:5],
           _RANDOM[6'hF],
           _RANDOM[6'h10],
           _RANDOM[6'h11],
           _RANDOM[6'h12],
           _RANDOM[6'h13],
           _RANDOM[6'h14],
           _RANDOM[6'h15],
           _RANDOM[6'h16],
           _RANDOM[6'h17],
           _RANDOM[6'h18],
           _RANDOM[6'h19],
           _RANDOM[6'h1A],
           _RANDOM[6'h1B],
           _RANDOM[6'h1C],
           _RANDOM[6'h1D],
           _RANDOM[6'h1E][4:0]};
        miss_req_pipe_reg_req_store_mask =
          {_RANDOM[6'h1E][31:5], _RANDOM[6'h1F], _RANDOM[6'h20][4:0]};
        miss_req_pipe_reg_merge = _RANDOM[6'h20][5];
        miss_req_pipe_reg_alloc = _RANDOM[6'h20][6];
        miss_req_pipe_reg_cancel = _RANDOM[6'h20][7];
        miss_req_pipe_reg_mshr_id = _RANDOM[6'h20][11:8];
        source_except_load_cnt = _RANDOM[6'h20][21:12];
        memSetPattenDetected_last_REG = _RANDOM[6'h20][22];
        forward_mshr = _RANDOM[6'h20][23];
        forwardData_0 = _RANDOM[6'h20][31:24];
        forwardData_1 = _RANDOM[6'h21][7:0];
        forwardData_2 = _RANDOM[6'h21][15:8];
        forwardData_3 = _RANDOM[6'h21][23:16];
        forwardData_4 = _RANDOM[6'h21][31:24];
        forwardData_5 = _RANDOM[6'h22][7:0];
        forwardData_6 = _RANDOM[6'h22][15:8];
        forwardData_7 = _RANDOM[6'h22][23:16];
        forwardData_8 = _RANDOM[6'h22][31:24];
        forwardData_9 = _RANDOM[6'h23][7:0];
        forwardData_10 = _RANDOM[6'h23][15:8];
        forwardData_11 = _RANDOM[6'h23][23:16];
        forwardData_12 = _RANDOM[6'h23][31:24];
        forwardData_13 = _RANDOM[6'h24][7:0];
        forwardData_14 = _RANDOM[6'h24][15:8];
        forwardData_15 = _RANDOM[6'h24][23:16];
        io_forward_0_forward_result_valid_REG = _RANDOM[6'h24][24];
        io_forward_0_corrupt_REG = _RANDOM[6'h24][25];
        forward_mshr_1 = _RANDOM[6'h24][26];
        forwardData_1_0 = {_RANDOM[6'h24][31:27], _RANDOM[6'h25][2:0]};
        forwardData_1_1 = _RANDOM[6'h25][10:3];
        forwardData_1_2 = _RANDOM[6'h25][18:11];
        forwardData_1_3 = _RANDOM[6'h25][26:19];
        forwardData_1_4 = {_RANDOM[6'h25][31:27], _RANDOM[6'h26][2:0]};
        forwardData_1_5 = _RANDOM[6'h26][10:3];
        forwardData_1_6 = _RANDOM[6'h26][18:11];
        forwardData_1_7 = _RANDOM[6'h26][26:19];
        forwardData_1_8 = {_RANDOM[6'h26][31:27], _RANDOM[6'h27][2:0]};
        forwardData_1_9 = _RANDOM[6'h27][10:3];
        forwardData_1_10 = _RANDOM[6'h27][18:11];
        forwardData_1_11 = _RANDOM[6'h27][26:19];
        forwardData_1_12 = {_RANDOM[6'h27][31:27], _RANDOM[6'h28][2:0]};
        forwardData_1_13 = _RANDOM[6'h28][10:3];
        forwardData_1_14 = _RANDOM[6'h28][18:11];
        forwardData_1_15 = _RANDOM[6'h28][26:19];
        io_forward_1_forward_result_valid_REG = _RANDOM[6'h28][27];
        io_forward_1_corrupt_REG = _RANDOM[6'h28][28];
        forward_mshr_2 = _RANDOM[6'h28][29];
        forwardData_2_0 = {_RANDOM[6'h28][31:30], _RANDOM[6'h29][5:0]};
        forwardData_2_1 = _RANDOM[6'h29][13:6];
        forwardData_2_2 = _RANDOM[6'h29][21:14];
        forwardData_2_3 = _RANDOM[6'h29][29:22];
        forwardData_2_4 = {_RANDOM[6'h29][31:30], _RANDOM[6'h2A][5:0]};
        forwardData_2_5 = _RANDOM[6'h2A][13:6];
        forwardData_2_6 = _RANDOM[6'h2A][21:14];
        forwardData_2_7 = _RANDOM[6'h2A][29:22];
        forwardData_2_8 = {_RANDOM[6'h2A][31:30], _RANDOM[6'h2B][5:0]};
        forwardData_2_9 = _RANDOM[6'h2B][13:6];
        forwardData_2_10 = _RANDOM[6'h2B][21:14];
        forwardData_2_11 = _RANDOM[6'h2B][29:22];
        forwardData_2_12 = {_RANDOM[6'h2B][31:30], _RANDOM[6'h2C][5:0]};
        forwardData_2_13 = _RANDOM[6'h2C][13:6];
        forwardData_2_14 = _RANDOM[6'h2C][21:14];
        forwardData_2_15 = _RANDOM[6'h2C][29:22];
        io_forward_2_forward_result_valid_REG = _RANDOM[6'h2C][30];
        io_forward_2_corrupt_REG = _RANDOM[6'h2C][31];
        beatsLeft = _RANDOM[6'h2D][1];
        state_0 = _RANDOM[6'h2D][2];
        state_1 = _RANDOM[6'h2D][3];
        state_2 = _RANDOM[6'h2D][4];
        state_3 = _RANDOM[6'h2D][5];
        state_4 = _RANDOM[6'h2D][6];
        state_5 = _RANDOM[6'h2D][7];
        state_6 = _RANDOM[6'h2D][8];
        state_7 = _RANDOM[6'h2D][9];
        state_8 = _RANDOM[6'h2D][10];
        state_9 = _RANDOM[6'h2D][11];
        state_10 = _RANDOM[6'h2D][12];
        state_11 = _RANDOM[6'h2D][13];
        state_12 = _RANDOM[6'h2D][14];
        state_13 = _RANDOM[6'h2D][15];
        state_14 = _RANDOM[6'h2D][16];
        state_15 = _RANDOM[6'h2D][17];
        state_16 = _RANDOM[6'h2D][18];
        state_17 = _RANDOM[6'h2D][19];
        beatsLeft_1 = _RANDOM[6'h2D][20];
        state_1_0 = _RANDOM[6'h2D][21];
        state_1_1 = _RANDOM[6'h2D][22];
        state_1_2 = _RANDOM[6'h2D][23];
        state_1_3 = _RANDOM[6'h2D][24];
        state_1_4 = _RANDOM[6'h2D][25];
        state_1_5 = _RANDOM[6'h2D][26];
        state_1_6 = _RANDOM[6'h2D][27];
        state_1_7 = _RANDOM[6'h2D][28];
        state_1_8 = _RANDOM[6'h2D][29];
        state_1_9 = _RANDOM[6'h2D][30];
        state_1_10 = _RANDOM[6'h2D][31];
        state_1_11 = _RANDOM[6'h2E][0];
        state_1_12 = _RANDOM[6'h2E][1];
        state_1_13 = _RANDOM[6'h2E][2];
        state_1_14 = _RANDOM[6'h2E][3];
        state_1_15 = _RANDOM[6'h2E][4];
        io_l1Miss_REG = _RANDOM[6'h2E][10];
        perfValidCount = _RANDOM[6'h2E][15:11];
        io_perf_0_value_REG = _RANDOM[6'h2E][16];
        io_perf_0_value_REG_1 = _RANDOM[6'h2E][17];
        io_perf_1_value_REG = _RANDOM[6'h2E][18];
        io_perf_1_value_REG_1 = _RANDOM[6'h2E][19];
        io_perf_2_value_REG = _RANDOM[6'h2E][20];
        io_perf_2_value_REG_1 = _RANDOM[6'h2E][21];
        io_perf_3_value_REG = _RANDOM[6'h2E][22];
        io_perf_3_value_REG_1 = _RANDOM[6'h2E][23];
        io_perf_4_value_REG = _RANDOM[6'h2E][24];
        io_perf_4_value_REG_1 = _RANDOM[6'h2E][25];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        miss_req_pipe_reg_req_source = 4'h0;
        miss_req_pipe_reg_req_pf_source = 3'h0;
        miss_req_pipe_reg_req_cmd = 5'h0;
        miss_req_pipe_reg_req_addr = 48'h0;
        miss_req_pipe_reg_req_vaddr = 50'h0;
        miss_req_pipe_reg_req_full_overwrite = 1'h0;
        miss_req_pipe_reg_req_word_idx = 3'h0;
        miss_req_pipe_reg_req_amo_data = 128'h0;
        miss_req_pipe_reg_req_amo_mask = 16'h0;
        miss_req_pipe_reg_req_req_coh_state = 2'h0;
        miss_req_pipe_reg_req_id = 6'h0;
        miss_req_pipe_reg_req_store_data = 512'h0;
        miss_req_pipe_reg_req_store_mask = 64'h0;
        miss_req_pipe_reg_merge = 1'h0;
        miss_req_pipe_reg_alloc = 1'h0;
        miss_req_pipe_reg_cancel = 1'h0;
        miss_req_pipe_reg_mshr_id = 4'h0;
        source_except_load_cnt = 10'h0;
        memSetPattenDetected_last_REG = 1'h0;
        forward_mshr = 1'h0;
        forwardData_0 = 8'h0;
        forwardData_1 = 8'h0;
        forwardData_2 = 8'h0;
        forwardData_3 = 8'h0;
        forwardData_4 = 8'h0;
        forwardData_5 = 8'h0;
        forwardData_6 = 8'h0;
        forwardData_7 = 8'h0;
        forwardData_8 = 8'h0;
        forwardData_9 = 8'h0;
        forwardData_10 = 8'h0;
        forwardData_11 = 8'h0;
        forwardData_12 = 8'h0;
        forwardData_13 = 8'h0;
        forwardData_14 = 8'h0;
        forwardData_15 = 8'h0;
        forward_mshr_1 = 1'h0;
        forwardData_1_0 = 8'h0;
        forwardData_1_1 = 8'h0;
        forwardData_1_2 = 8'h0;
        forwardData_1_3 = 8'h0;
        forwardData_1_4 = 8'h0;
        forwardData_1_5 = 8'h0;
        forwardData_1_6 = 8'h0;
        forwardData_1_7 = 8'h0;
        forwardData_1_8 = 8'h0;
        forwardData_1_9 = 8'h0;
        forwardData_1_10 = 8'h0;
        forwardData_1_11 = 8'h0;
        forwardData_1_12 = 8'h0;
        forwardData_1_13 = 8'h0;
        forwardData_1_14 = 8'h0;
        forwardData_1_15 = 8'h0;
        forward_mshr_2 = 1'h0;
        forwardData_2_0 = 8'h0;
        forwardData_2_1 = 8'h0;
        forwardData_2_2 = 8'h0;
        forwardData_2_3 = 8'h0;
        forwardData_2_4 = 8'h0;
        forwardData_2_5 = 8'h0;
        forwardData_2_6 = 8'h0;
        forwardData_2_7 = 8'h0;
        forwardData_2_8 = 8'h0;
        forwardData_2_9 = 8'h0;
        forwardData_2_10 = 8'h0;
        forwardData_2_11 = 8'h0;
        forwardData_2_12 = 8'h0;
        forwardData_2_13 = 8'h0;
        forwardData_2_14 = 8'h0;
        forwardData_2_15 = 8'h0;
        beatsLeft = 1'h0;
        state_0 = 1'h0;
        state_1 = 1'h0;
        state_2 = 1'h0;
        state_3 = 1'h0;
        state_4 = 1'h0;
        state_5 = 1'h0;
        state_6 = 1'h0;
        state_7 = 1'h0;
        state_8 = 1'h0;
        state_9 = 1'h0;
        state_10 = 1'h0;
        state_11 = 1'h0;
        state_12 = 1'h0;
        state_13 = 1'h0;
        state_14 = 1'h0;
        state_15 = 1'h0;
        state_16 = 1'h0;
        state_17 = 1'h0;
        beatsLeft_1 = 1'h0;
        state_1_0 = 1'h0;
        state_1_1 = 1'h0;
        state_1_2 = 1'h0;
        state_1_3 = 1'h0;
        state_1_4 = 1'h0;
        state_1_5 = 1'h0;
        state_1_6 = 1'h0;
        state_1_7 = 1'h0;
        state_1_8 = 1'h0;
        state_1_9 = 1'h0;
        state_1_10 = 1'h0;
        state_1_11 = 1'h0;
        state_1_12 = 1'h0;
        state_1_13 = 1'h0;
        state_1_14 = 1'h0;
        state_1_15 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MissEntry entries_0 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h0),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_0 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_0 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject & _entries_0_io_primary_ready),
    .io_primary_ready                        (_entries_0_io_primary_ready),
    .io_secondary_ready                      (_entries_0_io_secondary_ready),
    .io_secondary_reject                     (_entries_0_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_2 : ~_GEN_46)),
    .io_mem_acquire_valid                    (_entries_0_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_0_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_0_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_0_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_0_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_0_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_0_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_0_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_0_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_0_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (~beatsLeft_1 | state_1_0)),
    .io_mem_finish_valid                     (_entries_0_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_0_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_0_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_0_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_0_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_0_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_0_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_0_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_0_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_0_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_0_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_0_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_0_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_0_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h0 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_0_ready),
    .io_main_pipe_req_valid                  (_entries_0_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_0_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_0_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_0_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_0_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_0_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_0_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_0_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_0_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_0_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_0_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_0_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h0),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h0),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T),
    .io_refill_info_valid                    (_entries_0_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_0_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_0_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_0_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_0_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_0_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_0_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_0_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_0_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_0_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_0_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_0_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_0_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_0_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_0_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_0_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_0_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_0_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_0_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_0_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_0_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_0_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_0_io_matched),
    .io_l1Miss                               (_entries_0_io_l1Miss)
  );
  MissEntry entries_1 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h1),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_2 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_2 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject & ~_entries_0_io_primary_ready
       & _entries_1_io_primary_ready),
    .io_primary_ready                        (_entries_1_io_primary_ready),
    .io_secondary_ready                      (_entries_1_io_secondary_ready),
    .io_secondary_reject                     (_entries_1_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_3 : ~_GEN_57)),
    .io_mem_acquire_valid                    (_entries_1_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_1_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_1_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_1_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_1_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_1_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_1_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_1_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_1_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_1_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_1 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_1 : ~_entries_0_io_mem_finish_valid)),
    .io_mem_finish_valid                     (_entries_1_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_1_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_1_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_1_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_1_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_1_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_1_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_1_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_1_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_1_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_1_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_1_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_1_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_1_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h1 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_1_ready),
    .io_main_pipe_req_valid                  (_entries_1_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_1_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_1_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_1_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_1_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_1_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_1_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_1_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_1_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_1_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_1_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_1_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h1),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h1),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_1),
    .io_refill_info_valid                    (_entries_1_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_1_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_1_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_1_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_1_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_1_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_1_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_1_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_1_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_1_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_1_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_1_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_1_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_1_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_1_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_1_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_1_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_1_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_1_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_1_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_1_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_1_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_1_io_matched),
    .io_l1Miss                               (_entries_1_io_l1Miss)
  );
  MissEntry entries_2 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h2),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_4 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_4 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready, _entries_1_io_primary_ready} == 2'h0
       & _entries_2_io_primary_ready),
    .io_primary_ready                        (_entries_2_io_primary_ready),
    .io_secondary_ready                      (_entries_2_io_secondary_ready),
    .io_secondary_reject                     (_entries_2_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_4 : ~_GEN_56)),
    .io_mem_acquire_valid                    (_entries_2_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_2_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_2_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_2_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_2_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_2_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_2_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_2_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_2_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_2_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_3 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_2 : ~_GEN_83)),
    .io_mem_finish_valid                     (_entries_2_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_2_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_2_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_2_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_2_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_2_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_2_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_2_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_2_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_2_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_2_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_2_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_2_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_2_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h2 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_2_ready),
    .io_main_pipe_req_valid                  (_entries_2_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_2_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_2_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_2_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_2_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_2_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_2_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_2_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_2_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_2_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_2_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_2_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h2),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h2),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_2),
    .io_refill_info_valid                    (_entries_2_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_2_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_2_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_2_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_2_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_2_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_2_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_2_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_2_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_2_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_2_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_2_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_2_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_2_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_2_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_2_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_2_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_2_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_2_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_2_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_2_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_2_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_2_io_matched),
    .io_l1Miss                               (_entries_2_io_l1Miss)
  );
  MissEntry entries_3 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h3),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_6 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_6 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready} == 3'h0 & _entries_3_io_primary_ready),
    .io_primary_ready                        (_entries_3_io_primary_ready),
    .io_secondary_ready                      (_entries_3_io_secondary_ready),
    .io_secondary_reject                     (_entries_3_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_5 : ~_GEN_62)),
    .io_mem_acquire_valid                    (_entries_3_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_3_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_3_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_3_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_3_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_3_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_3_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_3_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_3_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_3_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_5 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_3 : ~_GEN_92)),
    .io_mem_finish_valid                     (_entries_3_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_3_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_3_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_3_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_3_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_3_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_3_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_3_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_3_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_3_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_3_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_3_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_3_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_3_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h3 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_3_ready),
    .io_main_pipe_req_valid                  (_entries_3_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_3_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_3_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_3_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_3_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_3_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_3_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_3_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_3_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_3_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_3_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_3_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h3),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h3),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_3),
    .io_refill_info_valid                    (_entries_3_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_3_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_3_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_3_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_3_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_3_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_3_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_3_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_3_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_3_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_3_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_3_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_3_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_3_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_3_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_3_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_3_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_3_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_3_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_3_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_3_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_3_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_3_io_matched),
    .io_l1Miss                               (_entries_3_io_l1Miss)
  );
  MissEntry entries_4 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h4),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_8 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_8 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready} == 4'h0 & _entries_4_io_primary_ready),
    .io_primary_ready                        (_entries_4_io_primary_ready),
    .io_secondary_ready                      (_entries_4_io_secondary_ready),
    .io_secondary_reject                     (_entries_4_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_6 : ~_GEN_61)),
    .io_mem_acquire_valid                    (_entries_4_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_4_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_4_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_4_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_4_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_4_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_4_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_4_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_4_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_4_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_7 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_4 : ~_GEN_91)),
    .io_mem_finish_valid                     (_entries_4_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_4_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_4_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_4_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_4_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_4_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_4_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_4_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_4_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_4_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_4_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_4_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_4_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_4_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h4 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_4_ready),
    .io_main_pipe_req_valid                  (_entries_4_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_4_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_4_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_4_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_4_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_4_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_4_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_4_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_4_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_4_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_4_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_4_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h4),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h4),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_4),
    .io_refill_info_valid                    (_entries_4_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_4_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_4_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_4_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_4_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_4_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_4_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_4_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_4_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_4_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_4_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_4_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_4_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_4_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_4_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_4_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_4_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_4_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_4_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_4_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_4_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_4_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_4_io_matched),
    .io_l1Miss                               (_entries_4_io_l1Miss)
  );
  MissEntry entries_5 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h5),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_10 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_10 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready} == 5'h0 & _entries_5_io_primary_ready),
    .io_primary_ready                        (_entries_5_io_primary_ready),
    .io_secondary_ready                      (_entries_5_io_secondary_ready),
    .io_secondary_reject                     (_entries_5_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_7 : ~_GEN_60)),
    .io_mem_acquire_valid                    (_entries_5_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_5_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_5_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_5_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_5_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_5_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_5_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_5_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_5_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_5_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_9 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_5 : ~_GEN_96)),
    .io_mem_finish_valid                     (_entries_5_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_5_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_5_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_5_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_5_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_5_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_5_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_5_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_5_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_5_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_5_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_5_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_5_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_5_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h5 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_5_ready),
    .io_main_pipe_req_valid                  (_entries_5_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_5_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_5_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_5_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_5_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_5_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_5_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_5_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_5_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_5_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_5_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_5_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h5),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h5),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_5),
    .io_refill_info_valid                    (_entries_5_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_5_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_5_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_5_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_5_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_5_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_5_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_5_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_5_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_5_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_5_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_5_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_5_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_5_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_5_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_5_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_5_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_5_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_5_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_5_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_5_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_5_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_5_io_matched),
    .io_l1Miss                               (_entries_5_io_l1Miss)
  );
  MissEntry entries_6 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h6),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_12 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_12 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready} == 6'h0 & _entries_6_io_primary_ready),
    .io_primary_ready                        (_entries_6_io_primary_ready),
    .io_secondary_ready                      (_entries_6_io_secondary_ready),
    .io_secondary_reject                     (_entries_6_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_8 : ~_GEN_59)),
    .io_mem_acquire_valid                    (_entries_6_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_6_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_6_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_6_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_6_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_6_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_6_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_6_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_6_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_6_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_11 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_6 : ~_GEN_95)),
    .io_mem_finish_valid                     (_entries_6_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_6_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_6_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_6_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_6_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_6_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_6_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_6_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_6_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_6_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_6_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_6_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_6_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_6_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h6 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_6_ready),
    .io_main_pipe_req_valid                  (_entries_6_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_6_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_6_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_6_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_6_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_6_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_6_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_6_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_6_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_6_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_6_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_6_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h6),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h6),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_6),
    .io_refill_info_valid                    (_entries_6_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_6_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_6_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_6_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_6_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_6_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_6_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_6_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_6_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_6_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_6_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_6_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_6_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_6_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_6_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_6_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_6_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_6_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_6_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_6_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_6_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_6_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_6_io_matched),
    .io_l1Miss                               (_entries_6_io_l1Miss)
  );
  MissEntry entries_7 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h7),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_14 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_14 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready} == 7'h0 & _entries_7_io_primary_ready),
    .io_primary_ready                        (_entries_7_io_primary_ready),
    .io_secondary_ready                      (_entries_7_io_secondary_ready),
    .io_secondary_reject                     (_entries_7_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_9 : ~_GEN_70)),
    .io_mem_acquire_valid                    (_entries_7_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_7_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_7_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_7_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_7_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_7_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_7_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_7_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_7_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_7_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_13 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_7 : ~_GEN_94)),
    .io_mem_finish_valid                     (_entries_7_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_7_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_7_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_7_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_7_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_7_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_7_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_7_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_7_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_7_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_7_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_7_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_7_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_7_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h7 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_7_ready),
    .io_main_pipe_req_valid                  (_entries_7_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_7_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_7_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_7_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_7_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_7_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_7_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_7_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_7_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_7_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_7_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_7_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h7),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h7),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_7),
    .io_refill_info_valid                    (_entries_7_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_7_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_7_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_7_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_7_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_7_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_7_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_7_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_7_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_7_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_7_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_7_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_7_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_7_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_7_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_7_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_7_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_7_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_7_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_7_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_7_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_7_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_7_io_matched),
    .io_l1Miss                               (_entries_7_io_l1Miss)
  );
  MissEntry entries_8 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h8),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_16 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_16 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready} == 8'h0 & _entries_8_io_primary_ready),
    .io_primary_ready                        (_entries_8_io_primary_ready),
    .io_secondary_ready                      (_entries_8_io_secondary_ready),
    .io_secondary_reject                     (_entries_8_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_10 : ~_GEN_69)),
    .io_mem_acquire_valid                    (_entries_8_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_8_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_8_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_8_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_8_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_8_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_8_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_8_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_8_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_8_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_15 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_8 : ~_GEN_93)),
    .io_mem_finish_valid                     (_entries_8_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_8_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_8_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_8_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_8_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_8_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_8_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_8_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_8_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_8_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_8_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_8_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_8_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_8_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h8 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_8_ready),
    .io_main_pipe_req_valid                  (_entries_8_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_8_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_8_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_8_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_8_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_8_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_8_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_8_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_8_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_8_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_8_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_8_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h8),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h8),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_8),
    .io_refill_info_valid                    (_entries_8_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_8_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_8_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_8_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_8_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_8_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_8_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_8_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_8_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_8_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_8_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_8_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_8_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_8_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_8_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_8_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_8_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_8_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_8_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_8_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_8_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_8_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_8_io_matched),
    .io_l1Miss                               (_entries_8_io_l1Miss)
  );
  MissEntry entries_9 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'h9),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_18 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_18 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready} == 9'h0 & _entries_9_io_primary_ready),
    .io_primary_ready                        (_entries_9_io_primary_ready),
    .io_secondary_ready                      (_entries_9_io_secondary_ready),
    .io_secondary_reject                     (_entries_9_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_11 : ~_GEN_68)),
    .io_mem_acquire_valid                    (_entries_9_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_9_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_9_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_9_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_9_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_9_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_9_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_9_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_9_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_9_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_17 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_9 : ~_GEN_103)),
    .io_mem_finish_valid                     (_entries_9_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_9_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_9_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_9_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_9_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_9_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_9_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_9_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_9_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_9_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_9_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_9_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_9_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_9_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'h9 & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_9_ready),
    .io_main_pipe_req_valid                  (_entries_9_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_9_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_9_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_9_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_9_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_9_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_9_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_9_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_9_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source         (_entries_9_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_9_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_9_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'h9),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'h9),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_9),
    .io_refill_info_valid                    (_entries_9_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_9_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_9_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_9_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_9_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_9_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_9_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_9_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_9_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_9_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_9_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_9_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_9_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_9_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_9_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_9_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_9_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_9_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_9_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_9_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_9_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_9_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_9_io_matched),
    .io_l1Miss                               (_entries_9_io_l1Miss)
  );
  MissEntry entries_10 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'hA),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_20 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_20 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready,
          _entries_9_io_primary_ready} == 10'h0 & _entries_10_io_primary_ready),
    .io_primary_ready                        (_entries_10_io_primary_ready),
    .io_secondary_ready                      (_entries_10_io_secondary_ready),
    .io_secondary_reject                     (_entries_10_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_12 : ~_GEN_67)),
    .io_mem_acquire_valid                    (_entries_10_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_10_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_10_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_10_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_10_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_10_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_10_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_10_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_10_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_10_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_19 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_10 : ~_GEN_102)),
    .io_mem_finish_valid                     (_entries_10_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_10_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_10_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_10_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_10_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_10_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_10_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_10_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_10_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_10_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_10_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_10_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_10_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_10_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'hA & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_10_ready),
    .io_main_pipe_req_valid                  (_entries_10_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_10_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_10_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_10_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_10_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_10_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_10_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_10_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_10_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source
      (_entries_10_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_10_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_10_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'hA),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'hA),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_10),
    .io_refill_info_valid                    (_entries_10_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_10_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_10_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_10_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_10_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_10_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_10_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_10_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_10_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_10_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_10_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_10_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_10_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_10_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_10_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_10_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_10_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_10_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_10_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_10_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_10_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_10_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_10_io_matched),
    .io_l1Miss                               (_entries_10_io_l1Miss)
  );
  MissEntry entries_11 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'hB),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_22 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_22 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready,
          _entries_9_io_primary_ready,
          _entries_10_io_primary_ready} == 11'h0 & _entries_11_io_primary_ready),
    .io_primary_ready                        (_entries_11_io_primary_ready),
    .io_secondary_ready                      (_entries_11_io_secondary_ready),
    .io_secondary_reject                     (_entries_11_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_13 : ~_GEN_66)),
    .io_mem_acquire_valid                    (_entries_11_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_11_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_11_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_11_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_11_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_11_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_11_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_11_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_11_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_11_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_21 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_11 : ~_GEN_101)),
    .io_mem_finish_valid                     (_entries_11_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_11_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_11_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_11_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_11_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_11_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_11_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_11_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_11_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_11_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_11_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_11_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_11_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_11_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'hB & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_11_ready),
    .io_main_pipe_req_valid                  (_entries_11_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_11_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_11_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_11_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_11_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_11_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_11_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_11_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_11_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source
      (_entries_11_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_11_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_11_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'hB),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'hB),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_11),
    .io_refill_info_valid                    (_entries_11_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_11_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_11_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_11_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_11_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_11_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_11_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_11_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_11_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_11_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_11_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_11_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_11_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_11_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_11_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_11_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_11_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_11_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_11_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_11_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_11_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_11_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_11_io_matched),
    .io_l1Miss                               (_entries_11_io_l1Miss)
  );
  MissEntry entries_12 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'hC),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_24 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_24 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready,
          _entries_9_io_primary_ready,
          _entries_10_io_primary_ready,
          _entries_11_io_primary_ready} == 12'h0 & _entries_12_io_primary_ready),
    .io_primary_ready                        (_entries_12_io_primary_ready),
    .io_secondary_ready                      (_entries_12_io_secondary_ready),
    .io_secondary_reject                     (_entries_12_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_14 : ~_GEN_65)),
    .io_mem_acquire_valid                    (_entries_12_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_12_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_12_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_12_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_12_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_12_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_12_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_12_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_12_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_12_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_23 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_12 : ~_GEN_100)),
    .io_mem_finish_valid                     (_entries_12_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_12_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_12_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_12_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_12_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_12_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_12_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_12_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_12_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_12_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_12_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_12_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_12_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_12_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'hC & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_12_ready),
    .io_main_pipe_req_valid                  (_entries_12_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_12_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_12_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_12_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_12_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_12_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_12_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_12_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_12_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source
      (_entries_12_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_12_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_12_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'hC),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'hC),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_12),
    .io_refill_info_valid                    (_entries_12_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_12_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_12_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_12_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_12_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_12_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_12_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_12_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_12_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_12_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_12_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_12_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_12_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_12_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_12_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_12_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_12_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_12_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_12_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_12_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_12_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_12_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_12_io_matched),
    .io_l1Miss                               (_entries_12_io_l1Miss)
  );
  MissEntry entries_13 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'hD),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_26 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_26 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready,
          _entries_9_io_primary_ready,
          _entries_10_io_primary_ready,
          _entries_11_io_primary_ready,
          _entries_12_io_primary_ready} == 13'h0 & _entries_13_io_primary_ready),
    .io_primary_ready                        (_entries_13_io_primary_ready),
    .io_secondary_ready                      (_entries_13_io_secondary_ready),
    .io_secondary_reject                     (_entries_13_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_15 : ~_GEN_64)),
    .io_mem_acquire_valid                    (_entries_13_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_13_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_13_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_13_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_13_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_13_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_13_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_13_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_13_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_13_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_25 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_13 : ~_GEN_99)),
    .io_mem_finish_valid                     (_entries_13_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_13_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_13_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_13_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_13_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_13_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_13_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_13_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_13_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_13_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_13_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_13_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_13_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_13_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'hD & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_13_ready),
    .io_main_pipe_req_valid                  (_entries_13_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_13_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_13_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_13_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_13_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_13_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_13_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_13_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_13_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source
      (_entries_13_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_13_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_13_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'hD),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'hD),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_13),
    .io_refill_info_valid                    (_entries_13_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_13_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_13_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_13_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_13_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_13_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_13_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_13_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_13_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_13_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_13_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_13_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_13_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_13_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_13_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_13_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_13_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_13_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_13_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_13_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_13_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_13_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_13_io_matched),
    .io_l1Miss                               (_entries_13_io_l1Miss)
  );
  MissEntry entries_14 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'hE),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_28 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_28 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready,
          _entries_9_io_primary_ready,
          _entries_10_io_primary_ready,
          _entries_11_io_primary_ready,
          _entries_12_io_primary_ready,
          _entries_13_io_primary_ready} == 14'h0 & _entries_14_io_primary_ready),
    .io_primary_ready                        (_entries_14_io_primary_ready),
    .io_secondary_ready                      (_entries_14_io_secondary_ready),
    .io_secondary_reject                     (_entries_14_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_16 : ~_GEN_63)),
    .io_mem_acquire_valid                    (_entries_14_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_14_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_14_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_14_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_14_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_14_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_14_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_14_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_14_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_14_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_27 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_14 : ~_GEN_98)),
    .io_mem_finish_valid                     (_entries_14_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_14_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_14_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_14_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_14_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_14_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_14_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_14_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_14_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_14_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_14_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_14_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_14_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_14_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      (io_l2_hint_bits_sourceId == 4'hE & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_14_ready),
    .io_main_pipe_req_valid                  (_entries_14_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_14_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_14_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_14_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_14_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_14_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_14_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_14_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_14_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source
      (_entries_14_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_14_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_14_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & io_main_pipe_resp_bits_miss_id == 4'hE),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & io_mainpipe_info_s3_miss_id == 4'hE),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & _io_refill_info_bits_T_14),
    .io_refill_info_valid                    (_entries_14_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_14_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_14_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_14_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_14_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_14_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_14_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_14_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_14_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_14_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_14_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_14_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_14_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_14_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_14_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_14_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_14_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_14_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_14_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_14_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_14_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_14_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_14_io_matched),
    .io_l1Miss                               (_entries_14_io_l1Miss)
  );
  MissEntry entries_15 (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_id                                   (4'hF),
    .io_req_valid                            (io_req_valid),
    .io_req_bits_source                      (io_req_bits_source),
    .io_req_bits_addr                        (io_req_bits_addr),
    .io_req_bits_vaddr                       (io_req_bits_vaddr),
    .io_req_bits_cancel                      (io_req_bits_cancel),
    .io_wbq_block_miss_req                   (io_wbq_block_miss_req),
    .io_miss_req_pipe_reg_req_source         (miss_req_pipe_reg_req_source),
    .io_miss_req_pipe_reg_req_pf_source      (miss_req_pipe_reg_req_pf_source),
    .io_miss_req_pipe_reg_req_cmd            (miss_req_pipe_reg_req_cmd),
    .io_miss_req_pipe_reg_req_addr           (miss_req_pipe_reg_req_addr),
    .io_miss_req_pipe_reg_req_vaddr          (miss_req_pipe_reg_req_vaddr),
    .io_miss_req_pipe_reg_req_full_overwrite (miss_req_pipe_reg_req_full_overwrite),
    .io_miss_req_pipe_reg_req_word_idx       (miss_req_pipe_reg_req_word_idx),
    .io_miss_req_pipe_reg_req_amo_data       (miss_req_pipe_reg_req_amo_data),
    .io_miss_req_pipe_reg_req_amo_mask       (miss_req_pipe_reg_req_amo_mask),
    .io_miss_req_pipe_reg_req_req_coh_state  (miss_req_pipe_reg_req_req_coh_state),
    .io_miss_req_pipe_reg_req_id             (miss_req_pipe_reg_req_id),
    .io_miss_req_pipe_reg_req_store_data     (miss_req_pipe_reg_req_store_data),
    .io_miss_req_pipe_reg_req_store_mask     (miss_req_pipe_reg_req_store_mask),
    .io_miss_req_pipe_reg_merge              (_GEN_30 & miss_req_pipe_reg_merge),
    .io_miss_req_pipe_reg_alloc              (_GEN_30 & miss_req_pipe_reg_alloc),
    .io_miss_req_pipe_reg_cancel             (miss_req_pipe_reg_cancel),
    .io_primary_valid
      (io_req_valid & ~merge & ~reject
       & {_entries_0_io_primary_ready,
          _entries_1_io_primary_ready,
          _entries_2_io_primary_ready,
          _entries_3_io_primary_ready,
          _entries_4_io_primary_ready,
          _entries_5_io_primary_ready,
          _entries_6_io_primary_ready,
          _entries_7_io_primary_ready,
          _entries_8_io_primary_ready,
          _entries_9_io_primary_ready,
          _entries_10_io_primary_ready,
          _entries_11_io_primary_ready,
          _entries_12_io_primary_ready,
          _entries_13_io_primary_ready,
          _entries_14_io_primary_ready} == 15'h0 & _entries_15_io_primary_ready),
    .io_primary_ready                        (_entries_15_io_primary_ready),
    .io_secondary_ready                      (_entries_15_io_secondary_ready),
    .io_secondary_reject                     (_entries_15_io_secondary_reject),
    .io_mem_acquire_ready
      (io_mem_acquire_ready & (beatsLeft ? state_17 : ~_GEN_71)),
    .io_mem_acquire_valid                    (_entries_15_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode              (_entries_15_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param               (_entries_15_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_source              (_entries_15_io_mem_acquire_bits_source),
    .io_mem_acquire_bits_address             (_entries_15_io_mem_acquire_bits_address),
    .io_mem_acquire_bits_user_alias          (_entries_15_io_mem_acquire_bits_user_alias),
    .io_mem_acquire_bits_user_vaddr          (_entries_15_io_mem_acquire_bits_user_vaddr),
    .io_mem_acquire_bits_user_reqSource
      (_entries_15_io_mem_acquire_bits_user_reqSource),
    .io_mem_acquire_bits_user_needHint
      (_entries_15_io_mem_acquire_bits_user_needHint),
    .io_mem_acquire_bits_echo_isKeyword
      (_entries_15_io_mem_acquire_bits_echo_isKeyword),
    .io_mem_grant_valid                      (_GEN_29 & io_mem_grant_valid),
    .io_mem_grant_bits_opcode                (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param                 (io_mem_grant_bits_param),
    .io_mem_grant_bits_size                  (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink                  (io_mem_grant_bits_sink),
    .io_mem_grant_bits_denied                (io_mem_grant_bits_denied),
    .io_mem_grant_bits_data                  (io_mem_grant_bits_data),
    .io_mem_grant_bits_corrupt               (io_mem_grant_bits_corrupt),
    .io_mem_finish_ready
      (io_mem_finish_ready & (beatsLeft_1 ? state_1_15 : ~_GEN_97)),
    .io_mem_finish_valid                     (_entries_15_io_mem_finish_valid),
    .io_mem_finish_bits_sink                 (_entries_15_io_mem_finish_bits_sink),
    .io_queryME_0_req_bits_source            (io_queryMQ_0_req_bits_source),
    .io_queryME_0_req_bits_addr              (io_queryMQ_0_req_bits_addr),
    .io_queryME_0_req_bits_vaddr             (io_queryMQ_0_req_bits_vaddr),
    .io_queryME_0_primary_ready              (_entries_15_io_queryME_0_primary_ready),
    .io_queryME_0_secondary_ready            (_entries_15_io_queryME_0_secondary_ready),
    .io_queryME_0_secondary_reject           (_entries_15_io_queryME_0_secondary_reject),
    .io_queryME_1_req_bits_source            (io_queryMQ_1_req_bits_source),
    .io_queryME_1_req_bits_addr              (io_queryMQ_1_req_bits_addr),
    .io_queryME_1_req_bits_vaddr             (io_queryMQ_1_req_bits_vaddr),
    .io_queryME_1_primary_ready              (_entries_15_io_queryME_1_primary_ready),
    .io_queryME_1_secondary_ready            (_entries_15_io_queryME_1_secondary_ready),
    .io_queryME_1_secondary_reject           (_entries_15_io_queryME_1_secondary_reject),
    .io_queryME_2_req_bits_source            (io_queryMQ_2_req_bits_source),
    .io_queryME_2_req_bits_addr              (io_queryMQ_2_req_bits_addr),
    .io_queryME_2_req_bits_vaddr             (io_queryMQ_2_req_bits_vaddr),
    .io_queryME_2_primary_ready              (_entries_15_io_queryME_2_primary_ready),
    .io_queryME_2_secondary_ready            (_entries_15_io_queryME_2_secondary_ready),
    .io_queryME_2_secondary_reject           (_entries_15_io_queryME_2_secondary_reject),
    .io_queryME_3_req_bits_source            (io_queryMQ_3_req_bits_source),
    .io_queryME_3_req_bits_addr              (io_queryMQ_3_req_bits_addr),
    .io_queryME_3_req_bits_vaddr             (io_queryMQ_3_req_bits_vaddr),
    .io_queryME_3_primary_ready              (_entries_15_io_queryME_3_primary_ready),
    .io_queryME_3_secondary_ready            (_entries_15_io_queryME_3_secondary_ready),
    .io_queryME_3_secondary_reject           (_entries_15_io_queryME_3_secondary_reject),
    .io_l2_hint_valid
      ((&io_l2_hint_bits_sourceId) & io_l2_hint_valid),
    .io_main_pipe_req_ready                  (_main_pipe_req_arb_io_in_15_ready),
    .io_main_pipe_req_valid                  (_entries_15_io_main_pipe_req_valid),
    .io_main_pipe_req_bits_miss_id           (_entries_15_io_main_pipe_req_bits_miss_id),
    .io_main_pipe_req_bits_source            (_entries_15_io_main_pipe_req_bits_source),
    .io_main_pipe_req_bits_cmd               (_entries_15_io_main_pipe_req_bits_cmd),
    .io_main_pipe_req_bits_vaddr             (_entries_15_io_main_pipe_req_bits_vaddr),
    .io_main_pipe_req_bits_addr              (_entries_15_io_main_pipe_req_bits_addr),
    .io_main_pipe_req_bits_word_idx          (_entries_15_io_main_pipe_req_bits_word_idx),
    .io_main_pipe_req_bits_amo_data          (_entries_15_io_main_pipe_req_bits_amo_data),
    .io_main_pipe_req_bits_amo_mask          (_entries_15_io_main_pipe_req_bits_amo_mask),
    .io_main_pipe_req_bits_pf_source
      (_entries_15_io_main_pipe_req_bits_pf_source),
    .io_main_pipe_req_bits_access            (_entries_15_io_main_pipe_req_bits_access),
    .io_main_pipe_req_bits_id                (_entries_15_io_main_pipe_req_bits_id),
    .io_main_pipe_resp
      (_entries_15_io_main_pipe_resp_T & (&io_main_pipe_resp_bits_miss_id)),
    .io_main_pipe_refill_resp
      (_entries_15_io_main_pipe_refill_resp_T & (&io_mainpipe_info_s3_miss_id)),
    .io_main_pipe_replay
      (_entries_15_io_main_pipe_replay_T & (&io_mainpipe_info_s2_miss_id)),
    .io_refill_info_valid                    (_entries_15_io_refill_info_valid),
    .io_refill_info_bits_store_data          (_entries_15_io_refill_info_bits_store_data),
    .io_refill_info_bits_miss_param          (_entries_15_io_refill_info_bits_miss_param),
    .io_refill_info_bits_error               (_entries_15_io_refill_info_bits_error),
    .io_block_addr_valid                     (_entries_15_io_block_addr_valid),
    .io_block_addr_bits                      (_entries_15_io_block_addr_bits),
    .io_req_addr_valid                       (_entries_15_io_req_addr_valid),
    .io_req_addr_bits                        (_entries_15_io_req_addr_bits),
    .io_req_handled_by_this_entry            (_entries_15_io_req_handled_by_this_entry),
    .io_forwardInfo_inflight                 (_entries_15_io_forwardInfo_inflight),
    .io_forwardInfo_paddr                    (_entries_15_io_forwardInfo_paddr),
    .io_forwardInfo_raw_data_0               (_entries_15_io_forwardInfo_raw_data_0),
    .io_forwardInfo_raw_data_1               (_entries_15_io_forwardInfo_raw_data_1),
    .io_forwardInfo_raw_data_2               (_entries_15_io_forwardInfo_raw_data_2),
    .io_forwardInfo_raw_data_3               (_entries_15_io_forwardInfo_raw_data_3),
    .io_forwardInfo_raw_data_4               (_entries_15_io_forwardInfo_raw_data_4),
    .io_forwardInfo_raw_data_5               (_entries_15_io_forwardInfo_raw_data_5),
    .io_forwardInfo_raw_data_6               (_entries_15_io_forwardInfo_raw_data_6),
    .io_forwardInfo_raw_data_7               (_entries_15_io_forwardInfo_raw_data_7),
    .io_forwardInfo_firstbeat_valid          (_entries_15_io_forwardInfo_firstbeat_valid),
    .io_forwardInfo_lastbeat_valid           (_entries_15_io_forwardInfo_lastbeat_valid),
    .io_forwardInfo_corrupt                  (_entries_15_io_forwardInfo_corrupt),
    .io_l2_pf_store_only                     (io_l2_pf_store_only),
    .io_acquire_fired_by_pipe_reg            (_entries_15_io_acquire_fired_by_pipe_reg_T),
    .io_memSetPattenDetected                 (memSetPattenDetected_last_REG),
    .io_matched                              (_entries_15_io_matched),
    .io_l1Miss                               (_entries_15_io_l1Miss)
  );
  CMOUnit cmo_unit (
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (io_cmo_req_ready),
    .io_req_valid               (io_cmo_req_valid),
    .io_req_bits_opcode         (io_cmo_req_bits_opcode),
    .io_req_bits_address        (io_cmo_req_bits_address),
    .io_req_chanA_ready         (io_mem_acquire_ready & (~beatsLeft | state_0)),
    .io_req_chanA_valid         (_cmo_unit_io_req_chanA_valid),
    .io_req_chanA_bits_opcode   (_cmo_unit_io_req_chanA_bits_opcode),
    .io_req_chanA_bits_address  (_cmo_unit_io_req_chanA_bits_address),
    .io_resp_chanD_ready        (_cmo_unit_io_resp_chanD_ready),
    .io_resp_chanD_valid        (_GEN_31 & io_mem_grant_valid),
    .io_resp_chanD_bits_denied  (io_mem_grant_bits_denied),
    .io_resp_chanD_bits_corrupt (io_mem_grant_bits_corrupt),
    .io_resp_to_lsq_ready       (io_cmo_resp_ready),
    .io_resp_to_lsq_valid       (io_cmo_resp_valid),
    .io_resp_to_lsq_bits_nderr  (io_cmo_resp_bits_nderr)
  );
  FastArbiter main_pipe_req_arb (
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_ready           (_main_pipe_req_arb_io_in_0_ready),
    .io_in_0_valid           (_entries_0_io_main_pipe_req_valid),
    .io_in_0_bits_miss_id    (_entries_0_io_main_pipe_req_bits_miss_id),
    .io_in_0_bits_source     (_entries_0_io_main_pipe_req_bits_source),
    .io_in_0_bits_cmd        (_entries_0_io_main_pipe_req_bits_cmd),
    .io_in_0_bits_vaddr      (_entries_0_io_main_pipe_req_bits_vaddr),
    .io_in_0_bits_addr       (_entries_0_io_main_pipe_req_bits_addr),
    .io_in_0_bits_word_idx   (_entries_0_io_main_pipe_req_bits_word_idx),
    .io_in_0_bits_amo_data   (_entries_0_io_main_pipe_req_bits_amo_data),
    .io_in_0_bits_amo_mask   (_entries_0_io_main_pipe_req_bits_amo_mask),
    .io_in_0_bits_pf_source  (_entries_0_io_main_pipe_req_bits_pf_source),
    .io_in_0_bits_access     (_entries_0_io_main_pipe_req_bits_access),
    .io_in_0_bits_id         (_entries_0_io_main_pipe_req_bits_id),
    .io_in_1_ready           (_main_pipe_req_arb_io_in_1_ready),
    .io_in_1_valid           (_entries_1_io_main_pipe_req_valid),
    .io_in_1_bits_miss_id    (_entries_1_io_main_pipe_req_bits_miss_id),
    .io_in_1_bits_source     (_entries_1_io_main_pipe_req_bits_source),
    .io_in_1_bits_cmd        (_entries_1_io_main_pipe_req_bits_cmd),
    .io_in_1_bits_vaddr      (_entries_1_io_main_pipe_req_bits_vaddr),
    .io_in_1_bits_addr       (_entries_1_io_main_pipe_req_bits_addr),
    .io_in_1_bits_word_idx   (_entries_1_io_main_pipe_req_bits_word_idx),
    .io_in_1_bits_amo_data   (_entries_1_io_main_pipe_req_bits_amo_data),
    .io_in_1_bits_amo_mask   (_entries_1_io_main_pipe_req_bits_amo_mask),
    .io_in_1_bits_pf_source  (_entries_1_io_main_pipe_req_bits_pf_source),
    .io_in_1_bits_access     (_entries_1_io_main_pipe_req_bits_access),
    .io_in_1_bits_id         (_entries_1_io_main_pipe_req_bits_id),
    .io_in_2_ready           (_main_pipe_req_arb_io_in_2_ready),
    .io_in_2_valid           (_entries_2_io_main_pipe_req_valid),
    .io_in_2_bits_miss_id    (_entries_2_io_main_pipe_req_bits_miss_id),
    .io_in_2_bits_source     (_entries_2_io_main_pipe_req_bits_source),
    .io_in_2_bits_cmd        (_entries_2_io_main_pipe_req_bits_cmd),
    .io_in_2_bits_vaddr      (_entries_2_io_main_pipe_req_bits_vaddr),
    .io_in_2_bits_addr       (_entries_2_io_main_pipe_req_bits_addr),
    .io_in_2_bits_word_idx   (_entries_2_io_main_pipe_req_bits_word_idx),
    .io_in_2_bits_amo_data   (_entries_2_io_main_pipe_req_bits_amo_data),
    .io_in_2_bits_amo_mask   (_entries_2_io_main_pipe_req_bits_amo_mask),
    .io_in_2_bits_pf_source  (_entries_2_io_main_pipe_req_bits_pf_source),
    .io_in_2_bits_access     (_entries_2_io_main_pipe_req_bits_access),
    .io_in_2_bits_id         (_entries_2_io_main_pipe_req_bits_id),
    .io_in_3_ready           (_main_pipe_req_arb_io_in_3_ready),
    .io_in_3_valid           (_entries_3_io_main_pipe_req_valid),
    .io_in_3_bits_miss_id    (_entries_3_io_main_pipe_req_bits_miss_id),
    .io_in_3_bits_source     (_entries_3_io_main_pipe_req_bits_source),
    .io_in_3_bits_cmd        (_entries_3_io_main_pipe_req_bits_cmd),
    .io_in_3_bits_vaddr      (_entries_3_io_main_pipe_req_bits_vaddr),
    .io_in_3_bits_addr       (_entries_3_io_main_pipe_req_bits_addr),
    .io_in_3_bits_word_idx   (_entries_3_io_main_pipe_req_bits_word_idx),
    .io_in_3_bits_amo_data   (_entries_3_io_main_pipe_req_bits_amo_data),
    .io_in_3_bits_amo_mask   (_entries_3_io_main_pipe_req_bits_amo_mask),
    .io_in_3_bits_pf_source  (_entries_3_io_main_pipe_req_bits_pf_source),
    .io_in_3_bits_access     (_entries_3_io_main_pipe_req_bits_access),
    .io_in_3_bits_id         (_entries_3_io_main_pipe_req_bits_id),
    .io_in_4_ready           (_main_pipe_req_arb_io_in_4_ready),
    .io_in_4_valid           (_entries_4_io_main_pipe_req_valid),
    .io_in_4_bits_miss_id    (_entries_4_io_main_pipe_req_bits_miss_id),
    .io_in_4_bits_source     (_entries_4_io_main_pipe_req_bits_source),
    .io_in_4_bits_cmd        (_entries_4_io_main_pipe_req_bits_cmd),
    .io_in_4_bits_vaddr      (_entries_4_io_main_pipe_req_bits_vaddr),
    .io_in_4_bits_addr       (_entries_4_io_main_pipe_req_bits_addr),
    .io_in_4_bits_word_idx   (_entries_4_io_main_pipe_req_bits_word_idx),
    .io_in_4_bits_amo_data   (_entries_4_io_main_pipe_req_bits_amo_data),
    .io_in_4_bits_amo_mask   (_entries_4_io_main_pipe_req_bits_amo_mask),
    .io_in_4_bits_pf_source  (_entries_4_io_main_pipe_req_bits_pf_source),
    .io_in_4_bits_access     (_entries_4_io_main_pipe_req_bits_access),
    .io_in_4_bits_id         (_entries_4_io_main_pipe_req_bits_id),
    .io_in_5_ready           (_main_pipe_req_arb_io_in_5_ready),
    .io_in_5_valid           (_entries_5_io_main_pipe_req_valid),
    .io_in_5_bits_miss_id    (_entries_5_io_main_pipe_req_bits_miss_id),
    .io_in_5_bits_source     (_entries_5_io_main_pipe_req_bits_source),
    .io_in_5_bits_cmd        (_entries_5_io_main_pipe_req_bits_cmd),
    .io_in_5_bits_vaddr      (_entries_5_io_main_pipe_req_bits_vaddr),
    .io_in_5_bits_addr       (_entries_5_io_main_pipe_req_bits_addr),
    .io_in_5_bits_word_idx   (_entries_5_io_main_pipe_req_bits_word_idx),
    .io_in_5_bits_amo_data   (_entries_5_io_main_pipe_req_bits_amo_data),
    .io_in_5_bits_amo_mask   (_entries_5_io_main_pipe_req_bits_amo_mask),
    .io_in_5_bits_pf_source  (_entries_5_io_main_pipe_req_bits_pf_source),
    .io_in_5_bits_access     (_entries_5_io_main_pipe_req_bits_access),
    .io_in_5_bits_id         (_entries_5_io_main_pipe_req_bits_id),
    .io_in_6_ready           (_main_pipe_req_arb_io_in_6_ready),
    .io_in_6_valid           (_entries_6_io_main_pipe_req_valid),
    .io_in_6_bits_miss_id    (_entries_6_io_main_pipe_req_bits_miss_id),
    .io_in_6_bits_source     (_entries_6_io_main_pipe_req_bits_source),
    .io_in_6_bits_cmd        (_entries_6_io_main_pipe_req_bits_cmd),
    .io_in_6_bits_vaddr      (_entries_6_io_main_pipe_req_bits_vaddr),
    .io_in_6_bits_addr       (_entries_6_io_main_pipe_req_bits_addr),
    .io_in_6_bits_word_idx   (_entries_6_io_main_pipe_req_bits_word_idx),
    .io_in_6_bits_amo_data   (_entries_6_io_main_pipe_req_bits_amo_data),
    .io_in_6_bits_amo_mask   (_entries_6_io_main_pipe_req_bits_amo_mask),
    .io_in_6_bits_pf_source  (_entries_6_io_main_pipe_req_bits_pf_source),
    .io_in_6_bits_access     (_entries_6_io_main_pipe_req_bits_access),
    .io_in_6_bits_id         (_entries_6_io_main_pipe_req_bits_id),
    .io_in_7_ready           (_main_pipe_req_arb_io_in_7_ready),
    .io_in_7_valid           (_entries_7_io_main_pipe_req_valid),
    .io_in_7_bits_miss_id    (_entries_7_io_main_pipe_req_bits_miss_id),
    .io_in_7_bits_source     (_entries_7_io_main_pipe_req_bits_source),
    .io_in_7_bits_cmd        (_entries_7_io_main_pipe_req_bits_cmd),
    .io_in_7_bits_vaddr      (_entries_7_io_main_pipe_req_bits_vaddr),
    .io_in_7_bits_addr       (_entries_7_io_main_pipe_req_bits_addr),
    .io_in_7_bits_word_idx   (_entries_7_io_main_pipe_req_bits_word_idx),
    .io_in_7_bits_amo_data   (_entries_7_io_main_pipe_req_bits_amo_data),
    .io_in_7_bits_amo_mask   (_entries_7_io_main_pipe_req_bits_amo_mask),
    .io_in_7_bits_pf_source  (_entries_7_io_main_pipe_req_bits_pf_source),
    .io_in_7_bits_access     (_entries_7_io_main_pipe_req_bits_access),
    .io_in_7_bits_id         (_entries_7_io_main_pipe_req_bits_id),
    .io_in_8_ready           (_main_pipe_req_arb_io_in_8_ready),
    .io_in_8_valid           (_entries_8_io_main_pipe_req_valid),
    .io_in_8_bits_miss_id    (_entries_8_io_main_pipe_req_bits_miss_id),
    .io_in_8_bits_source     (_entries_8_io_main_pipe_req_bits_source),
    .io_in_8_bits_cmd        (_entries_8_io_main_pipe_req_bits_cmd),
    .io_in_8_bits_vaddr      (_entries_8_io_main_pipe_req_bits_vaddr),
    .io_in_8_bits_addr       (_entries_8_io_main_pipe_req_bits_addr),
    .io_in_8_bits_word_idx   (_entries_8_io_main_pipe_req_bits_word_idx),
    .io_in_8_bits_amo_data   (_entries_8_io_main_pipe_req_bits_amo_data),
    .io_in_8_bits_amo_mask   (_entries_8_io_main_pipe_req_bits_amo_mask),
    .io_in_8_bits_pf_source  (_entries_8_io_main_pipe_req_bits_pf_source),
    .io_in_8_bits_access     (_entries_8_io_main_pipe_req_bits_access),
    .io_in_8_bits_id         (_entries_8_io_main_pipe_req_bits_id),
    .io_in_9_ready           (_main_pipe_req_arb_io_in_9_ready),
    .io_in_9_valid           (_entries_9_io_main_pipe_req_valid),
    .io_in_9_bits_miss_id    (_entries_9_io_main_pipe_req_bits_miss_id),
    .io_in_9_bits_source     (_entries_9_io_main_pipe_req_bits_source),
    .io_in_9_bits_cmd        (_entries_9_io_main_pipe_req_bits_cmd),
    .io_in_9_bits_vaddr      (_entries_9_io_main_pipe_req_bits_vaddr),
    .io_in_9_bits_addr       (_entries_9_io_main_pipe_req_bits_addr),
    .io_in_9_bits_word_idx   (_entries_9_io_main_pipe_req_bits_word_idx),
    .io_in_9_bits_amo_data   (_entries_9_io_main_pipe_req_bits_amo_data),
    .io_in_9_bits_amo_mask   (_entries_9_io_main_pipe_req_bits_amo_mask),
    .io_in_9_bits_pf_source  (_entries_9_io_main_pipe_req_bits_pf_source),
    .io_in_9_bits_access     (_entries_9_io_main_pipe_req_bits_access),
    .io_in_9_bits_id         (_entries_9_io_main_pipe_req_bits_id),
    .io_in_10_ready          (_main_pipe_req_arb_io_in_10_ready),
    .io_in_10_valid          (_entries_10_io_main_pipe_req_valid),
    .io_in_10_bits_miss_id   (_entries_10_io_main_pipe_req_bits_miss_id),
    .io_in_10_bits_source    (_entries_10_io_main_pipe_req_bits_source),
    .io_in_10_bits_cmd       (_entries_10_io_main_pipe_req_bits_cmd),
    .io_in_10_bits_vaddr     (_entries_10_io_main_pipe_req_bits_vaddr),
    .io_in_10_bits_addr      (_entries_10_io_main_pipe_req_bits_addr),
    .io_in_10_bits_word_idx  (_entries_10_io_main_pipe_req_bits_word_idx),
    .io_in_10_bits_amo_data  (_entries_10_io_main_pipe_req_bits_amo_data),
    .io_in_10_bits_amo_mask  (_entries_10_io_main_pipe_req_bits_amo_mask),
    .io_in_10_bits_pf_source (_entries_10_io_main_pipe_req_bits_pf_source),
    .io_in_10_bits_access    (_entries_10_io_main_pipe_req_bits_access),
    .io_in_10_bits_id        (_entries_10_io_main_pipe_req_bits_id),
    .io_in_11_ready          (_main_pipe_req_arb_io_in_11_ready),
    .io_in_11_valid          (_entries_11_io_main_pipe_req_valid),
    .io_in_11_bits_miss_id   (_entries_11_io_main_pipe_req_bits_miss_id),
    .io_in_11_bits_source    (_entries_11_io_main_pipe_req_bits_source),
    .io_in_11_bits_cmd       (_entries_11_io_main_pipe_req_bits_cmd),
    .io_in_11_bits_vaddr     (_entries_11_io_main_pipe_req_bits_vaddr),
    .io_in_11_bits_addr      (_entries_11_io_main_pipe_req_bits_addr),
    .io_in_11_bits_word_idx  (_entries_11_io_main_pipe_req_bits_word_idx),
    .io_in_11_bits_amo_data  (_entries_11_io_main_pipe_req_bits_amo_data),
    .io_in_11_bits_amo_mask  (_entries_11_io_main_pipe_req_bits_amo_mask),
    .io_in_11_bits_pf_source (_entries_11_io_main_pipe_req_bits_pf_source),
    .io_in_11_bits_access    (_entries_11_io_main_pipe_req_bits_access),
    .io_in_11_bits_id        (_entries_11_io_main_pipe_req_bits_id),
    .io_in_12_ready          (_main_pipe_req_arb_io_in_12_ready),
    .io_in_12_valid          (_entries_12_io_main_pipe_req_valid),
    .io_in_12_bits_miss_id   (_entries_12_io_main_pipe_req_bits_miss_id),
    .io_in_12_bits_source    (_entries_12_io_main_pipe_req_bits_source),
    .io_in_12_bits_cmd       (_entries_12_io_main_pipe_req_bits_cmd),
    .io_in_12_bits_vaddr     (_entries_12_io_main_pipe_req_bits_vaddr),
    .io_in_12_bits_addr      (_entries_12_io_main_pipe_req_bits_addr),
    .io_in_12_bits_word_idx  (_entries_12_io_main_pipe_req_bits_word_idx),
    .io_in_12_bits_amo_data  (_entries_12_io_main_pipe_req_bits_amo_data),
    .io_in_12_bits_amo_mask  (_entries_12_io_main_pipe_req_bits_amo_mask),
    .io_in_12_bits_pf_source (_entries_12_io_main_pipe_req_bits_pf_source),
    .io_in_12_bits_access    (_entries_12_io_main_pipe_req_bits_access),
    .io_in_12_bits_id        (_entries_12_io_main_pipe_req_bits_id),
    .io_in_13_ready          (_main_pipe_req_arb_io_in_13_ready),
    .io_in_13_valid          (_entries_13_io_main_pipe_req_valid),
    .io_in_13_bits_miss_id   (_entries_13_io_main_pipe_req_bits_miss_id),
    .io_in_13_bits_source    (_entries_13_io_main_pipe_req_bits_source),
    .io_in_13_bits_cmd       (_entries_13_io_main_pipe_req_bits_cmd),
    .io_in_13_bits_vaddr     (_entries_13_io_main_pipe_req_bits_vaddr),
    .io_in_13_bits_addr      (_entries_13_io_main_pipe_req_bits_addr),
    .io_in_13_bits_word_idx  (_entries_13_io_main_pipe_req_bits_word_idx),
    .io_in_13_bits_amo_data  (_entries_13_io_main_pipe_req_bits_amo_data),
    .io_in_13_bits_amo_mask  (_entries_13_io_main_pipe_req_bits_amo_mask),
    .io_in_13_bits_pf_source (_entries_13_io_main_pipe_req_bits_pf_source),
    .io_in_13_bits_access    (_entries_13_io_main_pipe_req_bits_access),
    .io_in_13_bits_id        (_entries_13_io_main_pipe_req_bits_id),
    .io_in_14_ready          (_main_pipe_req_arb_io_in_14_ready),
    .io_in_14_valid          (_entries_14_io_main_pipe_req_valid),
    .io_in_14_bits_miss_id   (_entries_14_io_main_pipe_req_bits_miss_id),
    .io_in_14_bits_source    (_entries_14_io_main_pipe_req_bits_source),
    .io_in_14_bits_cmd       (_entries_14_io_main_pipe_req_bits_cmd),
    .io_in_14_bits_vaddr     (_entries_14_io_main_pipe_req_bits_vaddr),
    .io_in_14_bits_addr      (_entries_14_io_main_pipe_req_bits_addr),
    .io_in_14_bits_word_idx  (_entries_14_io_main_pipe_req_bits_word_idx),
    .io_in_14_bits_amo_data  (_entries_14_io_main_pipe_req_bits_amo_data),
    .io_in_14_bits_amo_mask  (_entries_14_io_main_pipe_req_bits_amo_mask),
    .io_in_14_bits_pf_source (_entries_14_io_main_pipe_req_bits_pf_source),
    .io_in_14_bits_access    (_entries_14_io_main_pipe_req_bits_access),
    .io_in_14_bits_id        (_entries_14_io_main_pipe_req_bits_id),
    .io_in_15_ready          (_main_pipe_req_arb_io_in_15_ready),
    .io_in_15_valid          (_entries_15_io_main_pipe_req_valid),
    .io_in_15_bits_miss_id   (_entries_15_io_main_pipe_req_bits_miss_id),
    .io_in_15_bits_source    (_entries_15_io_main_pipe_req_bits_source),
    .io_in_15_bits_cmd       (_entries_15_io_main_pipe_req_bits_cmd),
    .io_in_15_bits_vaddr     (_entries_15_io_main_pipe_req_bits_vaddr),
    .io_in_15_bits_addr      (_entries_15_io_main_pipe_req_bits_addr),
    .io_in_15_bits_word_idx  (_entries_15_io_main_pipe_req_bits_word_idx),
    .io_in_15_bits_amo_data  (_entries_15_io_main_pipe_req_bits_amo_data),
    .io_in_15_bits_amo_mask  (_entries_15_io_main_pipe_req_bits_amo_mask),
    .io_in_15_bits_pf_source (_entries_15_io_main_pipe_req_bits_pf_source),
    .io_in_15_bits_access    (_entries_15_io_main_pipe_req_bits_access),
    .io_in_15_bits_id        (_entries_15_io_main_pipe_req_bits_id),
    .io_out_ready            (io_main_pipe_req_ready),
    .io_out_valid            (io_main_pipe_req_valid),
    .io_out_bits_miss        (io_main_pipe_req_bits_miss),
    .io_out_bits_miss_id     (io_main_pipe_req_bits_miss_id),
    .io_out_bits_source      (io_main_pipe_req_bits_source),
    .io_out_bits_cmd         (io_main_pipe_req_bits_cmd),
    .io_out_bits_vaddr       (io_main_pipe_req_bits_vaddr),
    .io_out_bits_addr        (io_main_pipe_req_bits_addr),
    .io_out_bits_word_idx    (io_main_pipe_req_bits_word_idx),
    .io_out_bits_amo_data    (io_main_pipe_req_bits_amo_data),
    .io_out_bits_amo_mask    (io_main_pipe_req_bits_amo_mask),
    .io_out_bits_pf_source   (io_main_pipe_req_bits_pf_source),
    .io_out_bits_access      (io_main_pipe_req_bits_access),
    .io_out_bits_id          (io_main_pipe_req_bits_id)
  );
  assign io_resp_id =
    req_pipeline_reg_handled ? miss_req_pipe_reg_mshr_id : _io_resp_id_T_11;
  assign io_resp_handled =
    (|{_entries_0_io_req_handled_by_this_entry,
       _entries_1_io_req_handled_by_this_entry,
       _entries_2_io_req_handled_by_this_entry,
       _entries_3_io_req_handled_by_this_entry,
       _entries_4_io_req_handled_by_this_entry,
       _entries_5_io_req_handled_by_this_entry,
       _entries_6_io_req_handled_by_this_entry,
       _entries_7_io_req_handled_by_this_entry,
       _entries_8_io_req_handled_by_this_entry,
       _entries_9_io_req_handled_by_this_entry,
       _entries_10_io_req_handled_by_this_entry,
       _entries_11_io_req_handled_by_this_entry,
       _entries_12_io_req_handled_by_this_entry,
       _entries_13_io_req_handled_by_this_entry,
       _entries_14_io_req_handled_by_this_entry,
       _entries_15_io_req_handled_by_this_entry}) | req_pipeline_reg_handled;
  assign io_queryMQ_0_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_0_req_bits_addr[47:6]
      & (miss_req_pipe_reg_req_vaddr[13:12] != io_queryMQ_0_req_bits_vaddr[13:12]
         | ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
              | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_11
             | (_acquire_from_pipereg_bits_T
                | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
             & _reject_merge_store_T_7)) | _entries_15_io_queryME_0_secondary_reject
      | _entries_14_io_queryME_0_secondary_reject
      | _entries_13_io_queryME_0_secondary_reject
      | _entries_12_io_queryME_0_secondary_reject
      | _entries_11_io_queryME_0_secondary_reject
      | _entries_10_io_queryME_0_secondary_reject
      | _entries_9_io_queryME_0_secondary_reject
      | _entries_8_io_queryME_0_secondary_reject
      | _entries_7_io_queryME_0_secondary_reject
      | _entries_6_io_queryME_0_secondary_reject
      | _entries_5_io_queryME_0_secondary_reject
      | _entries_4_io_queryME_0_secondary_reject
      | _entries_3_io_queryME_0_secondary_reject
      | _entries_2_io_queryME_0_secondary_reject
      | _entries_1_io_queryME_0_secondary_reject
      | _entries_0_io_queryME_0_secondary_reject) & ~_merge_T_75
    & (_entries_15_io_queryME_0_primary_ready | _entries_14_io_queryME_0_primary_ready
       | _entries_13_io_queryME_0_primary_ready | _entries_12_io_queryME_0_primary_ready
       | _entries_11_io_queryME_0_primary_ready | _entries_10_io_queryME_0_primary_ready
       | _entries_9_io_queryME_0_primary_ready | _entries_8_io_queryME_0_primary_ready
       | _entries_7_io_queryME_0_primary_ready | _entries_6_io_queryME_0_primary_ready
       | _entries_5_io_queryME_0_primary_ready | _entries_4_io_queryME_0_primary_ready
       | _entries_3_io_queryME_0_primary_ready | _entries_2_io_queryME_0_primary_ready
       | _entries_1_io_queryME_0_primary_ready | _entries_0_io_queryME_0_primary_ready)
    | _merge_T_75;
  assign io_queryMQ_1_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_1_req_bits_addr[47:6]
      & (miss_req_pipe_reg_req_vaddr[13:12] != io_queryMQ_1_req_bits_vaddr[13:12]
         | ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
              | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_17
             | (_acquire_from_pipereg_bits_T
                | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
             & _reject_merge_store_T_11)) | _entries_15_io_queryME_1_secondary_reject
      | _entries_14_io_queryME_1_secondary_reject
      | _entries_13_io_queryME_1_secondary_reject
      | _entries_12_io_queryME_1_secondary_reject
      | _entries_11_io_queryME_1_secondary_reject
      | _entries_10_io_queryME_1_secondary_reject
      | _entries_9_io_queryME_1_secondary_reject
      | _entries_8_io_queryME_1_secondary_reject
      | _entries_7_io_queryME_1_secondary_reject
      | _entries_6_io_queryME_1_secondary_reject
      | _entries_5_io_queryME_1_secondary_reject
      | _entries_4_io_queryME_1_secondary_reject
      | _entries_3_io_queryME_1_secondary_reject
      | _entries_2_io_queryME_1_secondary_reject
      | _entries_1_io_queryME_1_secondary_reject
      | _entries_0_io_queryME_1_secondary_reject) & ~_merge_T_113
    & (_entries_15_io_queryME_1_primary_ready | _entries_14_io_queryME_1_primary_ready
       | _entries_13_io_queryME_1_primary_ready | _entries_12_io_queryME_1_primary_ready
       | _entries_11_io_queryME_1_primary_ready | _entries_10_io_queryME_1_primary_ready
       | _entries_9_io_queryME_1_primary_ready | _entries_8_io_queryME_1_primary_ready
       | _entries_7_io_queryME_1_primary_ready | _entries_6_io_queryME_1_primary_ready
       | _entries_5_io_queryME_1_primary_ready | _entries_4_io_queryME_1_primary_ready
       | _entries_3_io_queryME_1_primary_ready | _entries_2_io_queryME_1_primary_ready
       | _entries_1_io_queryME_1_primary_ready | _entries_0_io_queryME_1_primary_ready)
    | _merge_T_113;
  assign io_queryMQ_2_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_2_req_bits_addr[47:6]
      & (miss_req_pipe_reg_req_vaddr[13:12] != io_queryMQ_2_req_bits_vaddr[13:12]
         | ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
              | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_23
             | (_acquire_from_pipereg_bits_T
                | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
             & _reject_merge_store_T_15)) | _entries_15_io_queryME_2_secondary_reject
      | _entries_14_io_queryME_2_secondary_reject
      | _entries_13_io_queryME_2_secondary_reject
      | _entries_12_io_queryME_2_secondary_reject
      | _entries_11_io_queryME_2_secondary_reject
      | _entries_10_io_queryME_2_secondary_reject
      | _entries_9_io_queryME_2_secondary_reject
      | _entries_8_io_queryME_2_secondary_reject
      | _entries_7_io_queryME_2_secondary_reject
      | _entries_6_io_queryME_2_secondary_reject
      | _entries_5_io_queryME_2_secondary_reject
      | _entries_4_io_queryME_2_secondary_reject
      | _entries_3_io_queryME_2_secondary_reject
      | _entries_2_io_queryME_2_secondary_reject
      | _entries_1_io_queryME_2_secondary_reject
      | _entries_0_io_queryME_2_secondary_reject) & ~_merge_T_151
    & (_entries_15_io_queryME_2_primary_ready | _entries_14_io_queryME_2_primary_ready
       | _entries_13_io_queryME_2_primary_ready | _entries_12_io_queryME_2_primary_ready
       | _entries_11_io_queryME_2_primary_ready | _entries_10_io_queryME_2_primary_ready
       | _entries_9_io_queryME_2_primary_ready | _entries_8_io_queryME_2_primary_ready
       | _entries_7_io_queryME_2_primary_ready | _entries_6_io_queryME_2_primary_ready
       | _entries_5_io_queryME_2_primary_ready | _entries_4_io_queryME_2_primary_ready
       | _entries_3_io_queryME_2_primary_ready | _entries_2_io_queryME_2_primary_ready
       | _entries_1_io_queryME_2_primary_ready | _entries_0_io_queryME_2_primary_ready)
    | _merge_T_151;
  assign io_queryMQ_3_ready =
    ~(miss_req_pipe_reg_alloc
      & miss_req_pipe_reg_req_addr[47:6] == io_queryMQ_3_req_bits_addr[47:6]
      & (miss_req_pipe_reg_req_vaddr[13:12] != io_queryMQ_3_req_bits_vaddr[13:12]
         | ~((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
              | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _reject_merge_load_T_29
             | (_acquire_from_pipereg_bits_T
                | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
             & _reject_merge_store_T_19)) | _entries_15_io_queryME_3_secondary_reject
      | _entries_14_io_queryME_3_secondary_reject
      | _entries_13_io_queryME_3_secondary_reject
      | _entries_12_io_queryME_3_secondary_reject
      | _entries_11_io_queryME_3_secondary_reject
      | _entries_10_io_queryME_3_secondary_reject
      | _entries_9_io_queryME_3_secondary_reject
      | _entries_8_io_queryME_3_secondary_reject
      | _entries_7_io_queryME_3_secondary_reject
      | _entries_6_io_queryME_3_secondary_reject
      | _entries_5_io_queryME_3_secondary_reject
      | _entries_4_io_queryME_3_secondary_reject
      | _entries_3_io_queryME_3_secondary_reject
      | _entries_2_io_queryME_3_secondary_reject
      | _entries_1_io_queryME_3_secondary_reject
      | _entries_0_io_queryME_3_secondary_reject) & ~_merge_T_189
    & (_entries_15_io_queryME_3_primary_ready | _entries_14_io_queryME_3_primary_ready
       | _entries_13_io_queryME_3_primary_ready | _entries_12_io_queryME_3_primary_ready
       | _entries_11_io_queryME_3_primary_ready | _entries_10_io_queryME_3_primary_ready
       | _entries_9_io_queryME_3_primary_ready | _entries_8_io_queryME_3_primary_ready
       | _entries_7_io_queryME_3_primary_ready | _entries_6_io_queryME_3_primary_ready
       | _entries_5_io_queryME_3_primary_ready | _entries_4_io_queryME_3_primary_ready
       | _entries_3_io_queryME_3_primary_ready | _entries_2_io_queryME_3_primary_ready
       | _entries_1_io_queryME_3_primary_ready | _entries_0_io_queryME_3_primary_ready)
    | _merge_T_189;
  assign io_mem_acquire_valid = io_mem_acquire_valid_0;
  assign io_mem_acquire_bits_opcode =
    (muxState_0 ? _cmo_unit_io_req_chanA_bits_opcode : 4'h0)
    | (muxState_1 ? {3'h3, miss_req_pipe_reg_req_full_overwrite} : 4'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_opcode : 4'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_opcode : 4'h0);
  assign io_mem_acquire_bits_param =
    (muxState_1 ? {1'h0, _GEN_32[_acquire_from_pipereg_bits_grow_param_r_T]} : 3'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_param : 3'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_param : 3'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_param : 3'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_param : 3'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_param : 3'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_param : 3'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_param : 3'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_param : 3'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_param : 3'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_param : 3'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_param : 3'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_param : 3'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_param : 3'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_param : 3'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_param : 3'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_param : 3'h0);
  assign io_mem_acquire_bits_size =
    muxState_0 | muxState_1 | muxState_2 | muxState_3 | muxState_4 | muxState_5
    | muxState_6 | muxState_7 | muxState_8 | muxState_9 | muxState_10 | muxState_11
    | muxState_12 | muxState_13 | muxState_14 | muxState_15 | muxState_16 | muxState_17
      ? 3'h6
      : 3'h0;
  assign io_mem_acquire_bits_source =
    (muxState_0 ? 6'h11 : 6'h0) | (muxState_1 ? {2'h0, miss_req_pipe_reg_mshr_id} : 6'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_source : 6'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_source : 6'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_source : 6'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_source : 6'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_source : 6'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_source : 6'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_source : 6'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_source : 6'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_source : 6'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_source : 6'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_source : 6'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_source : 6'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_source : 6'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_source : 6'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_source : 6'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_source : 6'h0);
  assign io_mem_acquire_bits_address =
    (muxState_0 ? _cmo_unit_io_req_chanA_bits_address : 48'h0)
    | (muxState_1 ? {miss_req_pipe_reg_req_addr[47:6], 6'h0} : 48'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_address : 48'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_address : 48'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_address : 48'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_address : 48'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_address : 48'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_address : 48'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_address : 48'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_address : 48'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_address : 48'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_address : 48'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_address : 48'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_address : 48'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_address : 48'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_address : 48'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_address : 48'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_address : 48'h0);
  assign io_mem_acquire_bits_user_alias =
    (muxState_1 ? miss_req_pipe_reg_req_vaddr[13:12] : 2'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_user_alias : 2'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_user_alias : 2'h0);
  assign io_mem_acquire_bits_user_vaddr =
    (muxState_1 ? miss_req_pipe_reg_req_vaddr[49:6] : 44'h0)
    | (muxState_2 ? _entries_0_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_user_vaddr : 44'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_user_vaddr : 44'h0);
  assign io_mem_acquire_bits_user_reqSource =
    (muxState_1
       ? (_acquire_from_pipereg_bits_T
            ? 4'h2
            : _acquire_from_pipereg_bits_T_1
                ? 4'h3
                : {2'h1, miss_req_pipe_reg_req_source != 4'h2, 1'h0})
       : 4'h0) | (muxState_2 ? _entries_0_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_3 ? _entries_1_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_4 ? _entries_2_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_5 ? _entries_3_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_6 ? _entries_4_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_7 ? _entries_5_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_8 ? _entries_6_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_9 ? _entries_7_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_10 ? _entries_8_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_11 ? _entries_9_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_12 ? _entries_10_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_13 ? _entries_11_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_14 ? _entries_12_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_15 ? _entries_13_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_16 ? _entries_14_io_mem_acquire_bits_user_reqSource : 4'h0)
    | (muxState_17 ? _entries_15_io_mem_acquire_bits_user_reqSource : 4'h0);
  assign io_mem_acquire_bits_user_needHint =
    muxState_1 & (~io_l2_pf_store_only | _acquire_from_pipereg_bits_T_1) | muxState_2
    & _entries_0_io_mem_acquire_bits_user_needHint | muxState_3
    & _entries_1_io_mem_acquire_bits_user_needHint | muxState_4
    & _entries_2_io_mem_acquire_bits_user_needHint | muxState_5
    & _entries_3_io_mem_acquire_bits_user_needHint | muxState_6
    & _entries_4_io_mem_acquire_bits_user_needHint | muxState_7
    & _entries_5_io_mem_acquire_bits_user_needHint | muxState_8
    & _entries_6_io_mem_acquire_bits_user_needHint | muxState_9
    & _entries_7_io_mem_acquire_bits_user_needHint | muxState_10
    & _entries_8_io_mem_acquire_bits_user_needHint | muxState_11
    & _entries_9_io_mem_acquire_bits_user_needHint | muxState_12
    & _entries_10_io_mem_acquire_bits_user_needHint | muxState_13
    & _entries_11_io_mem_acquire_bits_user_needHint | muxState_14
    & _entries_12_io_mem_acquire_bits_user_needHint | muxState_15
    & _entries_13_io_mem_acquire_bits_user_needHint | muxState_16
    & _entries_14_io_mem_acquire_bits_user_needHint | muxState_17
    & _entries_15_io_mem_acquire_bits_user_needHint;
  assign io_mem_acquire_bits_echo_isKeyword =
    muxState_1
    & (miss_req_pipe_reg_alloc
       & ((_acquire_from_pipereg_bits_T | _acquire_from_pipereg_bits_T_1
           | _io_prefetch_info_fdp_late_miss_prefetch_T_2) & _acquire_from_pipereg_bits_T
          | (_acquire_from_pipereg_bits_T | _io_prefetch_info_fdp_late_miss_prefetch_T_2)
          & _acquire_from_pipereg_bits_T_1) | miss_req_pipe_reg_alloc
       & _acquire_from_pipereg_bits_T) & miss_req_pipe_reg_req_vaddr[5] | muxState_2
    & _entries_0_io_mem_acquire_bits_echo_isKeyword | muxState_3
    & _entries_1_io_mem_acquire_bits_echo_isKeyword | muxState_4
    & _entries_2_io_mem_acquire_bits_echo_isKeyword | muxState_5
    & _entries_3_io_mem_acquire_bits_echo_isKeyword | muxState_6
    & _entries_4_io_mem_acquire_bits_echo_isKeyword | muxState_7
    & _entries_5_io_mem_acquire_bits_echo_isKeyword | muxState_8
    & _entries_6_io_mem_acquire_bits_echo_isKeyword | muxState_9
    & _entries_7_io_mem_acquire_bits_echo_isKeyword | muxState_10
    & _entries_8_io_mem_acquire_bits_echo_isKeyword | muxState_11
    & _entries_9_io_mem_acquire_bits_echo_isKeyword | muxState_12
    & _entries_10_io_mem_acquire_bits_echo_isKeyword | muxState_13
    & _entries_11_io_mem_acquire_bits_echo_isKeyword | muxState_14
    & _entries_12_io_mem_acquire_bits_echo_isKeyword | muxState_15
    & _entries_13_io_mem_acquire_bits_echo_isKeyword | muxState_16
    & _entries_14_io_mem_acquire_bits_echo_isKeyword | muxState_17
    & _entries_15_io_mem_acquire_bits_echo_isKeyword;
  assign io_mem_acquire_bits_mask =
    {32{muxState_1}} | {32{muxState_2}} | {32{muxState_3}} | {32{muxState_4}}
    | {32{muxState_5}} | {32{muxState_6}} | {32{muxState_7}} | {32{muxState_8}}
    | {32{muxState_9}} | {32{muxState_10}} | {32{muxState_11}} | {32{muxState_12}}
    | {32{muxState_13}} | {32{muxState_14}} | {32{muxState_15}} | {32{muxState_16}}
    | {32{muxState_17}};
  assign io_mem_grant_ready =
    _GEN_31
      ? _cmo_unit_io_resp_chanD_ready
      : _GEN_29 | _GEN_27 | _GEN_25 | _GEN_23 | _GEN_21 | _GEN_19 | _GEN_17 | _GEN_15
        | _GEN_13 | _GEN_11 | _GEN_9 | _GEN_7 | _GEN_5 | _GEN_3 | _GEN_1 | _GEN;
  assign io_mem_finish_valid = io_mem_finish_valid_0;
  assign io_mem_finish_bits_sink =
    ((beatsLeft_1 ? state_1_0 : _entries_0_io_mem_finish_valid)
       ? _entries_0_io_mem_finish_bits_sink
       : 10'h0)
    | ((beatsLeft_1 ? state_1_1 : winner_1_1)
         ? _entries_1_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_2 : winner_1_2)
         ? _entries_2_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_3 : winner_1_3)
         ? _entries_3_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_4 : winner_1_4)
         ? _entries_4_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_5 : winner_1_5)
         ? _entries_5_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_6 : winner_1_6)
         ? _entries_6_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_7 : winner_1_7)
         ? _entries_7_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_8 : winner_1_8)
         ? _entries_8_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_9 : winner_1_9)
         ? _entries_9_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_10 : winner_1_10)
         ? _entries_10_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_11 : winner_1_11)
         ? _entries_11_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_12 : winner_1_12)
         ? _entries_12_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_13 : winner_1_13)
         ? _entries_13_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_14 : winner_1_14)
         ? _entries_14_io_mem_finish_bits_sink
         : 10'h0)
    | ((beatsLeft_1 ? state_1_15 : winner_1_15)
         ? _entries_15_io_mem_finish_bits_sink
         : 10'h0);
  assign io_refill_info_valid =
    |{_entries_15_io_refill_info_valid & io_mainpipe_info_s2_valid
        & (&io_mainpipe_info_s2_miss_id),
      _entries_14_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_14,
      _entries_13_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_13,
      _entries_12_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_12,
      _entries_11_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_11,
      _entries_10_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_10,
      _entries_9_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_9,
      _entries_8_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_8,
      _entries_7_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_7,
      _entries_6_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_6,
      _entries_5_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_5,
      _entries_4_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_4,
      _entries_3_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_3,
      _entries_2_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_2,
      _entries_1_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T_1,
      _entries_0_io_refill_info_valid & io_mainpipe_info_s2_valid
        & _io_refill_info_bits_T};
  assign io_refill_info_bits_store_data =
    (_io_refill_info_bits_T ? _entries_0_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_1 ? _entries_1_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_2 ? _entries_2_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_3 ? _entries_3_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_4 ? _entries_4_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_5 ? _entries_5_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_6 ? _entries_6_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_7 ? _entries_7_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_8 ? _entries_8_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_9 ? _entries_9_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_10 ? _entries_10_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_11 ? _entries_11_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_12 ? _entries_12_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_13 ? _entries_13_io_refill_info_bits_store_data : 512'h0)
    | (_io_refill_info_bits_T_14 ? _entries_14_io_refill_info_bits_store_data : 512'h0)
    | ((&io_mainpipe_info_s2_miss_id)
         ? _entries_15_io_refill_info_bits_store_data
         : 512'h0);
  assign io_refill_info_bits_store_mask =
    {64{_io_refill_info_bits_T}} | {64{_io_refill_info_bits_T_1}}
    | {64{_io_refill_info_bits_T_2}} | {64{_io_refill_info_bits_T_3}}
    | {64{_io_refill_info_bits_T_4}} | {64{_io_refill_info_bits_T_5}}
    | {64{_io_refill_info_bits_T_6}} | {64{_io_refill_info_bits_T_7}}
    | {64{_io_refill_info_bits_T_8}} | {64{_io_refill_info_bits_T_9}}
    | {64{_io_refill_info_bits_T_10}} | {64{_io_refill_info_bits_T_11}}
    | {64{_io_refill_info_bits_T_12}} | {64{_io_refill_info_bits_T_13}}
    | {64{_io_refill_info_bits_T_14}} | {64{&io_mainpipe_info_s2_miss_id}};
  assign io_refill_info_bits_miss_param =
    (_io_refill_info_bits_T ? _entries_0_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_1 ? _entries_1_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_2 ? _entries_2_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_3 ? _entries_3_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_4 ? _entries_4_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_5 ? _entries_5_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_6 ? _entries_6_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_7 ? _entries_7_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_8 ? _entries_8_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_9 ? _entries_9_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_10 ? _entries_10_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_11 ? _entries_11_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_12 ? _entries_12_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_13 ? _entries_13_io_refill_info_bits_miss_param : 2'h0)
    | (_io_refill_info_bits_T_14 ? _entries_14_io_refill_info_bits_miss_param : 2'h0)
    | ((&io_mainpipe_info_s2_miss_id)
         ? _entries_15_io_refill_info_bits_miss_param
         : 2'h0);
  assign io_refill_info_bits_error =
    _io_refill_info_bits_T & _entries_0_io_refill_info_bits_error
    | _io_refill_info_bits_T_1 & _entries_1_io_refill_info_bits_error
    | _io_refill_info_bits_T_2 & _entries_2_io_refill_info_bits_error
    | _io_refill_info_bits_T_3 & _entries_3_io_refill_info_bits_error
    | _io_refill_info_bits_T_4 & _entries_4_io_refill_info_bits_error
    | _io_refill_info_bits_T_5 & _entries_5_io_refill_info_bits_error
    | _io_refill_info_bits_T_6 & _entries_6_io_refill_info_bits_error
    | _io_refill_info_bits_T_7 & _entries_7_io_refill_info_bits_error
    | _io_refill_info_bits_T_8 & _entries_8_io_refill_info_bits_error
    | _io_refill_info_bits_T_9 & _entries_9_io_refill_info_bits_error
    | _io_refill_info_bits_T_10 & _entries_10_io_refill_info_bits_error
    | _io_refill_info_bits_T_11 & _entries_11_io_refill_info_bits_error
    | _io_refill_info_bits_T_12 & _entries_12_io_refill_info_bits_error
    | _io_refill_info_bits_T_13 & _entries_13_io_refill_info_bits_error
    | _io_refill_info_bits_T_14 & _entries_14_io_refill_info_bits_error
    | (&io_mainpipe_info_s2_miss_id) & _entries_15_io_refill_info_bits_error;
  assign io_probe_block =
    |{_entries_0_io_block_addr_valid & _entries_0_io_block_addr_bits == io_probe_addr,
      _entries_1_io_block_addr_valid & _entries_1_io_block_addr_bits == io_probe_addr,
      _entries_2_io_block_addr_valid & _entries_2_io_block_addr_bits == io_probe_addr,
      _entries_3_io_block_addr_valid & _entries_3_io_block_addr_bits == io_probe_addr,
      _entries_4_io_block_addr_valid & _entries_4_io_block_addr_bits == io_probe_addr,
      _entries_5_io_block_addr_valid & _entries_5_io_block_addr_bits == io_probe_addr,
      _entries_6_io_block_addr_valid & _entries_6_io_block_addr_bits == io_probe_addr,
      _entries_7_io_block_addr_valid & _entries_7_io_block_addr_bits == io_probe_addr,
      _entries_8_io_block_addr_valid & _entries_8_io_block_addr_bits == io_probe_addr,
      _entries_9_io_block_addr_valid & _entries_9_io_block_addr_bits == io_probe_addr,
      _entries_10_io_block_addr_valid & _entries_10_io_block_addr_bits == io_probe_addr,
      _entries_11_io_block_addr_valid & _entries_11_io_block_addr_bits == io_probe_addr,
      _entries_12_io_block_addr_valid & _entries_12_io_block_addr_bits == io_probe_addr,
      _entries_13_io_block_addr_valid & _entries_13_io_block_addr_bits == io_probe_addr,
      _entries_14_io_block_addr_valid & _entries_14_io_block_addr_bits == io_probe_addr,
      _entries_15_io_block_addr_valid & _entries_15_io_block_addr_bits == io_probe_addr};
  assign io_replace_block =
    io_replace_addr_valid
    & (|{_entries_0_io_req_addr_valid
           & _entries_0_io_req_addr_bits == io_replace_addr_bits,
         _entries_1_io_req_addr_valid
           & _entries_1_io_req_addr_bits == io_replace_addr_bits,
         _entries_2_io_req_addr_valid
           & _entries_2_io_req_addr_bits == io_replace_addr_bits,
         _entries_3_io_req_addr_valid
           & _entries_3_io_req_addr_bits == io_replace_addr_bits,
         _entries_4_io_req_addr_valid
           & _entries_4_io_req_addr_bits == io_replace_addr_bits,
         _entries_5_io_req_addr_valid
           & _entries_5_io_req_addr_bits == io_replace_addr_bits,
         _entries_6_io_req_addr_valid
           & _entries_6_io_req_addr_bits == io_replace_addr_bits,
         _entries_7_io_req_addr_valid
           & _entries_7_io_req_addr_bits == io_replace_addr_bits,
         _entries_8_io_req_addr_valid
           & _entries_8_io_req_addr_bits == io_replace_addr_bits,
         _entries_9_io_req_addr_valid
           & _entries_9_io_req_addr_bits == io_replace_addr_bits,
         _entries_10_io_req_addr_valid
           & _entries_10_io_req_addr_bits == io_replace_addr_bits,
         _entries_11_io_req_addr_valid
           & _entries_11_io_req_addr_bits == io_replace_addr_bits,
         _entries_12_io_req_addr_valid
           & _entries_12_io_req_addr_bits == io_replace_addr_bits,
         _entries_13_io_req_addr_valid
           & _entries_13_io_req_addr_bits == io_replace_addr_bits,
         _entries_14_io_req_addr_valid
           & _entries_14_io_req_addr_bits == io_replace_addr_bits,
         _entries_15_io_req_addr_valid
           & _entries_15_io_req_addr_bits == io_replace_addr_bits,
         _io_prefetch_info_naive_late_miss_prefetch_T_4
           & miss_req_pipe_reg_req_addr[47:6] == io_replace_addr_bits[47:6]});
  assign io_forward_0_forward_mshr = forward_mshr;
  assign io_forward_0_forwardData_0 = forwardData_0;
  assign io_forward_0_forwardData_1 = forwardData_1;
  assign io_forward_0_forwardData_2 = forwardData_2;
  assign io_forward_0_forwardData_3 = forwardData_3;
  assign io_forward_0_forwardData_4 = forwardData_4;
  assign io_forward_0_forwardData_5 = forwardData_5;
  assign io_forward_0_forwardData_6 = forwardData_6;
  assign io_forward_0_forwardData_7 = forwardData_7;
  assign io_forward_0_forwardData_8 = forwardData_8;
  assign io_forward_0_forwardData_9 = forwardData_9;
  assign io_forward_0_forwardData_10 = forwardData_10;
  assign io_forward_0_forwardData_11 = forwardData_11;
  assign io_forward_0_forwardData_12 = forwardData_12;
  assign io_forward_0_forwardData_13 = forwardData_13;
  assign io_forward_0_forwardData_14 = forwardData_14;
  assign io_forward_0_forwardData_15 = forwardData_15;
  assign io_forward_0_forward_result_valid = io_forward_0_forward_result_valid_REG;
  assign io_forward_0_corrupt = io_forward_0_corrupt_REG;
  assign io_forward_1_forward_mshr = forward_mshr_1;
  assign io_forward_1_forwardData_0 = forwardData_1_0;
  assign io_forward_1_forwardData_1 = forwardData_1_1;
  assign io_forward_1_forwardData_2 = forwardData_1_2;
  assign io_forward_1_forwardData_3 = forwardData_1_3;
  assign io_forward_1_forwardData_4 = forwardData_1_4;
  assign io_forward_1_forwardData_5 = forwardData_1_5;
  assign io_forward_1_forwardData_6 = forwardData_1_6;
  assign io_forward_1_forwardData_7 = forwardData_1_7;
  assign io_forward_1_forwardData_8 = forwardData_1_8;
  assign io_forward_1_forwardData_9 = forwardData_1_9;
  assign io_forward_1_forwardData_10 = forwardData_1_10;
  assign io_forward_1_forwardData_11 = forwardData_1_11;
  assign io_forward_1_forwardData_12 = forwardData_1_12;
  assign io_forward_1_forwardData_13 = forwardData_1_13;
  assign io_forward_1_forwardData_14 = forwardData_1_14;
  assign io_forward_1_forwardData_15 = forwardData_1_15;
  assign io_forward_1_forward_result_valid = io_forward_1_forward_result_valid_REG;
  assign io_forward_1_corrupt = io_forward_1_corrupt_REG;
  assign io_forward_2_forward_mshr = forward_mshr_2;
  assign io_forward_2_forwardData_0 = forwardData_2_0;
  assign io_forward_2_forwardData_1 = forwardData_2_1;
  assign io_forward_2_forwardData_2 = forwardData_2_2;
  assign io_forward_2_forwardData_3 = forwardData_2_3;
  assign io_forward_2_forwardData_4 = forwardData_2_4;
  assign io_forward_2_forwardData_5 = forwardData_2_5;
  assign io_forward_2_forwardData_6 = forwardData_2_6;
  assign io_forward_2_forwardData_7 = forwardData_2_7;
  assign io_forward_2_forwardData_8 = forwardData_2_8;
  assign io_forward_2_forwardData_9 = forwardData_2_9;
  assign io_forward_2_forwardData_10 = forwardData_2_10;
  assign io_forward_2_forwardData_11 = forwardData_2_11;
  assign io_forward_2_forwardData_12 = forwardData_2_12;
  assign io_forward_2_forwardData_13 = forwardData_2_13;
  assign io_forward_2_forwardData_14 = forwardData_2_14;
  assign io_forward_2_forwardData_15 = forwardData_2_15;
  assign io_forward_2_forward_result_valid = io_forward_2_forward_result_valid_REG;
  assign io_forward_2_corrupt = io_forward_2_corrupt_REG;
  assign io_prefetch_info_naive_late_miss_prefetch =
    io_req_valid & io_req_bits_source == 4'h3 & io_req_bits_cmd == 5'h2
    & (miss_req_pipe_reg_req_addr[47:6] == io_req_bits_addr[47:6]
       & _io_prefetch_info_naive_late_miss_prefetch_T_4
       & ~_io_prefetch_info_fdp_late_miss_prefetch_T_2
       | (|{_entries_0_io_matched,
            _entries_1_io_matched,
            _entries_2_io_matched,
            _entries_3_io_matched,
            _entries_4_io_matched,
            _entries_5_io_matched,
            _entries_6_io_matched,
            _entries_7_io_matched,
            _entries_8_io_matched,
            _entries_9_io_matched,
            _entries_10_io_matched,
            _entries_11_io_matched,
            _entries_12_io_matched,
            _entries_13_io_matched,
            _entries_14_io_matched,
            _entries_15_io_matched}));
  assign io_mq_enq_cancel = io_req_bits_cancel;
  assign io_l1Miss = io_l1Miss_REG;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {5'h0, io_perf_3_value_REG_1};
  assign io_perf_4_value = {5'h0, io_perf_4_value_REG_1};
endmodule

