Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Mar 17 09:27:53 2022
| Host             : kickassWT running 64-bit major release  (build 9200)
| Command          : report_power -file BRAM_SPI_wrapper_power_routed.rpt -pb BRAM_SPI_wrapper_power_summary_routed.pb -rpx BRAM_SPI_wrapper_power_routed.rpx
| Design           : BRAM_SPI_wrapper
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.095        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.871        |
| Device Static (W)        | 0.224        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 81.1         |
| Junction Temperature (C) | 28.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |       12 |       --- |             --- |
| Slice Logic              |     0.002 |    16387 |       --- |             --- |
|   LUT as Logic           |     0.002 |     4992 |    171900 |            2.90 |
|   Register               |    <0.001 |     8129 |    343800 |            2.36 |
|   CARRY4                 |    <0.001 |      294 |     54650 |            0.54 |
|   LUT as Distributed RAM |    <0.001 |      142 |     70400 |            0.20 |
|   LUT as Shift Register  |    <0.001 |      455 |     70400 |            0.65 |
|   F7/F8 Muxes            |    <0.001 |      139 |    218600 |            0.06 |
|   Others                 |     0.000 |     1064 |       --- |             --- |
| Signals                  |     0.004 |    11734 |       --- |             --- |
| Block RAM                |     0.024 |     35.5 |       500 |            7.10 |
| MMCM                     |     0.122 |        1 |         8 |           12.50 |
| PLL                      |     0.093 |        1 |         8 |           12.50 |
| I/O                      |     0.066 |       50 |       250 |           20.00 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.224 |          |           |                 |
| Total                    |     2.095 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.126 |       0.066 |      0.060 |
| Vccaux    |       1.800 |     0.162 |       0.122 |      0.041 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.023 |       0.022 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.718 |      0.018 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | BRAM_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]           |            10.0 |
| clk_in_p                                                                                   | clk_in_p                                                              |            16.7 |
| clk_main_BRAM_SPI_clk_wiz_0_0                                                              | BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0               |           100.0 |
| clk_out2_BRAM_SPI_clk_wiz_0_0                                                              | BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0               |             8.3 |
| clk_out_clk_wiz_0                                                                          | BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_clk_wiz_0     |            16.7 |
| clk_out_div_clk_wiz_0                                                                      | BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0 |            66.7 |
| clk_recv_BRAM_SPI_clk_wiz_0_0                                                              | BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0               |            25.0 |
| clkfbout_BRAM_SPI_clk_wiz_0_0                                                              | BRAM_SPI_i/clk_wiz_0/inst/clkfbout_BRAM_SPI_clk_wiz_0_0               |            50.0 |
| clkfbout_clk_wiz_0                                                                         | BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkfbout_clk_wiz_0    |            16.7 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs  |            33.0 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| BRAM_SPI_wrapper                                                                             |     1.871 |
|   BRAM_SPI_i                                                                                 |     1.784 |
|     BRAM_CTL1                                                                                |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                           |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                            |    <0.001 |
|     Block_RAM                                                                                |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         inst_blk_mem_gen                                                                     |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                              |    <0.001 |
|             valid.cstr                                                                       |    <0.001 |
|               ramloop[0].ram.r                                                               |    <0.001 |
|                 prim_noinit.ram                                                              |    <0.001 |
|               ramloop[1].ram.r                                                               |    <0.001 |
|                 prim_noinit.ram                                                              |    <0.001 |
|     StoreImg_0                                                                               |    <0.001 |
|       inst                                                                                   |    <0.001 |
|         M00_AXI_inst                                                                         |    <0.001 |
|         if_inst                                                                              |    <0.001 |
|           fifo_inst                                                                          |    <0.001 |
|             U0                                                                               |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gdcf.dc                                                            |    <0.001 |
|                         dc                                                                   |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       grss.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwss.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                         inst_blk_mem_gen                                                     |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                             valid.cstr                                                       |    <0.001 |
|                               ramloop[0].ram.r                                               |    <0.001 |
|                                 prim_noinit.ram                                              |    <0.001 |
|     axi_interconnect_0                                                                       |    <0.001 |
|       s00_couplers                                                                           |    <0.001 |
|         auto_pc                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |    <0.001 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       xbar                                                                                   |    <0.001 |
|         inst                                                                                 |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                           |    <0.001 |
|             addr_arbiter_inst                                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|             reg_slice_r                                                                      |    <0.001 |
|             splitter_ar                                                                      |    <0.001 |
|             splitter_aw                                                                      |    <0.001 |
|     axi_interconnect_1                                                                       |     0.004 |
|       s00_couplers                                                                           |     0.004 |
|         auto_pc                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                     |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                            |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                      |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_0                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                          |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                         |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                    |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|               USE_WRITE.write_data_inst                                                      |    <0.001 |
|         auto_us_df                                                                           |     0.003 |
|           inst                                                                               |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                    |     0.003 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                          |     0.001 |
|                 dw_fifogen_ar                                                                |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                                  |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           grss.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwss.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                               |    <0.001 |
|                             RAM_reg_0_31_24_29                                               |    <0.001 |
|                             RAM_reg_0_31_30_35                                               |    <0.001 |
|                             RAM_reg_0_31_36_41                                               |    <0.001 |
|                             RAM_reg_0_31_42_47                                               |    <0.001 |
|                             RAM_reg_0_31_48_53                                               |    <0.001 |
|                             RAM_reg_0_31_54_59                                               |    <0.001 |
|                             RAM_reg_0_31_60_60                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                |    <0.001 |
|                 dw_fifogen_rresp                                                             |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           grss.rsts                                                          |    <0.001 |
|                             c1                                                               |    <0.001 |
|                             c2                                                               |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwss.wsts                                                          |    <0.001 |
|                             c0                                                               |    <0.001 |
|                             c1                                                               |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                 m_cmd_fifo                                                                   |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           grss.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwss.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                 s_cmd_fifo                                                                   |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           grss.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwss.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                               |    <0.001 |
|                             RAM_reg_0_31_24_27                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                |    <0.001 |
|               USE_READ.read_addr_inst                                                        |    <0.001 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                        |     0.002 |
|                 dw_fifogen_aw                                                                |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                 |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           grss.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwss.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_31_0_5                                                 |    <0.001 |
|                             RAM_reg_0_31_12_17                                               |    <0.001 |
|                             RAM_reg_0_31_18_23                                               |    <0.001 |
|                             RAM_reg_0_31_24_29                                               |    <0.001 |
|                             RAM_reg_0_31_30_35                                               |    <0.001 |
|                             RAM_reg_0_31_36_41                                               |    <0.001 |
|                             RAM_reg_0_31_42_47                                               |    <0.001 |
|                             RAM_reg_0_31_48_53                                               |    <0.001 |
|                             RAM_reg_0_31_54_59                                               |    <0.001 |
|                             RAM_reg_0_31_60_63                                               |    <0.001 |
|                             RAM_reg_0_31_6_11                                                |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                |    <0.001 |
|                 s_aw_reg                                                                     |    <0.001 |
|                   aw.aw_pipe                                                                 |    <0.001 |
|                 w_buffer                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                       valid.cstr                                                             |    <0.001 |
|                         ramloop[0].ram.r                                                     |    <0.001 |
|                           prim_noinit.ram                                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |    <0.001 |
|                 gen_id_queue.id_queue                                                        |    <0.001 |
|               si_register_slice_inst                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|         s00_regslice                                                                         |    <0.001 |
|           inst                                                                               |    <0.001 |
|             ar.ar_pipe                                                                       |    <0.001 |
|             aw.aw_pipe                                                                       |    <0.001 |
|             b.b_pipe                                                                         |    <0.001 |
|             r.r_pipe                                                                         |    <0.001 |
|             w.w_pipe                                                                         |    <0.001 |
|     clk_wiz_0                                                                                |     0.095 |
|       inst                                                                                   |     0.095 |
|     decoder_0                                                                                |    <0.001 |
|       inst                                                                                   |    <0.001 |
|     proc_sys_reset_m                                                                         |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     proc_sys_reset_recv                                                                      |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     processing_system7_0                                                                     |     1.530 |
|       inst                                                                                   |     1.530 |
|     receiver_0                                                                               |     0.153 |
|       inst                                                                                   |     0.153 |
|         clk_for_ser2par                                                                      |     0.128 |
|           inst                                                                               |     0.128 |
|         recv                                                                                 |     0.003 |
|           ch0                                                                                |    <0.001 |
|           ch1                                                                                |    <0.001 |
|           ch2                                                                                |    <0.001 |
|           ch3                                                                                |    <0.001 |
|           fifo_0                                                                             |    <0.001 |
|             U0                                                                               |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                         c0                                                                   |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.gwdc0.wdc                                                         |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                         c2                                                                   |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                         inst_blk_mem_gen                                                     |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                             valid.cstr                                                       |    <0.001 |
|                               ramloop[0].ram.r                                               |    <0.001 |
|                                 prim_noinit.ram                                              |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|           fifo_1                                                                             |    <0.001 |
|             U0                                                                               |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                         c0                                                                   |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                         c2                                                                   |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                         inst_blk_mem_gen                                                     |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                             valid.cstr                                                       |    <0.001 |
|                               ramloop[0].ram.r                                               |    <0.001 |
|                                 prim_noinit.ram                                              |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|           fifo_2                                                                             |    <0.001 |
|             U0                                                                               |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                         c0                                                                   |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                         c2                                                                   |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                         inst_blk_mem_gen                                                     |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                             valid.cstr                                                       |    <0.001 |
|                               ramloop[0].ram.r                                               |    <0.001 |
|                                 prim_noinit.ram                                              |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|           fifo_3                                                                             |    <0.001 |
|             U0                                                                               |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                         c0                                                                   |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                         c1                                                                   |    <0.001 |
|                         c2                                                                   |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                         inst_blk_mem_gen                                                     |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                             valid.cstr                                                       |    <0.001 |
|                               ramloop[0].ram.r                                               |    <0.001 |
|                                 prim_noinit.ram                                              |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|         ser2par                                                                              |     0.021 |
|           inst                                                                               |     0.021 |
|     spi_config_0                                                                             |    <0.001 |
|       inst                                                                                   |    <0.001 |
|         spi_config_v1_0_S00_AXI_inst                                                         |    <0.001 |
|           config_module                                                                      |    <0.001 |
|   dbg_hub                                                                                    |     0.003 |
|     inst                                                                                     |     0.003 |
|       BSCANID.u_xsdbm_id                                                                     |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                 |     0.003 |
|           U_ICON_INTERFACE                                                                   |     0.002 |
|             U_CMD1                                                                           |    <0.001 |
|             U_CMD2                                                                           |    <0.001 |
|             U_CMD3                                                                           |    <0.001 |
|             U_CMD4                                                                           |    <0.001 |
|             U_CMD5                                                                           |    <0.001 |
|             U_CMD6_RD                                                                        |    <0.001 |
|               U_RD_FIFO                                                                      |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                        |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           gras.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwas.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_15_0_5                                                 |    <0.001 |
|                             RAM_reg_0_15_12_15                                               |    <0.001 |
|                             RAM_reg_0_15_6_11                                                |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst           |    <0.001 |
|             U_CMD6_WR                                                                        |    <0.001 |
|               U_WR_FIFO                                                                      |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                        |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gras.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwas.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_15_0_5                                                 |    <0.001 |
|                             RAM_reg_0_15_12_15                                               |    <0.001 |
|                             RAM_reg_0_15_6_11                                                |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst           |    <0.001 |
|             U_CMD7_CTL                                                                       |    <0.001 |
|             U_CMD7_STAT                                                                      |    <0.001 |
|             U_STATIC_STATUS                                                                  |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                     |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                              |    <0.001 |
|             U_RD_ABORT_FLAG                                                                  |    <0.001 |
|             U_RD_REQ_FLAG                                                                    |    <0.001 |
|             U_TIMER                                                                          |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                      |    <0.001 |
|         CORE_XSDB.U_ICON                                                                     |    <0.001 |
|           U_CMD                                                                              |    <0.001 |
|           U_STAT                                                                             |    <0.001 |
|           U_SYNC                                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                      |    <0.001 |
|   u_ila_0                                                                                    |     0.044 |
|     inst                                                                                     |     0.044 |
|       ila_core_inst                                                                          |     0.041 |
|         ila_trace_memory_inst                                                                |     0.022 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |     0.022 |
|             inst_blk_mem_gen                                                                 |     0.022 |
|               gnbram.gnativebmg.native_blk_mem_gen                                           |     0.022 |
|                 valid.cstr                                                                   |     0.022 |
|                   ramloop[0].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[10].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[11].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[12].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[13].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[14].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[15].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[16].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[17].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[18].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[19].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[1].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[20].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[21].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[22].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[23].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[24].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[25].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[26].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[27].ram.r                                                          |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[2].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[3].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[4].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[5].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[6].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[7].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[8].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[9].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|         u_ila_cap_ctrl                                                                       |     0.002 |
|           U_CDONE                                                                            |    <0.001 |
|           U_NS0                                                                              |    <0.001 |
|           U_NS1                                                                              |    <0.001 |
|           u_cap_addrgen                                                                      |     0.001 |
|             U_CMPRESET                                                                       |    <0.001 |
|             u_cap_sample_counter                                                             |    <0.001 |
|               U_SCE                                                                          |    <0.001 |
|               U_SCMPCE                                                                       |    <0.001 |
|               U_SCRST                                                                        |    <0.001 |
|               u_scnt_cmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|             u_cap_window_counter                                                             |    <0.001 |
|               U_WCE                                                                          |    <0.001 |
|               U_WHCMPCE                                                                      |    <0.001 |
|               U_WLCMPCE                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|         u_ila_regs                                                                           |     0.009 |
|           MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                               |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                       |     0.002 |
|           reg_15                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_16                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_17                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_18                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_19                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_1a                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_6                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_7                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_8                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_80                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_81                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_82                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_83                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_84                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_85                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_887                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88d                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_890                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_9                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_srl_fff                                                                        |    <0.001 |
|           reg_stream_ffd                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_stream_ffe                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                     |    <0.001 |
|           arm_detection_inst                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|           halt_detection_inst                                                                |    <0.001 |
|         u_trig                                                                               |     0.005 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           U_TM                                                                               |     0.004 |
|             N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|         xsdb_memory_read_inst                                                                |     0.001 |
+----------------------------------------------------------------------------------------------+-----------+


