==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.491 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.719 seconds; peak allocated memory: 118.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.217 seconds; peak allocated memory: 110.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.449 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.335 seconds; peak allocated memory: 110.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.591 seconds; current allocated memory: 0.250 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.484 seconds; peak allocated memory: 109.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.773 seconds; current allocated memory: 0.246 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.655 seconds; peak allocated memory: 111.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.563 seconds; current allocated memory: 0.352 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.506 seconds; peak allocated memory: 110.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.204 seconds; peak allocated memory: 110.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.055 seconds; peak allocated memory: 111.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.45 seconds; current allocated memory: 0.480 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.32 seconds; peak allocated memory: 110.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.978 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.818 seconds; peak allocated memory: 110.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 104.926 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.926 seconds; current allocated memory: 106.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(Spike const*, int, Spike*, int&)' (spiking_binam_hls.cpp:83:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, int, Spike*, int&)' (spiking_binam_hls.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(Spike const*, int, Spike*, int&)' (spiking_binam_hls.cpp:57:25)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(Spike const*, int, Spike*, int&)' (spiking_binam_hls.cpp:47:44)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(Spike const*, int, Spike*, int&)' (spiking_binam_hls.cpp:45:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(Spike const*, int, Spike*, int&)' (spiking_binam_hls.cpp:44:26)
ERROR: [HLS 214-244] in function 'spiking_binam(Spike const*, int, Spike*, int&)': Failed to implement stream interface on variable 'in_spikes'. Each array element of 'in_spikes' must: (a) be accessed only once, (b) read or write the whole array element in one operation and (c) be accessed in sequential order. (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1027:18)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.142 seconds; current allocated memory: 2.301 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.67 seconds; peak allocated memory: 107.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.02 seconds; peak allocated memory: 107.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.307 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.013 seconds; peak allocated memory: 111.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.053 seconds; current allocated memory: 105.457 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (spiking_binam_hls.cpp:23:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.123 seconds; current allocated memory: 106.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:72:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:53:25)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:47:26)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:46)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_6' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:55:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_6' (spiking_binam_hls.cpp:55:30) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:10:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_7' (spiking_binam_hls.cpp:63:26) in function 'spiking_binam' partially with a factor of 4 (spiking_binam_hls.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:51:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.214 seconds; current allocated memory: 107.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 135.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 139.688 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_3' (spiking_binam_hls.cpp:36) in function 'spiking_binam' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_7' (spiking_binam_hls.cpp:63) in function 'spiking_binam' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_8' (spiking_binam_hls.cpp:31) in function 'spiking_binam' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.548 seconds; current allocated memory: 177.633 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34:31) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.id.V' (spiking_binam_hls.cpp:28:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.914 seconds; current allocated memory: 276.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 282.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 283.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 289.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 289.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1027')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 289.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 289.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_50_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1031')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_50_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.213 seconds; current allocated memory: 312.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 312.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_7'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_spikes_write_ln67', spiking_binam_hls.cpp:67) on port 'out_spikes' (spiking_binam_hls.cpp:67) and axis write operation ('out_spikes_write_ln67', spiking_binam_hls.cpp:67) on port 'out_spikes' (spiking_binam_hls.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_spikes_write_ln67', spiking_binam_hls.cpp:67) on port 'out_spikes' (spiking_binam_hls.cpp:67) and axis write operation ('out_spikes_write_ln67', spiking_binam_hls.cpp:67) on port 'out_spikes' (spiking_binam_hls.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_spikes_write_ln67', spiking_binam_hls.cpp:67) on port 'out_spikes' (spiking_binam_hls.cpp:67) and axis write operation ('out_spikes_write_ln67', spiking_binam_hls.cpp:67) on port 'out_spikes' (spiking_binam_hls.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_63_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.013 seconds; current allocated memory: 312.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 312.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_71_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1031')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 313.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 313.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 314.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 316.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 318.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 321.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 334.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_50_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_50_5' pipeline 'VITIS_LOOP_50_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_50_5'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_255_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_254_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_253_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_252_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_251_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_250_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_249_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_248_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_247_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_246_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_245_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_244_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_243_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_242_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_241_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_240_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_239_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_238_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_237_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_236_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_235_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_234_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_233_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_232_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_231_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_229_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_228_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_227_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_226_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_225_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_224_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_223_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_222_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_221_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_220_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_219_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_218_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_217_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_216_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_215_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_214_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_213_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_212_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_211_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_210_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_209_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_208_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_207_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_206_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_205_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_204_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_203_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_202_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_201_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_200_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_199_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_198_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_197_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_196_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_195_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_194_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_193_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_191_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_190_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_189_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_188_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_187_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_186_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_185_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_184_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_183_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_182_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_181_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_180_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_179_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_178_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_177_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_176_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_175_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_174_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_173_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_172_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_171_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_170_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_169_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_168_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_167_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_166_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_165_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_164_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_163_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_162_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_161_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_160_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_159_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_158_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_157_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_156_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_155_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_154_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_153_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_152_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_151_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_150_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_149_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_148_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_147_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_146_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_145_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_144_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_143_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_142_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_141_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_140_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_139_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_138_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_137_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_136_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_135_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_134_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_133_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_132_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_131_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_130_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_129_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_127_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_126_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_125_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_124_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_123_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_122_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_121_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_120_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_119_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_118_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_117_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_116_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_115_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_114_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_113_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_112_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_111_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_110_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_109_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_108_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_107_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_106_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_105_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_104_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_103_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_102_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_101_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_100_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_99_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_98_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_97_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_96_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_95_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_94_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_93_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_92_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_91_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_90_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_89_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_79_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_78_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_77_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_76_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_75_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_74_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_73_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_71_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_70_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_69_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_67_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_66_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_64_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_50_5_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 12.405 seconds; current allocated memory: 348.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_63_7' pipeline 'VITIS_LOOP_63_7' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_63_7' in module 'spiking_binam_Pipeline_VITIS_LOOP_63_7', because the estimated Stream Port Number is 84, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mux_2538_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_63_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.033 seconds; current allocated memory: 383.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_71_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_71_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 390.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_255' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_buffer_id_V_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_buffer_time_V_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.827 seconds; current allocated memory: 404.375 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 17.387 seconds; current allocated memory: 416.406 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.923 seconds; current allocated memory: 429.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 174.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40 seconds. CPU system time: 4 seconds. Elapsed time: 94.98 seconds; current allocated memory: 325.547 MB.
INFO: [HLS 200-112] Total CPU user time: 41 seconds. Total CPU system time: 5 seconds. Total elapsed time: 106.647 seconds; peak allocated memory: 431.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.63 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.665 seconds; peak allocated memory: 110.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 106.711 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.494 seconds; current allocated memory: 107.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1090)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:77:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:52:25)
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_4' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:55:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_4' (spiking_binam_hls.cpp:55:34) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:17:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:49:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.777 seconds; current allocated memory: 108.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 108.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 138.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 144.246 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (spiking_binam_hls.cpp:38) in function 'spiking_binam' automatically.
INFO: [XFORM 203-510] Pipelining loop 'advance_loop' (spiking_binam_hls.cpp:32) in function 'spiking_binam' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.604 seconds; current allocated memory: 184.516 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'sample_loop' (spiking_binam_hls.cpp:36:14) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.id.V' (spiking_binam_hls.cpp:29:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.696 seconds; current allocated memory: 279.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 285.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 286.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 292.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 292.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1031')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_48_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 314.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 314.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'emit_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'emit_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.546 seconds; current allocated memory: 314.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 315.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_advance_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'advance_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1031')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'advance_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 315.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 315.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 316.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 318.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 320.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 324.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_48_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_48_3'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_255_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_254_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_253_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_252_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_251_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_250_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_249_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_248_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_247_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_246_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_245_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_244_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_243_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_242_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_241_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_240_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_239_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_238_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_237_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_236_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_235_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_234_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_233_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_232_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_231_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_229_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_228_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_227_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_226_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_225_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_224_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_223_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_222_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_221_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_220_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_219_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_218_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_217_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_216_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_215_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_214_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_213_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_212_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_211_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_210_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_209_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_208_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_207_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_206_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_205_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_204_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_203_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_202_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_201_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_200_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_199_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_198_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_197_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_196_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_195_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_194_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_193_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_191_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_190_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_189_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_188_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_187_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_186_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_185_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_184_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_183_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_182_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_181_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_180_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_179_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_178_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_177_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_176_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_175_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_174_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_173_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_172_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_171_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_170_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_169_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_168_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_167_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_166_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_165_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_164_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_163_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_162_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_161_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_160_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_159_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_158_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_157_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_156_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_155_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_154_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_153_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_152_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_151_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_150_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_149_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_148_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_147_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_146_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_145_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_144_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_143_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_142_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_141_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_140_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_139_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_138_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_137_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_136_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_135_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_134_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_133_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_132_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_131_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_130_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_129_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_127_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_126_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_125_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_124_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_123_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_122_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_121_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_120_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_119_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_118_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_117_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_116_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_115_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_114_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_113_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_112_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_111_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_110_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_109_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_108_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_107_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_106_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_105_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_104_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_103_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_102_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_101_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_100_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_99_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_98_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_97_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_96_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_95_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_94_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_93_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_92_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_91_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_90_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_89_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_79_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_78_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_77_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_76_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_75_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_74_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_73_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_71_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_70_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_69_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_67_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_66_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_64_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_48_3_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 12.49 seconds; current allocated memory: 349.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_emit_loop' pipeline 'emit_loop' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'emit_loop' in module 'spiking_binam_Pipeline_emit_loop', because the estimated Stream Port Number is 35, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_emit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.549 seconds; current allocated memory: 385.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_advance_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_advance_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 387.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v_255' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_buffer_id_V_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_buffer_time_V_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.665 seconds; current allocated memory: 401.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.287 seconds; current allocated memory: 412.812 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.454 seconds; current allocated memory: 426.273 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 174.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31 seconds. CPU system time: 3 seconds. Elapsed time: 80.407 seconds; current allocated memory: 320.625 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 4 seconds. Total elapsed time: 92.065 seconds; peak allocated memory: 427.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.344 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.181 seconds; peak allocated memory: 110.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.71 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.049 seconds; peak allocated memory: 110.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.269 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.48 seconds; peak allocated memory: 109.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.896 seconds; current allocated memory: 0.453 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.437 seconds; peak allocated memory: 110.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.508 seconds; current allocated memory: 0.281 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.681 seconds; peak allocated memory: 108.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.468 seconds; current allocated memory: 0.395 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.623 seconds; peak allocated memory: 110.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.188 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.339 seconds; peak allocated memory: 111.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.464 seconds; current allocated memory: 0.410 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.049 seconds; peak allocated memory: 105.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 105.359 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.674 seconds; current allocated memory: 106.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int<16>::ap_int(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1090)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, true>& operator+=<16, true>(ap_int_base<16, true>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>& ap_int_base<16, true>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, true>& operator+=<16, true>(ap_int_base<16, true>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, true>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1090)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, true>(ap_int_base<16, true> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:66:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>& operator+=<16, true>(ap_int_base<16, true>&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:42:46)
INFO: [HLS 214-131] Inlining function 'bool operator>=<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:42:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:55:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (spiking_binam_hls.cpp:55:30) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:53:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.762 seconds; current allocated memory: 107.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 136.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'in_spikes' (spiking_binam_hls.cpp:6) of function 'spiking_binam' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (spiking_binam_hls.cpp:46:27) and read (spiking_binam_hls.cpp:40:34) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.802 seconds; current allocated memory: 37.531 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 34.415 seconds; peak allocated memory: 142.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.979 seconds; current allocated memory: 0.434 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.003 seconds; peak allocated memory: 107.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.297 seconds; current allocated memory: 0.254 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.347 seconds; peak allocated memory: 105.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.614 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.979 seconds; peak allocated memory: 117.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.345 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.679 seconds; peak allocated memory: 110.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.525 seconds; current allocated memory: 0.492 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.4 seconds; peak allocated memory: 111.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.058 seconds; current allocated memory: 106.160 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.011 seconds; current allocated memory: 107.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:21)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:48)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:25:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_5' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:49:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (spiking_binam_hls.cpp:34:19) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_5' (spiking_binam_hls.cpp:49:30) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (spiking_binam_hls.cpp:58:26) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:28:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:43:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.214 seconds; current allocated memory: 108.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 108.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 132.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 145.773 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spiking_binam_hls.cpp:43:9) to (spiking_binam_hls.cpp:42:26) in function 'spiking_binam'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 190.871 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_24_2' (spiking_binam_hls.cpp:23:18) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.id.V' (spiking_binam_hls.cpp:19:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.353 seconds; current allocated memory: 264.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 271.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 272.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 294.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 294.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.38 seconds; current allocated memory: 313.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 313.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 314.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 314.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 315.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_42_4' pipeline 'VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_VITIS_LOOP_42_4' is 8224, found 4 HDL expressions with this fanout: ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln42_reg_19691 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_enable_reg_pp0_iter2 == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_42_4'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_64_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_66_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_67_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_69_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_70_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_71_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_73_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_74_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_75_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_76_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_77_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_78_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_79_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_89_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_90_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_91_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_92_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_93_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_94_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_95_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_96_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_97_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_98_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_99_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_100_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_101_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_102_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_103_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_104_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_105_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_106_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_107_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_108_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_109_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_110_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_111_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_112_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_113_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_114_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_115_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_116_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_117_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_118_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_119_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_120_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_121_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_122_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_123_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_124_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_125_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_126_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_127_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_129_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_130_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_131_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_132_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_133_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_134_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_135_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_136_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_137_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_138_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_139_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_140_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_141_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_142_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_143_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_144_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_145_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_146_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_147_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_148_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_149_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_150_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_151_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_152_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_153_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_154_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_155_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_156_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_157_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_158_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_159_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_160_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_161_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_162_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_163_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_164_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_165_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_166_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_167_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_168_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_169_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_170_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_171_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_172_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_173_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_174_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_175_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_176_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_177_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_178_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_179_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_180_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_181_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_182_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_183_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_184_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_185_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_186_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_187_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_188_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_189_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_190_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_191_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_193_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_194_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_195_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_196_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_197_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_198_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_199_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_200_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_201_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_202_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_203_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_204_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_205_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_206_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_207_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_208_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_209_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_210_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_211_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_212_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_213_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_214_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_215_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_216_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_217_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_218_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_219_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_220_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_221_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_222_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_223_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_224_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_225_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_226_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_227_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_228_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_229_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_231_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_232_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_233_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_234_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_235_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_236_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_237_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_238_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_239_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_240_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_241_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_242_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_243_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_244_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_245_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_246_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_247_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_248_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_249_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_250_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_251_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_252_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_253_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_254_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_42_4_p_ZL14storage_matrix_255_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 9.924 seconds; current allocated memory: 331.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_64_7' pipeline 'VITIS_LOOP_64_7' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_64_7' in module 'spiking_binam_Pipeline_VITIS_LOOP_64_7', because the estimated Stream Port Number is 34, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_VITIS_LOOP_64_7' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_64_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.028 seconds; current allocated memory: 382.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_buffer_id_V_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_buffer_time_V_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.597 seconds; current allocated memory: 409.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.159 seconds; current allocated memory: 421.109 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.437 seconds; current allocated memory: 435.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 259.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34 seconds. CPU system time: 2 seconds. Elapsed time: 73.003 seconds; current allocated memory: 329.289 MB.
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 3 seconds. Total elapsed time: 84.656 seconds; peak allocated memory: 435.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.232 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.494 seconds; peak allocated memory: 110.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.648 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.409 seconds; peak allocated memory: 108.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.047 seconds; current allocated memory: 104.719 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
ERROR: [HLS 207-5504] '#pragma HLS' is only allowed in function scope (spiking_binam_hls.cpp:6:9)
ERROR: [HLS 207-5504] '#pragma HLS' is only allowed in function scope (spiking_binam_hls.cpp:7:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 0.371 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.646 seconds; peak allocated memory: 105.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.58 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.366 seconds; peak allocated memory: 106.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.584 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.252 seconds; peak allocated memory: 110.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 105.234 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.464 seconds; current allocated memory: 106.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'load_bins(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>*)' (spiking_binam_hls.cpp:16:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'load_bins(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>*)' (spiking_binam_hls.cpp:16:27)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<16, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>& ap_int_base<16, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<16, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'integrate_bins(hls::stream<Spike, 0>*, ap_uint<16>*)' (spiking_binam_hls.cpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator++(int)' into 'integrate_bins(hls::stream<Spike, 0>*, ap_uint<16>*)' (spiking_binam_hls.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'emit_bins(ap_uint<16>*, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:63:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_4' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:40:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_2' (spiking_binam_hls.cpp:64:26) in function 'emit_bins' completely with a factor of 256 (spiking_binam_hls.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (spiking_binam_hls.cpp:28:26) in function 'integrate_bins' completely with a factor of 256 (spiking_binam_hls.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (spiking_binam_hls.cpp:40:30) in function 'integrate_bins' completely with a factor of 256 (spiking_binam_hls.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_5' (spiking_binam_hls.cpp:49:26) in function 'integrate_bins' completely with a factor of 256 (spiking_binam_hls.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to 'bin_streams': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_0' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_1' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_2' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_3' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_4' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_5' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_6' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_7' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_8' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_9' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_10' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_11' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_12' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_13' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_14' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_15' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_16' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_17' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_18' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_19' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_20' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_21' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_22' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_23' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_24' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_25' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_26' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_27' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_28' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_29' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_30' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_31' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_32' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_33' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_34' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_35' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_36' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_37' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_38' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_39' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_40' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_41' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_42' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_43' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_44' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_45' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_46' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_47' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_48' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_49' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_50' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_51' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_52' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_53' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_54' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_55' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_56' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_57' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_58' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_59' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_60' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_61' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_62' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_63' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_64' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_65' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_66' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_67' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_68' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_69' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_70' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_71' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_72' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_73' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_74' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_75' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_76' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_77' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_78' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_79' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_80' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_81' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_82' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_83' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_84' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_85' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_86' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_87' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_88' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_89' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_90' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_91' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_92' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_93' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_94' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_95' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_96' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_97' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_98' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_99' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_100' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_101' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_102' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_103' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_104' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_105' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_106' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_107' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_108' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_109' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_110' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_111' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_112' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_113' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_114' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_115' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_116' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_117' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_118' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_119' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_120' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_121' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_122' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_123' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_124' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_125' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_126' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_127' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_128' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_129' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_130' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_131' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_132' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_133' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_134' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_135' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_136' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_137' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_138' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_139' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_140' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_141' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_142' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_143' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_144' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_145' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_146' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_147' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_148' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_149' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_150' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_151' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_152' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_153' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_154' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_155' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_156' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_157' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_158' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_159' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_160' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_161' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_162' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_163' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_164' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_165' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_166' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_167' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_168' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_169' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_170' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_171' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_172' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_173' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_174' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_175' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_176' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_177' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_178' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_179' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_180' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_181' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_182' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_183' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_184' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_185' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_186' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_187' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_188' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_189' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_190' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_191' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_192' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_193' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_194' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_195' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_196' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_197' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_198' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_199' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_200' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_201' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_202' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_203' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_204' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_205' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_206' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_207' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_208' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_209' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_210' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_211' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_212' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_213' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_214' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_215' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_216' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_217' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_218' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_219' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_220' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_221' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_222' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_223' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_224' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_225' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_226' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_227' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_228' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_229' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_230' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_231' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_232' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_233' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_234' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_235' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_236' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_237' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_238' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_239' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_240' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_241' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_242' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_243' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_244' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_245' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_246' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_247' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_248' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_249' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_250' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_251' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_252' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_253' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_254' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_255' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:36:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'r_buf' due to pipeline pragma (spiking_binam_hls.cpp:36:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL5r_buf': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2330.16 seconds; current allocated memory: 110.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 111.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.496 seconds; current allocated memory: 154.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.999 seconds; current allocated memory: 180.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_1' (spiking_binam_hls.cpp:61) in function 'emit_bins' automatically.
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_0' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_0' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_0' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_0' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_0' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_1' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_1' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_1' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_1' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_1' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_10' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_10' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_10' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_10' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_10' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_10' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_100' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_100' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_100' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_100' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_100' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_100' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_101' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_101' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_101' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_101' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_101' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_101' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_102' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_102' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_102' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_102' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_102' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_102' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_103' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_103' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_103' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_103' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_103' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_103' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_104' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_104' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_104' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_104' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_104' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_104' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_105' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_105' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_105' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_105' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_105' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_105' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_106' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_106' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_106' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_106' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_106' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_106' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_107' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_107' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_107' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_107' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_107' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_107' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_108' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_108' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_108' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_108' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_108' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_108' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_109' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_109' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_109' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_109' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_109' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_109' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_11' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_11' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_11' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_11' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_11' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_11' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_110' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_110' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_110' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_110' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_110' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_110' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_111' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_111' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_111' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_111' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_111' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_111' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_112' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_112' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_112' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_112' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_112' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_112' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_113' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_113' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_113' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_113' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_113' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_113' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_114' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_114' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_114' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_114' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_114' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_114' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_115' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_115' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_115' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_115' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_115' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_115' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_116' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_116' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_116' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_116' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_116' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_116' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_117' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_117' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_117' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_117' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_117' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_117' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_118' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_118' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_118' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_118' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_118' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_118' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_119' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_119' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_119' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_119' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_119' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_119' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_12' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_12' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_12' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_12' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_12' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_12' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_120' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_120' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_120' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_120' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_120' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_120' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_121' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_121' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_121' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_121' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_121' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_121' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_122' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_122' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_122' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_122' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_122' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_122' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_123' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_123' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_123' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_123' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_123' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_123' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_124' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_124' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_124' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_124' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_124' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_124' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_125' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_125' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_125' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_125' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_125' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_125' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_126' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_126' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_126' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_126' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_126' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_126' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_127' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_127' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_127' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_127' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_127' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_127' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_128' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_128' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_128' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_128' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_128' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_128' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_129' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_129' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_129' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_129' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_129' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_129' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_13' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_13' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_13' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_13' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_13' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_13' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_130' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_130' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_130' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_130' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_130' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_130' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_131' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_131' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_131' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_131' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_131' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_131' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_132' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_132' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_132' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_132' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_132' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_132' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_133' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_133' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_133' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_133' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_133' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_133' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_134' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_134' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_134' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_134' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_134' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_134' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_135' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_135' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_135' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_135' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_135' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_135' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_136' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_136' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_136' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_136' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_136' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_136' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_137' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_137' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_137' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_137' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_137' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_137' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_138' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_138' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_138' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_138' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_138' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_138' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_139' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_139' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_139' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_139' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_139' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_139' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_14' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_14' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_14' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_14' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_14' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_14' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_140' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_140' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_140' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_140' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_140' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_140' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_141' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_141' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_141' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_141' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_141' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_141' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_142' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_142' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_142' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_142' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_142' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_142' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_143' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_143' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_143' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_143' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_143' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_143' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_144' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_144' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_144' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_144' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_144' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_144' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_145' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_145' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_145' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_145' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_145' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_145' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_146' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_146' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_146' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_146' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_146' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_146' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_147' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_147' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_147' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_147' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_147' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_147' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_148' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_148' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_148' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_148' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_148' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_148' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_149' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_149' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_149' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_149' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_149' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_149' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_15' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_15' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_15' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_15' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_15' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_15' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_150' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_150' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_150' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_150' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_150' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_150' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_151' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_151' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_151' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_151' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_151' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_151' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_152' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_152' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_152' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_152' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_152' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_152' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_153' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_153' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_153' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_153' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_153' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_153' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_154' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_154' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_154' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_154' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_154' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_154' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_155' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_155' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_155' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_155' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_155' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_155' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_156' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_156' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_156' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_156' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_156' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_156' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_157' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_157' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_157' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_157' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_157' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_157' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_158' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_158' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_158' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_158' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_158' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_158' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_159' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_159' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_159' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_159' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_159' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_159' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_16' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_16' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_16' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_16' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_16' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_16' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_160' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_160' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_160' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_160' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_160' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_160' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_161' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_161' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_161' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_161' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_161' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_161' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_162' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_162' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_162' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_162' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_162' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_162' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_163' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_163' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_163' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_163' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_163' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_163' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_164' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_164' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_164' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_164' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_164' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_164' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_165' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_165' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_165' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_165' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_165' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_165' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_166' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_166' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_166' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_166' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_166' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_166' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_167' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_167' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_167' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_167' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_167' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_167' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_168' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_168' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_168' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_168' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_168' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_168' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_169' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_169' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_169' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_169' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_169' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_169' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_17' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_17' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_17' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_17' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_17' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_17' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_170' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_170' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_170' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_170' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_170' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_170' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_171' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_171' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_171' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_171' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_171' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_171' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_172' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_172' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_172' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_172' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_172' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_172' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_173' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_173' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_173' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_173' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_173' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_173' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_174' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_174' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_174' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_174' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_174' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_174' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_175' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_175' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_175' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_175' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_175' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_175' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_176' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_176' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_176' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_176' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_176' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_176' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_177' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_177' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_177' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_177' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_177' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_177' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_178' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_178' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_178' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_178' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_178' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_178' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_179' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_179' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_179' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_179' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_179' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_179' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_18' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_18' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_18' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_18' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_18' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_18' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_180' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_180' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_180' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_180' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_180' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_180' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_181' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_181' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_181' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_181' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_181' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_181' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_182' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_182' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_182' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_182' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_182' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_182' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_183' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_183' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_183' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_183' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_183' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_183' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_184' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_184' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_184' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_184' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_184' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_184' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_185' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_185' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_185' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_185' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_185' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_185' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_186' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_186' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_186' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_186' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_186' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_186' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_187' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_187' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_187' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_187' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_187' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_187' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_188' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_188' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_188' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_188' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_188' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_188' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_189' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_189' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_189' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_189' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_189' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_189' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_19' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_19' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_19' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_19' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_19' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_19' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_190' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_190' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_190' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_190' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_190' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_190' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_191' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_191' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_191' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_191' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_191' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_191' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_192' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_192' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_192' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_192' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_192' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_192' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_193' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_193' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_193' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_193' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_193' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_193' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_194' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_194' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_194' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_194' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_194' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_194' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_195' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_195' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_195' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_195' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_195' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_195' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_196' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_196' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_196' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_196' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_196' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_196' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_197' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_197' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_197' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_197' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_197' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_197' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_198' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_198' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_198' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_198' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_198' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_198' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_199' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_199' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_199' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_199' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_199' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_199' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_2' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_2' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_2' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_2' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_2' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_20' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_20' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_20' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_20' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_20' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_20' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_200' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_200' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_200' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_200' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_200' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_200' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_201' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_201' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_201' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_201' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_201' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_201' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_202' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_202' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_202' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_202' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_202' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_202' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_203' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_203' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_203' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_203' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_203' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_203' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_204' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_204' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_204' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_204' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_204' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_204' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_205' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_205' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_205' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_205' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_205' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_205' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_206' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_206' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_206' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_206' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_206' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_206' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_207' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_207' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_207' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_207' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_207' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_207' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_208' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_208' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_208' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_208' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_208' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_208' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_209' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_209' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_209' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_209' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_209' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_209' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_21' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_21' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_21' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_21' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_21' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_21' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_210' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_210' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_210' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_210' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_210' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_210' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_211' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_211' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_211' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_211' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_211' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_211' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_212' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_212' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_212' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_212' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_212' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_212' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_213' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_213' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_213' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_213' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_213' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_213' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_214' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_214' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_214' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_214' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_214' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_214' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_215' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_215' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_215' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_215' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_215' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_215' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_216' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_216' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_216' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_216' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_216' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_216' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_217' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_217' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_217' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_217' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_217' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_217' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_218' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_218' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_218' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_218' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_218' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_218' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_219' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_219' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_219' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_219' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_219' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_219' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_22' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_22' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_22' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_22' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_22' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_22' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_220' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_220' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_220' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_220' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_220' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_220' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_221' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_221' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_221' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_221' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_221' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_221' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_222' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_222' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_222' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_222' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_222' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_222' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_223' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_223' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_223' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_223' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_223' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_223' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_224' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_224' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_224' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_224' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_224' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_224' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_225' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_225' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_225' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_225' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_225' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_225' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_226' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_226' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_226' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_226' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_226' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_226' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_227' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_227' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_227' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_227' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_227' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_227' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_228' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_228' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_228' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_228' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_228' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_228' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_229' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_229' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_229' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_229' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_229' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_229' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_23' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_23' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_23' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_23' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_23' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_23' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_230' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_230' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_230' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_230' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_230' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_230' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_231' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_231' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_231' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_231' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_231' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_231' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_232' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_232' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_232' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_232' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_232' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_232' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_233' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_233' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_233' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_233' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_233' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_233' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_234' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_234' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_234' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_234' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_234' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_234' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_235' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_235' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_235' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_235' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_235' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_235' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_236' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_236' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_236' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_236' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_236' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_236' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_237' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_237' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_237' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_237' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_237' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_237' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_238' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_238' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_238' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_238' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_238' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_238' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_239' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_239' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_239' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_239' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_239' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_239' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_24' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_24' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_24' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_24' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_24' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_24' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_240' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_240' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_240' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_240' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_240' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_240' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_241' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_241' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_241' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_241' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_241' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_241' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_242' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_242' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_242' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_242' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_242' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_242' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_243' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_243' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_243' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_243' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_243' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_243' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_244' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_244' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_244' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_244' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_244' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_244' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_245' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_245' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_245' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_245' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_245' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_245' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_246' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_246' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_246' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_246' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_246' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_246' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_247' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_247' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_247' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_247' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_247' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_247' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_248' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_248' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_248' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_248' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_248' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_248' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_249' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_249' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_249' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_249' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_249' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_249' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_25' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_25' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_25' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_25' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_25' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_25' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_250' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_250' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_250' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_250' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_250' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_250' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_251' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_251' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_251' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_251' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_251' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_251' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_252' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_252' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_252' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_252' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_252' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_252' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_253' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_253' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_253' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_253' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_253' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_253' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_254' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_254' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_254' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_254' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_254' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_254' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_255' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_255' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_255' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_255' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_255' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_255' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_26' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_26' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_26' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_26' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_26' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_26' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_27' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_27' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_27' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_27' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_27' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_27' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_28' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_28' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_28' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_28' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_28' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_28' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_29' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_29' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_29' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_29' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_29' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_29' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_3' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_3' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_3' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_3' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_3' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_30' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_30' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_30' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_30' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_30' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_30' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_31' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_31' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_31' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_31' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_31' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_31' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_32' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_32' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_32' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_32' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_32' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_32' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_33' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_33' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_33' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_33' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_33' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_33' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_34' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_34' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_34' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_34' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_34' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_34' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_35' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_35' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_35' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_35' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_35' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_35' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_36' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_36' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_36' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_36' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_36' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_36' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_37' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_37' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_37' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_37' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_37' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_37' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_38' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_38' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_38' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_38' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_38' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_38' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_39' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_39' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_39' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_39' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_39' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_39' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_4' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_4' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_4' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_4' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_4' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_40' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_40' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_40' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_40' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_40' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_40' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_41' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_41' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_41' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_41' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_41' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_41' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_42' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_42' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_42' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_42' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_42' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_42' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_43' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_43' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_43' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_43' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_43' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_43' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_44' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_44' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_44' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_44' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_44' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_44' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_45' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_45' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_45' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_45' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_45' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_45' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_46' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_46' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_46' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_46' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_46' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_46' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_47' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_47' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_47' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_47' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_47' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_47' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_48' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_48' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_48' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_48' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_48' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_48' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_49' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_49' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_49' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_49' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_49' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_49' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_5' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_5' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_5' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_5' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_5' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_50' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_50' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_50' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_50' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_50' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_50' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_51' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_51' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_51' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_51' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_51' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_51' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_52' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_52' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_52' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_52' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_52' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_52' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_53' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_53' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_53' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_53' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_53' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_53' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_54' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_54' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_54' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_54' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_54' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_54' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_55' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_55' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_55' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_55' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_55' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_55' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_56' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_56' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_56' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_56' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_56' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_56' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_57' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_57' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_57' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_57' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_57' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_57' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_58' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_58' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_58' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_58' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_58' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_58' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_59' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_59' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_59' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_59' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_59' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_59' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_6' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_6' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_6' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_6' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_6' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_60' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_60' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_60' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_60' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_60' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_60' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_61' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_61' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_61' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_61' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_61' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_61' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_62' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_62' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_62' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_62' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_62' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_62' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_63' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_63' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_63' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_63' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_63' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_63' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_64' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_64' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_64' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_64' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_64' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_64' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_65' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_65' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_65' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_65' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_65' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_65' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_66' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_66' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_66' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_66' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_66' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_66' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_67' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_67' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_67' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_67' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_67' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_67' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_68' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_68' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_68' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_68' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_68' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_68' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_69' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_69' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_69' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_69' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_69' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_69' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_7' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_7' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_7' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_7' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_7' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_70' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_70' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_70' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_70' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_70' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_70' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_71' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_71' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_71' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_71' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_71' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_71' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_72' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_72' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_72' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_72' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_72' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_72' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_73' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_73' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_73' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_73' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_73' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_73' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_74' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_74' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_74' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_74' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_74' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_74' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_75' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_75' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_75' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_75' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_75' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_75' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_76' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_76' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_76' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_76' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_76' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_76' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_77' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_77' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_77' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_77' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_77' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_77' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_78' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_78' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_78' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_78' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_78' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_78' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_79' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_79' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_79' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_79' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_79' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_79' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_8' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_8' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_8' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_8' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_8' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_8' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_80' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_80' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_80' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_80' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_80' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_80' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_81' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_81' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_81' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_81' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_81' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_81' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_82' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_82' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_82' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_82' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_82' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_82' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_83' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_83' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_83' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_83' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_83' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_83' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_84' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_84' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_84' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_84' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_84' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_84' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_85' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_85' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_85' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_85' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_85' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_85' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_86' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_86' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_86' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_86' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_86' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_86' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_87' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_87' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_87' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_87' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_87' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_87' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_88' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_88' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_88' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_88' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_88' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_88' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_89' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_89' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_89' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_89' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_89' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_89' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_9' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_9' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_9' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_9' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_9' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_9' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_90' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_90' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_90' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_90' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_90' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_90' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_91' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_91' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_91' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_91' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_91' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_91' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_92' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_92' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_92' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_92' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_92' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_92' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_93' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_93' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_93' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_93' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_93' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_93' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_94' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_94' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_94' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_94' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_94' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_94' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_95' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_95' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_95' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_95' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_95' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_95' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_96' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_96' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_96' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_96' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_96' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_96' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_97' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_97' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_97' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_97' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_97' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_97' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_98' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_98' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_98' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_98' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_98' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_98' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable '_ZL5r_buf_99' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_99' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_99' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-971] Array '_ZL5r_buf_99' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_99' has read and write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable '_ZL5r_buf_99' has write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-979] Internal global variable 'v_buf' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Internal global variable 'v_buf' has write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable 'v_buf' has read and write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-779] Non-shared array 'v_buf' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'v_buf' has write operations in process function 'integrate_bins' (spiking_binam_hls.cpp:24:28) (around spiking_binam_hls.cpp:100).
INFO: [HLS 200-992] Internal global variable 'v_buf' has read and write operations in process function 'emit_bins' (spiking_binam_hls.cpp:58:13) (around spiking_binam_hls.cpp:101).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 127 seconds. CPU system time: 3 seconds. Elapsed time: 2474.44 seconds; current allocated memory: 142.055 MB.
INFO: [HLS 200-112] Total CPU user time: 128 seconds. Total CPU system time: 4 seconds. Total elapsed time: 2486.02 seconds; peak allocated memory: 247.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.195 seconds; current allocated memory: 0.406 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.163 seconds; peak allocated memory: 111.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.053 seconds; current allocated memory: 105.152 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.467 seconds; current allocated memory: 106.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'load_bins(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>*)' (spiking_binam_hls.cpp:12:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'load_bins(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>*)' (spiking_binam_hls.cpp:12:27)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<16, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>& ap_int_base<16, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<16, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>& operator+=<16, false>(ap_int_base<16, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>& ap_int_base<16, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>& operator+=<16, false>(ap_int_base<16, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<16, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>& ap_int_base<16, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<16, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator--(int)' into 'integrate_bins(hls::stream<Spike, 0>*, hls::stream<State, 0>&)' (spiking_binam_hls.cpp:49:22)
INFO: [HLS 214-131] Inlining function 'bool operator><16, false>(ap_int_base<16, false> const&, int)' into 'integrate_bins(hls::stream<Spike, 0>*, hls::stream<State, 0>&)' (spiking_binam_hls.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>& operator+=<16, false>(ap_int_base<16, false>&, int)' into 'integrate_bins(hls::stream<Spike, 0>*, hls::stream<State, 0>&)' (spiking_binam_hls.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<16, false>(ap_int_base<16, false> const&, int)' into 'integrate_bins(hls::stream<Spike, 0>*, hls::stream<State, 0>&)' (spiking_binam_hls.cpp:41:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'integrate_bins(hls::stream<Spike, 0>*, hls::stream<State, 0>&)' (spiking_binam_hls.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator++(int)' into 'integrate_bins(hls::stream<Spike, 0>*, hls::stream<State, 0>&)' (spiking_binam_hls.cpp:37:13)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::mult operator*<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::mult operator*<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::mult operator*<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::mult operator*<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<48, true>(ap_int_base<48, true> const&) const' into 'emit_bins(hls::stream<State, 0>&, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:65:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(ap_int_base<16, false> const&, int)' into 'emit_bins(hls::stream<State, 0>&, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:65:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_4' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:39:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_2' (spiking_binam_hls.cpp:63:26) in function 'emit_bins' completely with a factor of 256 (spiking_binam_hls.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (spiking_binam_hls.cpp:28:26) in function 'integrate_bins' completely with a factor of 256 (spiking_binam_hls.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_4' (spiking_binam_hls.cpp:39:30) in function 'integrate_bins' completely with a factor of 256 (spiking_binam_hls.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_5' (spiking_binam_hls.cpp:47:26) in function 'integrate_bins' completely with a factor of 256 (spiking_binam_hls.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'bin_streams': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:88:21)
ERROR: [HLS 214-256] in function 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)': Unsupported aggregate pragma/directive on variable 'state_stream' as the bit-width after aggregation (8208) is larger than 4096 (spiking_binam_hls.cpp:92:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_0' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_1' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_2' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_3' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_4' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_5' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_6' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_7' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_8' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_9' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_10' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_11' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_12' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_13' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_14' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_15' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_16' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_17' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_18' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_19' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_20' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_21' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_22' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_23' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_24' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_25' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_26' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_27' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_28' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_29' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_30' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_31' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_32' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_33' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_34' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_35' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_36' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_37' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_38' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_39' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_40' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_41' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_42' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_43' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_44' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_45' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_46' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_47' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_48' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_49' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_50' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_51' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_52' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_53' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_54' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_55' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_56' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_57' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_58' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_59' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_60' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_61' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_62' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_63' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_64' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_65' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_66' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_67' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_68' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_69' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_70' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_71' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_72' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_73' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_74' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_75' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_76' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_77' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_78' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_79' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_80' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_81' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_82' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_83' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_84' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_85' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_86' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_87' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_88' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_89' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_90' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_91' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_92' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_93' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_94' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_95' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_96' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_97' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_98' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_99' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_100' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_101' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_102' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_103' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_104' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_105' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_106' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_107' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_108' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_109' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_110' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_111' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_112' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_113' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_114' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_115' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_116' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_117' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_118' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_119' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_120' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_121' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_122' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_123' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_124' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_125' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_126' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_127' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_128' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_129' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_130' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_131' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_132' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_133' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_134' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_135' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_136' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_137' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_138' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_139' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_140' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_141' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_142' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_143' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_144' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_145' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_146' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_147' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_148' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_149' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_150' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_151' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_152' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_153' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_154' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_155' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_156' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_157' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_158' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_159' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_160' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_161' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_162' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_163' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_164' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_165' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_166' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_167' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_168' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_169' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_170' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_171' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_172' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_173' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_174' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_175' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_176' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_177' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_178' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_179' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_180' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_181' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_182' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_183' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_184' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_185' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_186' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_187' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_188' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_189' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_190' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_191' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_192' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_193' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_194' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_195' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_196' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_197' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_198' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_199' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_200' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_201' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_202' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_203' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_204' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_205' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_206' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_207' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_208' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_209' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_210' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_211' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_212' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_213' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_214' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_215' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_216' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_217' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_218' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_219' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_220' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_221' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_222' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_223' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_224' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_225' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_226' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_227' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_228' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_229' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_230' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_231' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_232' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_233' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_234' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_235' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_236' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_237' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_238' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_239' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_240' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_241' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_242' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_243' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_244' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_245' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_246' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_247' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_248' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_249' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_250' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_251' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_252' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_253' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_254' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bin_streams_255' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:88:21)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.282 seconds; current allocated memory: 6.840 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.796 seconds; peak allocated memory: 112.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.725 seconds; current allocated memory: 0.430 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.399 seconds; peak allocated memory: 110.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 105.906 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
ERROR: [HLS 207-5504] '#pragma HLS' is only allowed in function scope (spiking_binam_hls.cpp:10:9)
ERROR: [HLS 207-5504] '#pragma HLS' is only allowed in function scope (spiking_binam_hls.cpp:11:9)
ERROR: [HLS 207-5504] '#pragma HLS' is only allowed in function scope (spiking_binam_hls.cpp:12:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 0.238 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.504 seconds; peak allocated memory: 106.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.523 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.569 seconds; peak allocated memory: 108.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.173 seconds; current allocated memory: 0.395 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.747 seconds; peak allocated memory: 105.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 0.242 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.119 seconds; peak allocated memory: 110.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.043 seconds; peak allocated memory: 110.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.903 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.599 seconds; peak allocated memory: 107.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.042 seconds; current allocated memory: 105.723 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.603 seconds; current allocated memory: 106.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'process_sample(hls::stream<Spike, 0>&, hls::stream<Spike, 0>&, ap_uint<16>)' (spiking_binam_hls.cpp:56:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:22:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:22:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_3' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:58:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (spiking_binam_hls.cpp:27:22) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_4' (spiking_binam_hls.cpp:68:22) in function 'process_sample' completely with a factor of 256 (spiking_binam_hls.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_1' (spiking_binam_hls.cpp:44:19) in function 'process_sample' completely with a factor of 256 (spiking_binam_hls.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:38:9)
INFO: [HLS 214-248] Applying array_partition to 'ref_timer': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:39:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.076 seconds; current allocated memory: 107.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 136.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 155.367 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_52_2' (spiking_binam_hls.cpp:54) in function 'process_sample' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_58_3' (spiking_binam_hls.cpp:38) in function 'process_sample': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.486 seconds; current allocated memory: 210.227 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_2' (spiking_binam_hls.cpp:54:25) in function 'process_sample' the outer loop is not a perfect loop because there is nontrivial logic in the loop header.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.093 seconds; current allocated memory: 341.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_sample_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.314 seconds; current allocated memory: 371.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 372.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_52_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 379.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 379.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1513) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.722 seconds; current allocated memory: 406.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.044 seconds; current allocated memory: 409.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_sample_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_sample_Pipeline_VITIS_LOOP_74_5' pipeline 'VITIS_LOOP_74_5' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_74_5' in module 'process_sample_Pipeline_VITIS_LOOP_74_5', because the estimated Stream Port Number is 34, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'process_sample_Pipeline_VITIS_LOOP_74_5' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_sample_Pipeline_VITIS_LOOP_74_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 416.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'process_sample' is 8224, found 2 HDL expressions with this fanout: ((tmp_nbreadreq_fu_1612_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)), ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_sample'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_process_sample_conn_count_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_process_sample_conn_idx_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.416 seconds; current allocated memory: 450.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_17ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_1_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_2_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_3_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_4_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_5_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_6_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_7_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_8_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'spiking_binam_stream_Spike_0_int_stream_Spike_0_sample_fifo_9_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_10_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_11_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_12_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_13_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_14_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_15_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_16_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_17_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_18_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_19_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_20_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_21_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_22_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_23_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_24_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_25_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_26_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_27_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_28_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_29_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_30_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_31_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_32_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_33_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_34_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_35_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_36_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_37_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_38_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_39_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_40_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_41_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_42_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_43_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_44_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_45_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_46_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_47_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_48_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_49_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_50_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_51_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_52_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_53_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_54_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_55_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_56_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_57_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_58_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_59_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_60_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_61_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_62_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_63_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_64_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_65_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_66_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_67_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_68_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_69_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_70_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_71_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_72_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_73_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_74_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_75_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_76_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_77_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_78_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_79_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_80_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_81_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_82_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_83_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_84_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_85_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_86_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_87_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_88_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_89_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_90_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_91_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_92_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_93_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_94_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_95_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_96_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_97_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_98_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_99_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_100_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_101_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_102_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_103_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_104_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_105_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_106_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_107_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_108_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_109_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_110_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_111_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_112_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_113_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_114_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_115_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_116_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_117_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_118_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_119_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_120_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_121_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_122_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_123_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_124_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_125_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_126_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_127_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_128_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_129_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_130_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_131_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_132_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_133_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_134_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_135_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_136_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_137_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_138_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_139_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_140_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_141_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_142_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_143_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_144_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_145_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_146_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_147_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_148_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_149_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_150_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_151_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_152_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_153_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_154_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_155_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_156_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_157_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_158_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_159_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_160_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_161_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_162_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_163_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_164_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_165_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_166_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_167_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_168_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_169_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_170_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_171_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_172_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_173_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_174_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_175_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_176_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_177_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_178_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_179_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_180_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_181_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_182_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_183_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_184_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_185_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_186_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_187_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_188_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_189_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_190_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_191_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_192_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_193_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_194_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_195_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_196_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_197_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_198_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_199_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_200_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_201_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_202_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_203_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_204_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_205_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_206_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_207_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_208_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_209_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_210_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_211_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_212_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_213_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_214_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_215_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_216_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_217_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_218_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_219_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_220_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_221_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_222_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_223_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_224_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_225_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_226_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_227_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_228_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_229_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_230_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_231_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_232_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_233_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_234_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_235_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_236_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_237_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_238_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_239_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_240_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_241_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_242_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_243_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_244_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_245_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_246_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_247_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_248_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_249_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_250_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_251_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_252_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_253_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_254_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo_255_U(spiking_binam_fifo_w32_d16_B)' using Block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.282 seconds; current allocated memory: 494.473 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.082 seconds; current allocated memory: 515.977 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 521.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 1 seconds. Elapsed time: 55.583 seconds; current allocated memory: 416.855 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 2 seconds. Total elapsed time: 67.073 seconds; peak allocated memory: 522.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.468 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.943 seconds; peak allocated memory: 109.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.041 seconds; current allocated memory: 105.387 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.343 seconds; current allocated memory: 106.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'process_sample(hls::stream<Spike, 0>&, hls::stream<Spike, 0>&, ap_uint<16>)' (spiking_binam_hls.cpp:56:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:22:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:22:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_3' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:60:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (spiking_binam_hls.cpp:27:22) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_4' (spiking_binam_hls.cpp:72:22) in function 'pro==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.392 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.509 seconds; peak allocated memory: 118.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 106.059 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.17 seconds; current allocated memory: 107.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'process_sample(hls::stream<Spike, 0>&, hls::stream<Spike, 0>&, ap_uint<16>)' (spiking_binam_hls.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:22:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:22:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_3' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:65:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (spiking_binam_hls.cpp:29:26) in function 'spiking_binam' completely with a factor of 16 (spiking_binam_hls.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_4' (spiking_binam_hls.cpp:77:22) in function 'process_sample' completely with a factor of 256 (spiking_binam_hls.cpp:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (spiking_binam_hls.cpp:65:26) in function 'process_sample' completely with a factor of 61 (spiking_binam_hls.cpp:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (spiking_binam_hls.cpp:50:19) in function 'process_sample' completely with a factor of 256 (spiking_binam_hls.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E11sample_fifo': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'ref_timer': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:45:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=2' for array 'conn_idx' due to pipeline pragma (spiking_binam_hls.cpp:59:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL8conn_idx': Cyclic partitioning with factor 8 on dimension 2. (./binam_data.h:790:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 925.9 seconds; current allocated memory: 107.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 38 seconds. CPU system time: 0 seconds. Elapsed time: 39.476 seconds; current allocated memory: 511.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 39 seconds. CPU system time: 1 seconds. Elapsed time: 40.315 seconds; current allocated memory: 734.379 MB.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL8conn_idx_0' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 186 seconds. CPU system time: 2 seconds. Elapsed time: 191.434 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3406 seconds. CPU system time: 269 seconds. Elapsed time: 3730.63 seconds; current allocated memory: 6.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1513) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 589 seconds. CPU system time: 7 seconds. Elapsed time: 610.837 seconds; current allocated memory: 6.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Bind==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.881 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.416 seconds; peak allocated memory: 119.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.059 seconds; current allocated memory: 105.504 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.729 seconds; current allocated memory: 106.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:26:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:32:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:27:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:27:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:30:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (spiking_binam_hls.cpp:30:26) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
ERROR: [HLS 214-200] Bundle name conflict happens between interface pragma, possible reason: (1) same with maxi offset=off bundle name; (2) same bundle name between maxi and s_axilite interfaces; (3) same with port name directly; in Function 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:8:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.442 seconds; current allocated memory: 2.230 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.981 seconds; peak allocated memory: 107.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.602 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.253 seconds; peak allocated memory: 110.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.064 seconds; current allocated memory: 104.250 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (spiking_binam_hls.cpp:15:51)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.23 seconds; current allocated memory: 105.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:30:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:36:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:31:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_1' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:46:26)
INFO: [HLS 214-291] Loop 'integrate_post' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:34:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_1' (spiking_binam_hls.cpp:46:26) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'integrate_post' (spiking_binam_hls.cpp:34:25) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:20:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_spikes' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:27:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 16 has been inferred on bundle 'CTRL_MEM'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 30.529 seconds; current allocated memory: 107.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.634 seconds; current allocated memory: 166.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.041 seconds; current allocated memory: 166.520 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.95 seconds; current allocated memory: 250.527 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:37:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:50:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:54:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.821 seconds; current allocated memory: 587.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1513) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'integrate_loop'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_integrate_loop' (loop 'integrate_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_addr_write_ln37', spiking_binam_hls.cpp:37) of variable 'add_ln37_10', spiking_binam_hls.cpp:37 on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10' and 'load' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_load', spiking_binam_hls.cpp:37) on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'integrate_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 46 seconds. CPU system time: 1 seconds. Elapsed time: 47.08 seconds; current allocated memory: 587.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.917 seconds; current allocated memory: 587.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_emit_bins' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'emit_bins'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_emit_bins' (loop 'emit_bins'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48) and fifo write operation ('out_spikes_write_ln48', spiking_binam_hls.cpp:48) on port 'out_spikes' (spiking_binam_hls.cpp:48).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 256, Depth = 267, loop 'emit_bins'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 26.91 seconds; current allocated memory: 705.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.387 seconds; current allocated memory: 705.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.059 seconds; current allocated memory: 705.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 705.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_integrate_loop' pipeline 'integrate_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_integrate_loop' is 8192 from HDL expression: ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_17ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_integrate_loop'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_255_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_254_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_253_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_252_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_251_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_250_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_249_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_248_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_247_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_246_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_245_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_244_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_243_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_242_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_241_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_240_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_239_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_238_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_237_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_236_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_235_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_234_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_233_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_232_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_231_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_229_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_228_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_227_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_226_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_225_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_224_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_223_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_222_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_221_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_220_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_219_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_218_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_217_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_216_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_215_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_214_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_213_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_212_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_211_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_210_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_209_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_208_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_207_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_206_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_205_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_204_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_203_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_202_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_201_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_200_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_199_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_198_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_197_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_196_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_195_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_194_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_193_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_191_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_190_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_189_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_188_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_187_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_186_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_185_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_184_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_183_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_182_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_181_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_180_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_179_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_178_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_177_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_176_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_175_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_174_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_173_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_172_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_171_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_170_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_169_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_168_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_167_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_166_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_165_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_164_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_163_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_162_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_161_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_160_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_159_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_158_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_157_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_156_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_155_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_154_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_153_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_152_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_151_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_150_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_149_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_148_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_147_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_146_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_145_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_144_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_143_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_142_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_141_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_140_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_139_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_138_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_137_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_136_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_135_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_134_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_133_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_132_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_131_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_130_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_129_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_127_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_126_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_125_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_124_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_123_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_122_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_121_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_120_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_119_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_118_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_117_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_116_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_115_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_114_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_113_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_112_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_111_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_110_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_109_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_108_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_107_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_106_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_105_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_104_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_103_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_102_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_101_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_100_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_99_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_98_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_97_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_96_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_95_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_94_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_93_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_92_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_91_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_90_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_89_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_79_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_78_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_77_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_76_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_75_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_74_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_73_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_71_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_70_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_69_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_67_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_66_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_64_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 13.316 seconds; current allocated memory: 705.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_emit_bins' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_emit_bins' pipeline 'emit_bins' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_emit_bins' is 12032 from HDL expression: (ap_enable_reg_pp0_iter0 == 1'b1)
INFO: [RTGEN 206-100] Generating core module 'mul_17s_5ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_emit_bins'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.868 seconds; current allocated memory: 767.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/INMEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/CTRL_MEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/bin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/IN_COUNT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTOeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTOhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTOibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTOjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAMlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_Rmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAMncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_Rocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAMpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAMrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_Rsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAMtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_Rudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_Ryd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAMDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_REe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAMFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAMHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAMJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAMLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAMNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_ROgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAMPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAMRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAMThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAMVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAMXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAMZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_R0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_R2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_R4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_R6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_R8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_Rbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAMbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_Rbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAMbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_Rbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAMbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_Rbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAMbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_Rbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAMbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_Rbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAMbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_Rbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAMbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_Rbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAMbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_Rbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAMbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_Rbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAMbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_Rbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAMbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_Rbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAMbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_Rbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAMbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAMbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAMbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAMbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAMbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAMbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAMbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAMbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAMbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAMbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAMbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAMbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAMbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAMbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_Rb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAMb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_Rb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAMb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_Rb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAMb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_Rb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAMb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_Rb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAMb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_Rcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAMcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_Rccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAMcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_Rceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAMcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_Rcgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAMchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_Rciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAMcjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_Rckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAMclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_Rcmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAMcnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_Rcow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAMcpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_Rcqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAMcrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_Rcsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAMctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_Rcux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAMcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_Rcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAMcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_Rcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAMczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAMcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAMcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAMcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAMcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAMcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAMcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAMcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAMcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAMcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAMcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAMcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAMcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAMcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_Rc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAMc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_Rc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAMc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_Rc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAMc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_Rc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAMc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_Rc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAMc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAMdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAMddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAdfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAdjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAdnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAdpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAdrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAdtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAdvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAdxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAdzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAdBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAdDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAdFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAdHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAdJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAdLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAdNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAdPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAdRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAdTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAdVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAdXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAdZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAd1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAd3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAd5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAd7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAd9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAelP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAenQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAepQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAerQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAetR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAevR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAexR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAeBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAeDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_eES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAeFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAeHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_eIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAeJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAeLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAeNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAeRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAeTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAeVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAeXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_eYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAeZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAe1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_e2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAe3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_e4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAe5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_e6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAe7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_e8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAe9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_faY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAfbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_fcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAfdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_feY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_fgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAfhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_fiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAfjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_fkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAflZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_fmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAfn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_fo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAfp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_fq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAfr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_fs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_fu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAfv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_fw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAfx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_fy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAfz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_fA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAfB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_fC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAfD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_fE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAfF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_fG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAfH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_fI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAfJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_fK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAfL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_fM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAfN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_fO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAfP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_fQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAfR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_fS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAfT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_fU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAfV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_fW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAfX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_fY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAfZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_f06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAf16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_f26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAf36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_f47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAf57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_f67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAf77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_f87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAf97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_ga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAgb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_gc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAgd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_ge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAgf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_gg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAgh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_gi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAgj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_gk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAgl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_gm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAgnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_gob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAgpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_gqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAgrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_gsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAgtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_gub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAgvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_gwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAgxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_gyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAgzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_gAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAgBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_gCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAgDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_gEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAgFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_gGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAgHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_gIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAgJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_gKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAgLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_gMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAgNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_gOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAgPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_gQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAgRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_gSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAgTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_gUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAgVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_gWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAgXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_gYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAgZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_g0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAg1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_g2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAg3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_g4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAg5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_g6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAg7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_g8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAg9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_hab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAhbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_hcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAhdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_heb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAhfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_hgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAhhb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_hib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAhjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_hkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAhlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_hmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAhnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_hob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAhpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_hqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAhrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_hsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAhtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_hub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAhvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_hwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAhxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_hyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAhzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_hAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAhBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_hCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAhDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_hEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAhFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_hGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAhHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_hIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAhJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_hKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAhLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_hMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAhNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_hOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAhPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_hQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAhRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_hSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAhTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_hUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAhVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_hWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAhXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_hYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAhZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_h0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAh1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_h2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAh3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_h4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAh5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_h6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAh7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_h8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAh9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_iab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAibb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_icb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAidb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_ieb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAifb' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'IN_COUNT' and 'return' to AXI-Lite port CTRL_REG.
INFO: [RTGEN 206-100] Bundling port 'in_spikes' and 'bin_ptr' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam' is 13337 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34 seconds. CPU system time: 2 seconds. Elapsed time: 37.543 seconds; current allocated memory: 937.527 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 21.191 seconds; current allocated memory: 967.695 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.787 seconds; current allocated memory: 992.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 182 seconds. CPU system time: 5 seconds. Elapsed time: 246.761 seconds; current allocated memory: 889.262 MB.
INFO: [HLS 200-112] Total CPU user time: 184 seconds. Total CPU system time: 6 seconds. Total elapsed time: 258.834 seconds; peak allocated memory: 993.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.351 seconds; peak allocated memory: 107.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 105.355 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (spiking_binam_hls.cpp:12:51)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.085 seconds; current allocated memory: 106.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:25:26)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:58:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:48:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:48:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:37:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:26:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:25:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:25:31)
INFO: [HLS 214-291] Loop 'integrate_post' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:27:25)
INFO: [HLS 214-186] Unrolling loop 'integrate_post' (spiking_binam_hls.cpp:27:25) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'fire_buf': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:40:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_spikes' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 16 has been inferred on bundle 'CTRL_MEM'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 32.398 seconds; current allocated memory: 108.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 108.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.902 seconds; current allocated memory: 162.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.157 seconds; current allocated memory: 170.094 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.978 seconds; current allocated memory: 252.516 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'emit_bins' (spiking_binam_hls.cpp:35:25) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:30:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:49:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:50:30)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:53:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.308 seconds; current allocated memory: 581.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1513) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'integrate_loop'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_integrate_loop' (loop 'integrate_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_addr_write_ln30', spiking_binam_hls.cpp:30) of variable 'add_ln30_10', spiking_binam_hls.cpp:30 on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10' and 'load' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_load', spiking_binam_hls.cpp:30) on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'integrate_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20 seconds. CPU system time: 0 seconds. Elapsed time: 20.791 seconds; current allocated memory: 581.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.868 seconds; current allocated memory: 581.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_collect_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'collect_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'collect_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.951 seconds; current allocated memory: 581.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.529 seconds; current allocated memory: 581.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'emit_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'emit_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.894 seconds; current allocated memory: 581.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 581.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 581.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 581.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_integrate_loop' pipeline 'integrate_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_integrate_loop' is 8192 from HDL expression: ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_18ns_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_integrate_loop'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_255_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_254_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_253_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_252_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_251_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_250_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_249_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_248_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_247_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_246_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_245_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_244_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_243_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_242_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_241_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_240_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_239_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_238_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_237_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_236_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_235_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_234_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_233_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_232_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_231_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_229_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_228_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_227_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_226_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_225_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_224_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_223_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_222_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_221_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_220_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_219_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_218_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_217_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_216_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_215_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_214_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_213_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_212_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_211_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_210_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_209_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_208_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_207_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_206_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_205_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_204_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_203_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_202_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_201_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_200_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_199_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_198_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_197_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_196_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_195_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_194_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_193_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_191_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_190_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_189_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_188_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_187_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_186_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_185_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_184_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_183_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_182_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_181_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_180_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_179_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_178_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_177_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_176_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_175_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_174_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_173_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_172_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_171_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_170_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_169_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_168_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_167_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_166_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_165_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_164_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_163_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_162_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_161_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_160_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_159_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_158_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_157_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_156_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_155_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_154_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_153_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_152_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_151_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_150_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_149_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_148_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_147_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_146_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_145_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_144_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_143_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_142_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_141_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_140_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_139_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_138_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_137_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_136_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_135_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_134_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_133_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_132_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_131_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_130_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_129_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_127_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_126_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_125_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_124_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_123_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_122_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_121_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_120_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_119_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_118_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_117_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_116_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_115_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_114_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_113_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_112_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_111_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_110_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_109_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_108_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_107_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_106_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_105_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_104_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_103_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_102_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_101_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_100_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_99_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_98_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_97_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_96_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_95_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_94_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_93_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_92_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_91_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_90_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_89_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_79_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_78_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_77_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_76_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_75_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_74_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_73_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_71_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_70_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_69_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_67_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_66_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_64_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 11.532 seconds; current allocated memory: 581.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_collect_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_collect_loop' pipeline 'collect_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_collect_loop' is 10240 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_2568_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_collect_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 8.935 seconds; current allocated memory: 608.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_emit_loop' pipeline 'emit_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2558_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_emit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.528 seconds; current allocated memory: 682.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/INMEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/CTRL_MEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/bin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/IN_COUNT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTOeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTOhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTOibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTOjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAMlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_Rmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAMncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_Rocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAMpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAMrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_Rsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAMtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_Rudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_Ryd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAMDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_REe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAMFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAMHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAMJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAMLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAMNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_ROgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAMPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAMRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAMThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAMVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAMXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAMZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_R0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_R2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_R4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_R6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_R8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_Rbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAMbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_Rbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAMbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_Rbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAMbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_Rbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAMbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_Rbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAMbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_Rbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAMbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_Rbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAMbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_Rbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAMbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_Rbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAMbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_Rbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAMbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_Rbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAMbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_Rbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAMbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_Rbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAMbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAMbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAMbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAMbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAMbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAMbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAMbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAMbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAMbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAMbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAMbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAMbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAMbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAMbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_Rb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAMb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_Rb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAMb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_Rb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAMb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_Rb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAMb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_Rb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAMb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_Rcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAMcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_Rccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAMcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_Rceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAMcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_Rcgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAMchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_Rciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAMcjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_Rckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAMclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_Rcmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAMcnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_Rcow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAMcpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_Rcqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAMcrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_Rcsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAMctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_Rcux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAMcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_Rcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAMcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_Rcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAMczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAMcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAMcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAMcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAMcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAMcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAMcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAMcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAMcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAMcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAMcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAMcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAMcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAMcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_Rc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAMc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_Rc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAMc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_Rc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAMc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_Rc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAMc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_Rc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAMc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAMdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAMddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAdfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAdjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAdnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAdpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAdrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAdtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAdvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAdxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAdzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAdBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAdDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAdFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAdHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAdJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAdLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAdNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAdPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAdRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAdTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAdVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAdXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAdZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAd1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAd3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAd5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAd7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAd9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAelP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAenQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAepQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAerQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAetR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAevR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAexR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAeBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAeDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_eES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAeFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAeHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_eIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAeJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAeLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAeNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAeRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAeTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_eUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAeVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_eWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAeXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_eYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAeZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_e0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAe1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_e2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAe3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_e4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAe5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_e6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAe7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_e8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAe9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_faY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAfbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_fcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAfdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_feY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_fgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAfhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_fiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAfjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_fkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAflZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_fmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAfn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_fo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAfp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_fq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAfr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_fs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_fu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAfv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_fw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAfx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_fy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAfz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_fA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAfB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_fC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAfD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_fE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAfF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_fG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAfH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_fI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAfJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_fK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAfL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_fM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAfN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_fO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAfP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_fQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAfR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_fS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAfT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_fU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAfV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_fW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAfX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_fY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAfZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_f06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAf16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_f26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAf36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_f47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAf57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_f67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAf77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_f87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAf97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_ga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAgb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_gc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAgd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_ge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAgf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_gg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAgh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_gi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAgj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_gk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAgl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_gm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAgnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_gob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAgpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_gqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAgrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_gsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAgtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_gub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAgvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_gwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAgxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_gyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAgzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_gAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAgBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_gCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAgDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_gEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAgFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_gGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAgHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_gIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAgJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_gKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAgLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_gMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAgNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_gOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAgPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_gQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAgRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_gSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAgTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_gUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAgVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_gWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAgXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_gYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAgZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_g0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAg1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_g2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAg3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_g4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAg5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_g6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAg7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_g8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAg9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_hab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAhbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_hcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAhdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_heb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAhfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_hgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAhhb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_hib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAhjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_hkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAhlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_hmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAhnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_hob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAhpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_hqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAhrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_hsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAhtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_hub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAhvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_hwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAhxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_hyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAhzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_hAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAhBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_hCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAhDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_hEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAhFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_hGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAhHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_hIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAhJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_hKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAhLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_hMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAhNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_hOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAhPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_hQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAhRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_hSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAhTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_hUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAhVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_hWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAhXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_hYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAhZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_h0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAh1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_h2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAh3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_h4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAh5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_h6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAh7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_h8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAh9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_iab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAibb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_icb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAidb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_ieb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAifb' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'IN_COUNT' to AXI-Lite port CTRL_REG.
INFO: [RTGEN 206-100] Bundling port 'in_spikes' and 'bin_ptr' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam' is 14080 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'mul_17s_5ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 16.059 seconds; current allocated memory: 730.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 10.219 seconds; current allocated memory: 769.773 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.544 seconds; current allocated memory: 792.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 112 seconds. CPU system time: 4 seconds. Elapsed time: 172.527 seconds; current allocated memory: 687.977 MB.
INFO: [HLS 200-112] Total CPU user time: 114 seconds. Total CPU system time: 5 seconds. Total elapsed time: 184.329 seconds; peak allocated memory: 793.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.334 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.89 seconds; peak allocated memory: 110.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.524 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.496 seconds; peak allocated memory: 105.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 104.824 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.982 seconds; current allocated memory: 106.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:26:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:32:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:27:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:27:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:30:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (spiking_binam_hls.cpp:30:26) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
ERROR: [HLS 214-200] Bundle name conflict happens between interface pragma, possible reason: (1) same with maxi offset=off bundle name; (2) same bundle name between maxi and s_axilite interfaces; (3) same with port name directly; in Function 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:8:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.262 seconds; current allocated memory: 2.758 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.805 seconds; peak allocated memory: 107.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.178 seconds; current allocated memory: 110.684 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.692 seconds; current allocated memory: 111.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:26:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:41:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:41:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:32:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:27:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:27:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:30:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (spiking_binam_hls.cpp:30:26) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
ERROR: [HLS 214-200] Bundle name conflict happens between interface pragma, possible reason: (1) same with maxi offset=off bundle name; (2) same bundle name between maxi and s_axilite interfaces; (3) same with port name directly; in Function 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:8:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 22.325 seconds; current allocated memory: 1.855 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 36.635 seconds; peak allocated memory: 112.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.466 seconds; current allocated memory: 0.352 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.001 seconds; peak allocated memory: 104.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.332 seconds; current allocated memory: 0.453 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.052 seconds; peak allocated memory: 110.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.677 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.461 seconds; peak allocated memory: 106.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.068 seconds; current allocated memory: 118.055 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (spiking_binam_hls.cpp:13:51)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.319 seconds; current allocated memory: 119.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:38:26)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:71:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:38:31)
INFO: [HLS 214-291] Loop 'integrate_post' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:41:25)
INFO: [HLS 214-186] Unrolling loop 'integrate_post' (spiking_binam_hls.cpp:41:25) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'fire_buf': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:53:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_spikes' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:36:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 16 has been inferred on bundle 'CTRL_MEM'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 43.656 seconds; current allocated memory: 120.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 121.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.777 seconds; current allocated memory: 180.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.494 seconds; current allocated memory: 186.977 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.455 seconds; current allocated memory: 279.488 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'zero_init' (spiking_binam_hls.cpp:26:22) in function 'spiking_binam'.
WARNING: [HLS 200-960] Cannot flatten loop 'emit_bins' (spiking_binam_hls.cpp:50:25) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:30:24)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:44:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:63:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:64:30)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:66:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 24.036 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zero_init_VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'zero_init_VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 17.848 seconds; current allocated memory: 603.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1513) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'integrate_loop'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_integrate_loop' (loop 'integrate_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_addr_write_ln44', spiking_binam_hls.cpp:44) of variable 'add_ln44_10', spiking_binam_hls.cpp:44 on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10' and 'load' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_load', spiking_binam_hls.cpp:44) on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'integrate_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.255 seconds; current allocated memory: 603.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.176 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_collect_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'collect_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'collect_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.186 seconds; current allocated memory: 603.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.511 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'emit_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'emit_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.602 seconds; current allocated memory: 603.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 603.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' pipeline 'zero_init_VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' is 20224 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.216 seconds; current allocated memory: 603.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_integrate_loop' pipeline 'integrate_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_integrate_loop' is 8192 from HDL expression: ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_18ns_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_integrate_loop'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_255_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_254_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_253_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_252_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_251_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_250_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_249_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_248_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_247_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_246_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_245_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_244_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_243_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_242_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_241_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_240_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_239_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_238_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_237_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_236_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_235_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_234_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_233_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_232_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_231_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_230_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_229_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_228_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_227_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_226_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_225_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_224_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_223_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_222_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_221_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_220_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_219_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_218_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_217_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_216_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_215_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_214_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_213_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_212_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_211_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_210_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_209_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_208_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_207_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_206_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_205_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_204_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_203_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_202_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_201_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_200_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_199_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_198_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_197_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_196_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_195_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_194_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_193_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_192_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_191_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_190_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_189_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_188_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_187_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_186_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_185_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_184_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_183_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_182_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_181_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_180_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_179_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_178_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_177_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_176_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_175_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_174_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_173_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_172_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_171_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_170_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_169_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_168_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_167_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_166_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_165_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_164_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_163_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_162_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_161_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_160_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_159_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_158_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_157_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_156_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_155_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_154_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_153_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_152_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_151_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_150_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_149_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_148_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_147_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_146_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_145_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_144_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_143_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_142_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_141_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_140_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_139_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_138_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_137_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_136_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_135_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_134_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_133_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_132_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_131_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_130_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_129_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_128_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_127_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_126_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_125_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_124_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_123_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_122_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_121_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_120_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_119_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_118_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_117_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_116_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_115_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_114_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_113_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_112_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_111_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_110_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_109_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_108_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_107_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_106_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_105_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_104_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_103_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_102_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_101_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_100_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_99_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_98_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_97_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_96_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_95_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_94_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_93_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_92_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_91_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_90_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_89_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_88_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_87_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_86_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_85_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_84_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_83_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_82_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_81_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_80_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_79_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_78_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_77_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_76_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_75_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_74_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_73_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_72_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_71_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_70_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_69_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_68_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_67_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_66_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_65_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_64_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_63_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_62_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_61_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_60_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_59_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_58_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_57_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_56_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_55_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_54_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_53_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_52_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_51_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_50_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_49_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_48_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_47_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_46_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_45_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_44_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_43_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_42_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_41_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_40_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_39_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_38_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_37_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_36_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_35_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_34_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_33_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_32_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_31_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_30_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_29_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_28_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_27_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_26_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_25_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_24_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_23_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_22_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_21_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_20_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_19_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_18_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_17_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_16_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_15_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_14_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_13_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_12_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_11_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_10_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_9_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_8_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_7_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_6_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_5_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_4_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_3_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_2_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_0_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 12.069 seconds; current allocated memory: 634.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_collect_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_collect_loop' pipeline 'collect_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_collect_loop' is 10240 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_2568_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_collect_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 11.438 seconds; current allocated memory: 718.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_emit_loop' pipeline 'emit_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2558_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_emit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.799 seconds; current allocated memory: 793.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/INPUT_MEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/CTRL_MEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/bin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/IN_COUNT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTOeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTOhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTOibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTOjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAMkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAMmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_Rncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAMocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_RpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAMqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAMsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_Rtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAMudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_Rvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_Rzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAMEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_RFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAMGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAMIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAMKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAMMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAMOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_RPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAMQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAMShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAMUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAMWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAMYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_R1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_R3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_R5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_R7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_R9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAMbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_Rbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAMbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_Rbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAMbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_Rbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAMbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_Rbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAMbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_Rbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAMbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_Rbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAMbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_Rbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAMbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_Rbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAMbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_Rbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAMbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_Rbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAMbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_Rbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAMbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_Rbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAMbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_Rbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAMbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAMbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAMbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAMbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAMbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAMbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAMbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAMbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAMbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAMbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAMbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAMbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAMbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAMb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_Rb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAMb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_Rb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAMb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_Rb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAMb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_Rb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAMb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_Rb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAMcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_Rcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAMccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_Rcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAMceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_Rcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAMcgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_Rchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAMciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_Rcjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAMckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_Rclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAMcmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_Rcnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAMcow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_Rcpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAMcqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_Rcrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAMcsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_Rctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAMcux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_Rcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAMcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_Rcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAMcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_Rczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAMcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAMcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAMcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAMcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAMcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAMcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAMcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAMcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAMcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAMcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAMcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAMcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAMcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAMc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_Rc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAMc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_Rc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAMc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_Rc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAMc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_Rc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAMc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_Rc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAMdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAMdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAdeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAdiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAdkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAdoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAdsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAdwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAdyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAdAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAdCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAdEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAdGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAdIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAdKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAdMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAdOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAdQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAdSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAdUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAdWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAdYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAd0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAd2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAd4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAd6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAd8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAeiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAemP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAeoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAeqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAesQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAeuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAeyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAeAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAeCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAeES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAeGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAeIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAeKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAeMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAeOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAeQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_eRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAeSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAeUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAeWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_eXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAeYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAe0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_e1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAe2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_e3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAe4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_e5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAe6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_e7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAe8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_e9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAfaY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_fbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAfcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_fdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAfeY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_ffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAfgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_fhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAfiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_fjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAfkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_flZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAfmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_fn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAfo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_fp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAfq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_fr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAfs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_ft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAfu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_fv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAfw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_fx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAfy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_fz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAfA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_fB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAfC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_fD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAfE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_fF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAfG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_fH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAfI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_fJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAfK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_fL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAfM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_fN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAfO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_fP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAfQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_fR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAfS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_fT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAfU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_fV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAfW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_fX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAfY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_fZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAf06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_f16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAf26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_f36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAf47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_f57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAf67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_f77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAf87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_f97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_gb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAgc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_gd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_gf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAgg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_gh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAgi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_gj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAgk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_gl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAgm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_gnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAgob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_gpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAgqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_grb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAgsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_gtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAgub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_gvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAgwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_gxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAgyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_gzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAgAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_gBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAgCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_gDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAgEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_gFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAgGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_gHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAgIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_gJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAgKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_gLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAgMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_gNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAgOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_gPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAgQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_gRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAgSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_gTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAgUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_gVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAgWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_gXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAgYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_gZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAg0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_g1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAg2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_g3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAg4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_g5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAg6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_g7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAg8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_g9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAhab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_hbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAhcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_hdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAheb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_hfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAhgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_hhb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAhib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_hjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAhkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_hlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAhmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_hnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAhob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_hpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAhqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_hrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAhsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_htb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAhub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_hvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAhwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_hxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAhyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_hzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAhAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_hBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAhCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_hDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAhEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_hFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAhGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_hHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAhIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_hJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAhKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_hLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAhMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_hNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAhOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_hPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAhQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_hRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAhSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_hTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAhUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_hVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAhWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_hXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAhYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_hZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAh0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_h1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAh2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_h3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAh4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_h5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAh6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_h7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAh8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_h9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAiab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_ibb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAicb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_idb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAieb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_ifb' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'IN_COUNT' and 'return' to AXI-Lite port CTRL_REG.
INFO: [RTGEN 206-100] Bundling port 'in_spikes' and 'bin_ptr' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam' is 22016 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'mul_17s_5ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28 seconds. CPU system time: 1 seconds. Elapsed time: 29.257 seconds; current allocated memory: 852.527 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 15.874 seconds; current allocated memory: 897.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.172 seconds; current allocated memory: 922.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 161 seconds. CPU system time: 7 seconds. Elapsed time: 238.841 seconds; current allocated memory: 804.793 MB.
INFO: [HLS 200-112] Total CPU user time: 163 seconds. Total CPU system time: 8 seconds. Total elapsed time: 255.77 seconds; peak allocated memory: 922.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.63 seconds; current allocated memory: 0.250 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.357 seconds; peak allocated memory: 110.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.182 seconds; current allocated memory: 0.488 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.716 seconds; peak allocated memory: 111.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 104.641 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'bundle' (spiking_binam_hls.cpp:13:51)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.263 seconds; current allocated memory: 105.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi34ELb1EEC2EDq34_i' into 'ap_int_base<34, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:2050)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_int_base<17, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:558)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:38:26)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:72:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:63:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:63:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::minus operator-<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::operator long long() const' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'spiking_binam(Spike const*, ap_uint<16> const*, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:38:31)
INFO: [HLS 214-291] Loop 'integrate_post' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:41:25)
INFO: [HLS 214-186] Unrolling loop 'integrate_post' (spiking_binam_hls.cpp:41:25) in function 'spiking_binam' completely with a factor of 256 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v': Complete partitioning on dimension 2. (spiking_binam_hls.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'fire_buf': Complete partitioning on dimension 1. (spiking_binam_hls.cpp:54:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_spikes' with compact=bit mode in 24-bits (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:36:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Complete partitioning on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 16 has been inferred on bundle 'CTRL_MEM'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 45.322 seconds; current allocated memory: 107.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.684 seconds; current allocated memory: 167.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 173.320 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 14.127 seconds; current allocated memory: 266.504 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'zero_init' (spiking_binam_hls.cpp:26:22) in function 'spiking_binam'.
WARNING: [HLS 200-960] Cannot flatten loop 'emit_bins' (spiking_binam_hls.cpp:50:25) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:29:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:44:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:64:28)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:65:30)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(Spike const*, ap_uint<16> const*, int, stream<Spike, 0>&)ref' (spiking_binam_hls.cpp:67:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 21.609 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zero_init_VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'zero_init_VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 23.262 seconds; current allocated memory: 588.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1513) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'integrate_loop'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_integrate_loop' (loop 'integrate_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_addr_write_ln44', spiking_binam_hls.cpp:44) of variable 'add_ln44_10', spiking_binam_hls.cpp:44 on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10' and 'load' operation ('p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_load', spiking_binam_hls.cpp:44) on array 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'integrate_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 8.871 seconds; current allocated memory: 588.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.631 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_collect_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'collect_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'collect_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 12.979 seconds; current allocated memory: 588.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.277 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'emit_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'emit_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.446 seconds; current allocated memory: 588.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 588.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' pipeline 'zero_init_VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1' is 20224 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_zero_init_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.126 seconds; current allocated memory: 588.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_integrate_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_integrate_loop' pipeline 'integrate_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_integrate_loop' is 8192 from HDL expression: ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_18ns_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_integrate_loop'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_255_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_254_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_253_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_252_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_251_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_250_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_249_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_248_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_247_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_246_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_245_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_244_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_243_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_242_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_241_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_240_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_239_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_238_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_237_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_236_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_235_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_234_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_233_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_232_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_231_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_230_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_229_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_228_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_227_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_226_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_225_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_224_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_223_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_222_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_221_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_220_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_219_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_218_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_217_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_216_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_215_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_214_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_213_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_212_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_211_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_210_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_209_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_208_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_207_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_206_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_205_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_204_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_203_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_202_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_201_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_200_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_199_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_198_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_197_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_196_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_195_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_194_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_193_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_192_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_191_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_190_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_189_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_188_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_187_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_186_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_185_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_184_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_183_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_182_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_181_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_180_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_179_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_178_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_177_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_176_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_175_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_174_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_173_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_172_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_171_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_170_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_169_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_168_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_167_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_166_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_165_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_164_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_163_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_162_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_161_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_160_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_159_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_158_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_157_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_156_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_155_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_154_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_153_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_152_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_151_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_150_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_149_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_148_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_147_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_146_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_145_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_144_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_143_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_142_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_141_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_140_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_139_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_138_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_137_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_136_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_135_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_134_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_133_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_132_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_131_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_130_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_129_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_128_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_127_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_126_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_125_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_124_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_123_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_122_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_121_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_120_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_119_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_118_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_117_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_116_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_115_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_114_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_113_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_112_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_111_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_110_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_109_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_108_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_107_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_106_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_105_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_104_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_103_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_102_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_101_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_100_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_99_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_98_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_97_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_96_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_95_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_94_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_93_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_92_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_91_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_90_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_89_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_88_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_87_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_86_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_85_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_84_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_83_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_82_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_81_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_80_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_79_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_78_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_77_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_76_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_75_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_74_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_73_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_72_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_71_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_70_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_69_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_68_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_67_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_66_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_65_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_64_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_63_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_62_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_61_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_60_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_59_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_58_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_57_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_56_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_55_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_54_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_53_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_52_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_51_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_50_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_49_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_48_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_47_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_46_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_45_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_44_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_43_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_42_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_41_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_40_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_39_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_38_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_37_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_36_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_35_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_34_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_33_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_32_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_31_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_30_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_29_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_28_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_27_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_26_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_25_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_24_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_23_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_22_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_21_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_20_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_19_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_18_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_17_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_16_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_15_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_14_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_13_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_12_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_11_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_10_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_9_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_8_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_7_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_6_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_5_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_4_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_3_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_2_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_integrate_loop_p_ZL14storage_matrix_0_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 11.796 seconds; current allocated memory: 620.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_collect_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_collect_loop' pipeline 'collect_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam_Pipeline_collect_loop' is 10240 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_2568_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_collect_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.318 seconds; current allocated memory: 704.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_emit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_emit_loop' pipeline 'emit_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2558_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_emit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.177 seconds; current allocated memory: 778.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/INPUT_MEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/CTRL_MEM' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/bin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/IN_COUNT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_10_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_11_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_12_RAM_AUTOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_13_RAM_AUTOeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_14_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_15_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_16_RAM_AUTOhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_17_RAM_AUTOibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTO_1R1W' to 'spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_18_RAM_AUTOjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_10_RAMkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_10_RlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_11_RAMmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_11_Rncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_12_RAMocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_12_RpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_13_RAMqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_13_RrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_14_RAMsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_14_Rtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_15_RAMudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_15_Rvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_16_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_16_RxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_17_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_17_Rzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_18_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_18_RBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_19_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_19_RDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_20_RAMEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_20_RFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_21_RAMGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_21_RHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_22_RAMIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_22_RJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_23_RAMKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_23_RLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_24_RAMMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_24_RNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_25_RAMOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_25_RPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_26_RAMQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_26_RRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_27_RAMShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_27_RThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_28_RAMUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_28_RVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_29_RAMWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_29_RXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_30_RAMYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_30_RZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_31_RAM0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_31_R1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_32_RAM2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_32_R3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_33_RAM4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_33_R5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_34_RAM6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_34_R7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_35_RAM8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_35_R9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_36_RAMbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_36_Rbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_37_RAMbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_37_Rbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_38_RAMbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_38_Rbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_39_RAMbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_39_Rbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_40_RAMbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_40_Rbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_41_RAMbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_41_Rbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_42_RAMbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_42_Rbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_43_RAMbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_43_Rbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_44_RAMbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_44_Rbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_45_RAMbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_45_Rbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_46_RAMbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_46_Rbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_47_RAMbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_47_Rbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_48_RAMbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_48_Rbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_49_RAMbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_49_RbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_50_RAMbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_50_RbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_51_RAMbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_51_RbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_52_RAMbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_52_RbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_53_RAMbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_53_RbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_54_RAMbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_54_RbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_55_RAMbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_55_RbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_56_RAMbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_56_RbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_57_RAMbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_57_RbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_58_RAMbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_58_RbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_59_RAMbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_59_RbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_60_RAMbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_60_RbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_61_RAMbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_61_RbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_62_RAMb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_62_Rb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_63_RAMb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_63_Rb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_64_RAMb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_64_Rb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_65_RAMb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_65_Rb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_66_RAMb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_66_Rb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_67_RAMcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_67_Rcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_68_RAMccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_68_Rcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_69_RAMceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_69_Rcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_70_RAMcgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_70_Rchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_71_RAMciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_71_Rcjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_72_RAMckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_72_Rclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_73_RAMcmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_73_Rcnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_74_RAMcow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_74_Rcpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_75_RAMcqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_75_Rcrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_76_RAMcsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_76_Rctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_77_RAMcux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_77_Rcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_78_RAMcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_78_Rcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_79_RAMcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_79_Rczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_80_RAMcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_80_RcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_81_RAMcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_81_RcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_82_RAMcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_82_RcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_83_RAMcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_83_RcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_84_RAMcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_84_RcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_85_RAMcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_85_RcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_86_RAMcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_86_RcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_87_RAMcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_87_RcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_88_RAMcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_88_RcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_89_RAMcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_89_RcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_90_RAMcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_90_RcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_91_RAMcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_91_RcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_92_RAMcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_92_RcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_93_RAMc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_93_Rc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_94_RAMc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_94_Rc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_95_RAMc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_95_Rc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_96_RAMc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_96_Rc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_97_RAMc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_97_Rc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_98_RAMdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_98_RdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_99_RAMdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_99_RddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_100_RAdeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_100_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_101_RAdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_101_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_102_RAdiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_102_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_103_RAdkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_103_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_104_RAdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_104_dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_105_RAdoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_105_dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_106_RAdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_106_drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_107_RAdsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_107_dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_108_RAduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_108_dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_109_RAdwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_109_dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_110_RAdyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_110_dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_111_RAdAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_111_dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_112_RAdCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_112_dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_113_RAdEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_113_dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_114_RAdGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_114_dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_115_RAdIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_115_dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_116_RAdKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_116_dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_117_RAdMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_117_dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_118_RAdOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_118_dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_119_RAdQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_119_dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_120_RAdSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_120_dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_121_RAdUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_121_dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_122_RAdWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_122_dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_123_RAdYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_123_dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_124_RAd0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_124_d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_125_RAd2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_125_d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_126_RAd4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_126_d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_127_RAd6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_127_d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_128_RAd8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_128_d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_129_RAeaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_129_ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_130_RAecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_130_edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_131_RAeeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_131_efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_132_RAegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_132_ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_133_RAeiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_133_ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_134_RAekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_134_elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_135_RAemP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_135_enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_136_RAeoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_136_epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_137_RAeqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_137_erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_138_RAesQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_138_etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_139_RAeuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_139_evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_140_RAewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_140_exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_141_RAeyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_141_ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_142_RAeAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_142_eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_143_RAeCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_143_eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_144_RAeES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_144_eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_145_RAeGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_145_eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_146_RAeIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_146_eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_147_RAeKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_147_eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_148_RAeMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_148_eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_149_RAeOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_149_ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_150_RAeQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_150_eRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_151_RAeSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_151_eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_152_RAeUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_152_eVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_153_RAeWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_153_eXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_154_RAeYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_154_eZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_155_RAe0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_155_e1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_156_RAe2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_156_e3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_157_RAe4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_157_e5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_158_RAe6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_158_e7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_159_RAe8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_159_e9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_160_RAfaY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_160_fbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_161_RAfcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_161_fdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_162_RAfeY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_162_ffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_163_RAfgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_163_fhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_164_RAfiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_164_fjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_165_RAfkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_165_flZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_166_RAfmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_166_fn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_167_RAfo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_167_fp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_168_RAfq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_168_fr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_169_RAfs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_169_ft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_170_RAfu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_170_fv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_171_RAfw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_171_fx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_172_RAfy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_172_fz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_173_RAfA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_173_fB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_174_RAfC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_174_fD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_175_RAfE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_175_fF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_176_RAfG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_176_fH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_177_RAfI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_177_fJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_178_RAfK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_178_fL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_179_RAfM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_179_fN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_180_RAfO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_180_fP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_181_RAfQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_181_fR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_182_RAfS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_182_fT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_183_RAfU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_183_fV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_184_RAfW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_184_fX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_185_RAfY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_185_fZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_186_RAf06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_186_f16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_187_RAf26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_187_f36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_188_RAf47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_188_f57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_189_RAf67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_189_f77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_190_RAf87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_190_f97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_191_RAga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_191_gb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_192_RAgc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_192_gd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_193_RAge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_193_gf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_194_RAgg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_194_gh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_195_RAgi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_195_gj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_196_RAgk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_196_gl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_197_RAgm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_197_gnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_198_RAgob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_198_gpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_199_RAgqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_199_grb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_200_RAgsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_200_gtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_201_RAgub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_201_gvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_202_RAgwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_202_gxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_203_RAgyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_203_gzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_204_RAgAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_204_gBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_205_RAgCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_205_gDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_206_RAgEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_206_gFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_207_RAgGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_207_gHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_208_RAgIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_208_gJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_209_RAgKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_209_gLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_210_RAgMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_210_gNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_211_RAgOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_211_gPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_212_RAgQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_212_gRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_213_RAgSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_213_gTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_214_RAgUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_214_gVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_215_RAgWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_215_gXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_216_RAgYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_216_gZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_217_RAg0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_217_g1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_218_RAg2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_218_g3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_219_RAg4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_219_g5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_220_RAg6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_220_g7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_221_RAg8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_221_g9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_222_RAhab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_222_hbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_223_RAhcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_223_hdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_224_RAheb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_224_hfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_225_RAhgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_225_hhb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_226_RAhib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_226_hjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_227_RAhkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_227_hlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_228_RAhmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_228_hnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_229_RAhob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_229_hpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_230_RAhqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_230_hrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_231_RAhsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_231_htb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_232_RAhub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_232_hvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_233_RAhwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_233_hxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_234_RAhyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_234_hzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_235_RAhAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_235_hBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_236_RAhCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_236_hDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_237_RAhEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_237_hFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_238_RAhGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_238_hHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_239_RAhIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_239_hJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_240_RAhKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_240_hLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_241_RAhMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_241_hNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_242_RAhOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_242_hPb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_243_RAhQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_243_hRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_244_RAhSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_244_hTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_245_RAhUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_245_hVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_246_RAhWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_246_hXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_247_RAhYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_247_hZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_248_RAh0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_248_h1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_249_RAh2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_249_h3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_250_RAh4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_250_h5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_251_RAh6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_251_h7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_252_RAh8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_252_h9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_253_RAiab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_253_ibb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_254_RAicb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_254_idb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE1v_255_RAieb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_RAM_AUTO_1R1W' to 'p_ZZ13spiking_binamPK5SpikePK7ap_uintILi16EEiRN3hls6streamIS_Li0EEEE3ref_255_ifb' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'IN_COUNT' and 'return' to AXI-Lite port CTRL_REG.
INFO: [RTGEN 206-100] Bundling port 'in_spikes' and 'bin_ptr' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'spiking_binam' is 22016 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'mul_17s_5ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_Spike_const_ap_uint_16_const_int_stream_Spike_0_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 17.683 seconds; current allocated memory: 837.484 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 11.77 seconds; current allocated memory: 882.215 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.932 seconds; current allocated memory: 908.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 140 seconds. CPU system time: 6 seconds. Elapsed time: 222.317 seconds; current allocated memory: 804.176 MB.
INFO: [HLS 200-112] Total CPU user time: 141 seconds. Total CPU system time: 7 seconds. Total elapsed time: 234.174 seconds; peak allocated memory: 908.758 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.161 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.265 seconds; peak allocated memory: 110.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.005 seconds; peak allocated memory: 110.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.244 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.473 seconds; peak allocated memory: 110.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.932 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.548 seconds; peak allocated memory: 104.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.68 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.567 seconds; peak allocated memory: 111.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.99 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.924 seconds; peak allocated memory: 111.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 0.250 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.965 seconds; peak allocated memory: 110.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.931 seconds; current allocated memory: 0.371 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.621 seconds; peak allocated memory: 111.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 0.391 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.881 seconds; peak allocated memory: 111.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.046 seconds; peak allocated memory: 106.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.611 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.401 seconds; peak allocated memory: 110.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.403 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.753 seconds; peak allocated memory: 105.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 104.840 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.116 seconds; current allocated memory: 105.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_uint<7>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base(int)' into 'ap_uint<6>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& ap_int_base<7, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' into 'ap_uint<7>::ap_uint<38>(ap_int<38> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator>=<7, false>(ap_int_base<7, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:79:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:76:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator--(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:72:27)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:59:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:58:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:58:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator++(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:51:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:50:14)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:48:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:36:48)
INFO: [HLS 214-291] Loop 'BANK_LOOP' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:54:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:56:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_39_2' (spiking_binam_hls.cpp:39:26) in function 'spiking_binam' partially with a factor of 8 (spiking_binam_hls.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'BANK_LOOP' (spiking_binam_hls.cpp:54:17) in function 'spiking_binam' completely with a factor of 32 (spiking_binam_hls.cpp:12:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'BANK_LOOP' (spiking_binam_hls.cpp:54:17) in function 'spiking_binam' has been removed because the loop is unrolled completely (spiking_binam_hls.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_3' (spiking_binam_hls.cpp:56:19) in function 'spiking_binam' completely with a factor of 8 (spiking_binam_hls.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:20:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:49:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Cyclic partitioning with factor 4 on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.84 seconds; current allocated memory: 107.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 135.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 148.328 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (spiking_binam_hls.cpp:39) in function 'spiking_binam' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL14storage_matrix_3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL14storage_matrix_2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL14storage_matrix_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZL14storage_matrix_0' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.548 seconds; current allocated memory: 192.129 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_1' (spiking_binam_hls.cpp:25:8) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:41:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:81:25)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:82:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.166 seconds; current allocated memory: 254.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.25 seconds; current allocated memory: 279.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 281.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_SPIKE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SPIKE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln840') of variable 'add_ln840' on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' and 'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
WARNING: [HLS 200-885] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to schedule 'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load_3') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
WARNING: [HLS 200-885] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to schedule 'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load_5') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
WARNING: [HLS 200-885] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to schedule 'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load_7') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
WARNING: [HLS 200-885] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to schedule 'store' operation ('5_write_ln840') of variable 'add_ln840_40' on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
WARNING: [HLS 200-885] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to schedule 'store' operation ('21_write_ln840') of variable 'add_ln840_168' on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
WARNING: [HLS 200-885] The II Violation in module 'spiking_binam_Pipeline_SPIKE_LOOP' (loop 'SPIKE_LOOP'): Unable to schedule 'store' operation ('29_write_ln840') of variable 'add_ln840_232' on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'SPIKE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51 seconds. CPU system time: 0 seconds. Elapsed time: 51.112 seconds; current allocated memory: 310.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.748 seconds; current allocated memory: 326.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_70_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.218 seconds; current allocated memory: 326.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 326.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 326.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 326.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 326.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 326.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 326.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_SPIKE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_SPIKE_LOOP' pipeline 'SPIKE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_SPIKE_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_SPIKE_LOOP_p_ZL14storage_matrix_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 9.283 seconds; current allocated memory: 342.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_70_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_70_4' pipeline 'VITIS_LOOP_70_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_70_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.843 seconds; current allocated memory: 392.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_77_5' pipeline 'VITIS_LOOP_77_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_77_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.252 seconds; current allocated memory: 392.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 393.965 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.06 seconds; current allocated memory: 408.504 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.429 seconds; current allocated memory: 421.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 259.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 88 seconds. CPU system time: 3 seconds. Elapsed time: 126.139 seconds; current allocated memory: 317.574 MB.
INFO: [HLS 200-112] Total CPU user time: 89 seconds. Total CPU system time: 4 seconds. Total elapsed time: 137.8 seconds; peak allocated memory: 422.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.165 seconds; current allocated memory: 0.238 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.838 seconds; peak allocated memory: 111.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.237 seconds; current allocated memory: 0.328 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.752 seconds; peak allocated memory: 104.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.057 seconds; current allocated memory: 105.312 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.962 seconds; current allocated memory: 106.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_uint<7>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base(int)' into 'ap_uint<6>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& ap_int_base<7, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' into 'ap_uint<7>::ap_uint<38>(ap_int<38> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator>=<7, false>(ap_int_base<7, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:78:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:73:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator--(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:69:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:56:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:56:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator++(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:47:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:26)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:44:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:31:48)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_5' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:54:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34:26) in function 'spiking_binam' partially with a factor of 8 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_5' (spiking_binam_hls.cpp:54:19) in function 'spiking_binam' completely with a factor of 8 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:53:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Cyclic partitioning with factor 4 on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.731 seconds; current allocated memory: 107.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 124.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 137.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34) in function 'spiking_binam' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 171.965 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_3' in function 'spiking_binam' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_1' (spiking_binam_hls.cpp:22:8) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:36:7)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:80:22)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:81:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 208.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 213.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 214.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 215.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 216.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 216.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 216.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 217.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 217.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 218.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 218.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 220.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_52_4'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 225.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' pipeline 'VITIS_LOOP_67_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_67_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 225.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' pipeline 'VITIS_LOOP_76_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_76_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 227.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 232.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 238.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 243.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 345.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.068 seconds; current allocated memory: 138.973 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.59 seconds; peak allocated memory: 244.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 105.688 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.957 seconds; current allocated memory: 106.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_uint<7>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base(int)' into 'ap_uint<6>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& ap_int_base<7, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' into 'ap_uint<7>::ap_uint<38>(ap_int<38> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator>=<7, false>(ap_int_base<7, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:78:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:73:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator--(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:69:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:56:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:56:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator++(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:47:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:26)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:44:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:31:48)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_5' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:54:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34:26) in function 'spiking_binam' partially with a factor of 8 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_5' (spiking_binam_hls.cpp:54:19) in function 'spiking_binam' completely with a factor of 8 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:53:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Cyclic partitioning with factor 4 on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.714 seconds; current allocated memory: 108.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 108.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 124.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 137.727 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34) in function 'spiking_binam' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 171.988 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_3' in function 'spiking_binam' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_1' (spiking_binam_hls.cpp:22:8) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:36:7)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:80:22)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:81:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 208.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 213.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 214.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 215.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 216.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 216.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 217.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 217.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 217.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 218.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 218.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 220.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_52_4'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 225.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' pipeline 'VITIS_LOOP_67_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_67_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 226.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' pipeline 'VITIS_LOOP_76_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_76_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 227.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 232.527 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 238.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 244.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 345.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 15.871 seconds; current allocated memory: 138.945 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.303 seconds; peak allocated memory: 244.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.469 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.089 seconds; peak allocated memory: 106.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.196 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.828 seconds; peak allocated memory: 111.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.053 seconds; current allocated memory: 105.207 MB.
INFO: [HLS 200-10] Analyzing design file 'spiking_binam_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.003 seconds; current allocated memory: 106.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_uint<16>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_uint<7>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi6ELb0EEC2EDq6_j' into 'ap_int_base<6, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base(int)' into 'ap_uint<6>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>& ap_int_base<6, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<6, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& ap_int_base<7, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<3, false>::operator--(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:884:5)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_int_base<38, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<6, false>(ap_int_base<6, false> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<32, true>::mult operator*<6, false, 32, true>(ap_int_base<6, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi7ELb0EEC2EDq7_j' into 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<38, true>(ap_int_base<38, true> const&)' into 'ap_uint<7>::ap_uint<38>(ap_int<38> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator>=<7, false>(ap_int_base<7, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:78:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::RType<($_0)32, true>::mult operator*<6, false>(ap_int_base<6, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:73:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator--(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:69:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>& operator+=<7, false>(ap_int_base<7, false>&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:57:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<3, false>(ap_int_base<3, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:56:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:56:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator++(int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:47:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator>=<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:45:26)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:44:55)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'spiking_binam(hls::stream<Spike, 0>&, int, hls::stream<Spike, 0>&)' (spiking_binam_hls.cpp:31:48)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_5' is marked as complete unroll implied by the pipeline pragma (spiking_binam_hls.cpp:54:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34:26) in function 'spiking_binam' partially with a factor of 8 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_5' (spiking_binam_hls.cpp:54:19) in function 'spiking_binam' completely with a factor of 8 (spiking_binam_hls.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E1v': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13spiking_binamRN3hls6streamI5SpikeLi0EEEiS3_E9ref_timer': Cyclic partitioning with factor 8 on dimension 1. (spiking_binam_hls.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'storage_matrix' due to pipeline pragma (spiking_binam_hls.cpp:53:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL14storage_matrix': Cyclic partitioning with factor 4 on dimension 2. (./binam_data.h:530:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.92 seconds; current allocated memory: 107.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 124.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 137.117 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (spiking_binam_hls.cpp:34) in function 'spiking_binam' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 171.234 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_3' in function 'spiking_binam' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_1' (spiking_binam_hls.cpp:22:8) in function 'spiking_binam' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:36:7)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' 
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)v' (spiking_binam_hls.cpp:80:22)
INFO: [HLS 200-472] Inferring partial write operation for 'spiking_binam(stream<Spike, 0>&, int, stream<Spike, 0>&)ref_timer' (spiking_binam_hls.cpp:81:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 207.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spiking_binam' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 212.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 213.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 215.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 215.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 215.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 215.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 216.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 216.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 217.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 217.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 219.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_52_4'.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 224.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_67_6' pipeline 'VITIS_LOOP_67_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_67_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 225.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spiking_binam_Pipeline_VITIS_LOOP_76_7' pipeline 'VITIS_LOOP_76_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam_Pipeline_VITIS_LOOP_76_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 227.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spiking_binam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/in_spike_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spiking_binam/out_spikes' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'spiking_binam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_spike_count' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spiking_binam'.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 231.625 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 237.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 243.074 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for spiking_binam.
INFO: [VLOG 209-307] Generating Verilog RTL for spiking_binam.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 345.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.294 seconds; current allocated memory: 138.484 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.706 seconds; peak allocated memory: 243.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./SpikingBINAM/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name spiking_binam spiking_binam 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file SpikingBINAM/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 243.529 seconds; current allocated memory: 8.891 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 255 seconds; peak allocated memory: 114.414 MB.
