// Seed: 3731224385
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : -1] id_8 = id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd3,
    parameter id_18 = 32'd25
) (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    input tri id_10,
    output supply1 id_11
    , id_25,
    input supply1 id_12,
    output wor _id_13,
    input wand id_14,
    input supply1 id_15,
    input wire id_16,
    input supply0 id_17,
    output tri _id_18,
    output tri0 id_19,
    input wand id_20,
    output wire id_21,
    output wire id_22,
    input tri0 id_23
);
  logic [id_18 : id_13]
      id_26,
      id_27,
      id_28,
      id_29 (
          -1,
          id_1
      ),
      id_30,
      id_31,
      id_32;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_28,
      id_28
  );
endmodule
