// Seed: 309341197
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  assign id_3 = id_3 ? id_3 : id_1 + -1;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    input  tri1  id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_15 = 32'd16,
    parameter id_2  = 32'd2
) (
    input tri1 id_0,
    input wire id_1,
    input tri1 _id_2,
    input supply0 id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8,
    input tri1 id_9,
    output wire id_10,
    output tri1 id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input tri0 _id_15,
    output logic id_16,
    output supply0 id_17,
    input uwire id_18,
    input wire id_19
);
  tri1 id_21 = -1, id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
  always @(*) begin : LABEL_0
    id_16 <= -1;
  end
  wire [id_15 : id_2] id_23 = id_22;
endmodule
