=====
SETUP
-6.315
10.083
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.630
spi_master_inst/n496_s13
7.445
8.071
spi_master_inst/n496_s12
9.051
10.083
spi_master_inst/state_3_s0
10.083
=====
SETUP
-5.454
9.222
3.768
ethercat_sm_inst/spi_address_8_s0
1.442
1.900
spi_master_inst/n503_s10
3.356
4.388
spi_master_inst/n503_s9
5.193
6.015
spi_master_inst/n503_s8
6.020
7.119
spi_master_inst/mosi_sig_s1
9.222
=====
SETUP
-5.346
9.114
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.630
spi_master_inst/n496_s13
7.445
8.071
spi_master_inst/n497_s12
8.082
9.114
spi_master_inst/state_2_s0
9.114
=====
SETUP
-5.281
9.049
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.610
spi_master_inst/n494_s16
7.032
7.658
spi_master_inst/n489_s11
8.017
9.049
spi_master_inst/bit_cnt_2_s2
9.049
=====
SETUP
-5.138
8.906
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.610
spi_master_inst/n494_s16
7.032
7.657
spi_master_inst/n494_s12
8.084
8.906
spi_master_inst/state_5_s1
8.906
=====
SETUP
-4.942
8.710
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.610
spi_master_inst/n494_s16
7.032
7.657
spi_master_inst/n493_s11
8.084
8.710
spi_master_inst/bit_cnt_0_s2
8.710
=====
SETUP
-4.740
8.508
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.610
spi_master_inst/n494_s16
7.032
7.658
spi_master_inst/n491_s11
7.686
8.508
spi_master_inst/bit_cnt_1_s2
8.508
=====
SETUP
-4.740
8.508
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.610
spi_master_inst/n494_s16
7.032
7.658
spi_master_inst/n495_s12
7.686
8.508
spi_master_inst/state_4_s0
8.508
=====
SETUP
-4.230
7.998
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n487_s14
5.808
6.630
spi_master_inst/n487_s11
6.966
7.998
spi_master_inst/bit_cnt_3_s2
7.998
=====
SETUP
-3.910
7.678
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n498_s13
5.808
6.630
spi_master_inst/n498_s12
6.646
7.678
spi_master_inst/state_1_s0
7.678
=====
SETUP
-3.000
6.767
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.292
spi_master_inst/n485_s12
5.314
5.940
spi_master_inst/n485_s11
5.945
6.767
spi_master_inst/bit_cnt_4_s2
6.767
=====
SETUP
-2.961
6.729
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n498_s18
3.366
4.465
spi_master_inst/n498_s16
4.470
5.272
spi_master_inst/n499_s15
5.697
6.729
spi_master_inst/state_0_s0
6.729
=====
SETUP
-2.280
15.648
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_1_s0
15.648
=====
SETUP
-2.280
15.648
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_2_s0
15.648
=====
SETUP
-2.280
15.648
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_3_s0
15.648
=====
SETUP
-2.280
15.648
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_4_s0
15.648
=====
SETUP
-2.280
15.648
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_5_s0
15.648
=====
SETUP
-2.178
15.547
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_30_s0
15.547
=====
SETUP
-2.178
15.547
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_31_s0
15.547
=====
SETUP
-2.132
5.900
3.768
ethercat_sm_inst/spi_address_5_s0
1.442
1.900
spi_master_inst/n483_s15
3.366
4.465
spi_master_inst/n483_s13
4.801
5.900
spi_master_inst/bit_cnt_5_s2
5.900
=====
SETUP
-1.973
14.985
13.012
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n181_s1
13.953
14.985
ethercat_sm_inst/spi_launch_sig_s0
14.985
=====
SETUP
-1.864
15.233
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_6_s0
15.233
=====
SETUP
-1.864
15.233
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_7_s0
15.233
=====
SETUP
-1.864
15.233
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_8_s0
15.233
=====
SETUP
-1.864
15.233
13.369
spi_master_inst/spi_ready_sig_s3
12.198
12.656
ethercat_sm_inst/n502_s0
13.628
14.430
ethercat_sm_inst/counter_9_s0
15.233
=====
HOLD
-0.317
0.726
1.044
spi_master_inst/n83_s3
0.002
0.726
spi_master_inst/sclk_sig_s2
0.726
=====
HOLD
0.708
12.263
11.555
spi_master_inst/stop_counter_0_s0
11.555
11.889
spi_master_inst/n434_s2
11.891
12.263
spi_master_inst/stop_counter_0_s0
12.263
=====
HOLD
0.708
1.721
1.014
ethercat_sm_inst/counter_0_s1
1.014
1.347
ethercat_sm_inst/n39_s3
1.349
1.721
ethercat_sm_inst/counter_0_s1
1.721
=====
HOLD
0.708
1.721
1.014
spi_master_inst/counter_5_s0
1.014
1.347
spi_master_inst/n51_s2
1.349
1.721
spi_master_inst/counter_5_s0
1.721
=====
HOLD
0.709
12.264
11.555
spi_master_inst/bit_cnt_1_s2
11.555
11.889
spi_master_inst/n491_s11
11.892
12.264
spi_master_inst/bit_cnt_1_s2
12.264
=====
HOLD
0.709
12.264
11.555
spi_master_inst/state_4_s0
11.555
11.889
spi_master_inst/n495_s12
11.892
12.264
spi_master_inst/state_4_s0
12.264
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_1_s0
1.014
1.347
spi_master_inst/n55_s2
1.350
1.722
spi_master_inst/counter_1_s0
1.722
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_7_s0
1.014
1.347
spi_master_inst/n49_s2
1.350
1.722
spi_master_inst/counter_7_s0
1.722
=====
HOLD
0.710
12.265
11.555
spi_master_inst/bit_cnt_3_s2
11.555
11.889
spi_master_inst/n487_s11
11.893
12.265
spi_master_inst/bit_cnt_3_s2
12.265
=====
HOLD
0.710
12.265
11.555
spi_master_inst/bit_cnt_5_s2
11.555
11.889
spi_master_inst/n483_s13
11.893
12.265
spi_master_inst/bit_cnt_5_s2
12.265
=====
HOLD
0.710
1.724
1.014
spi_master_inst/counter_3_s0
1.014
1.347
spi_master_inst/n53_s2
1.352
1.724
spi_master_inst/counter_3_s0
1.724
=====
HOLD
0.711
12.266
11.555
spi_master_inst/state_3_s0
11.555
11.889
spi_master_inst/n496_s12
11.894
12.266
spi_master_inst/state_3_s0
12.266
=====
HOLD
0.712
12.268
11.555
spi_master_inst/state_2_s0
11.555
11.889
spi_master_inst/n497_s12
11.896
12.268
spi_master_inst/state_2_s0
12.268
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_2_s0
11.555
11.889
spi_master_inst/n432_s
11.891
12.285
spi_master_inst/stop_counter_2_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_6_s0
11.555
11.889
spi_master_inst/n428_s
11.891
12.285
spi_master_inst/stop_counter_6_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_8_s0
11.555
11.889
spi_master_inst/n426_s
11.891
12.285
spi_master_inst/stop_counter_8_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_12_s0
11.555
11.889
spi_master_inst/n422_s
11.891
12.285
spi_master_inst/stop_counter_12_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_14_s0
11.555
11.889
spi_master_inst/n420_s
11.891
12.285
spi_master_inst/stop_counter_14_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_18_s0
11.555
11.889
spi_master_inst/n416_s
11.891
12.285
spi_master_inst/stop_counter_18_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_20_s0
11.555
11.889
spi_master_inst/n414_s
11.891
12.285
spi_master_inst/stop_counter_20_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_24_s0
11.555
11.889
spi_master_inst/n410_s
11.891
12.285
spi_master_inst/stop_counter_24_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_26_s0
11.555
11.889
spi_master_inst/n408_s
11.891
12.285
spi_master_inst/stop_counter_26_s0
12.285
=====
HOLD
0.730
12.285
11.555
spi_master_inst/stop_counter_30_s0
11.555
11.889
spi_master_inst/n404_s
11.891
12.285
spi_master_inst/stop_counter_30_s0
12.285
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_2_s0
1.014
1.347
ethercat_sm_inst/n37_s
1.349
1.743
ethercat_sm_inst/counter_2_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_6_s0
1.014
1.347
ethercat_sm_inst/n33_s
1.349
1.743
ethercat_sm_inst/counter_6_s0
1.743
