time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
9,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
9,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
11,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"[None, None]","[None, None]"
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
11,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
12,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['1', None]","[None, None]"
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
13,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
14,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
14,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
15,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
16,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
16,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
17,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
18,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
18,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
19,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
19,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
20,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
20,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],['1'],"[None, '2']","[None, None]"
20,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",['1'],"[None, None]","[None, None]"
20,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],['1'],"['3', None]","[None, None]"
20,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['1'],"['3', '2']","[None, None]"
20,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', '2']","['1', None]"
22,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']","['1', None]"
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"[None, None]","['1', None]"
22,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]","['1', None]"
22,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']","['1', None]"
24,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']","['1', None]"
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"[None, None]","['1', None]"
24,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]","['1', None]"
24,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']","['1', None]"
26,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']","['1', None]"
26,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['3'],['2'],"[None, None]","['1', None]"
26,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['2'],"['3', None]","['1', None]"
26,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', None]","['1', '2']"
28,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],[],"[None, None]","['1', '2']"
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
29,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
29,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']",[],"['3', None]","[None, '2']"
29,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['3', '4']","[None, '2']"
30,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']","[None, '2']"
30,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '4']","[None, '2']"
31,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '4']",[],"['1', None]","[None, '2']"
31,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],[],"['1', '3']","[None, '2']"
32,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '1']",[],"[None, '3']","[None, '2']"
32,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],[],"['4', '3']","[None, '2']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '3']",[],"['4', None]","[None, '2']"
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['3'],[],"['4', '1']","[None, '2']"
34,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '1']","[None, '2']"
34,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '1']","[None, '2']"
35,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['4', '1']",[],"['3', None]","[None, '2']"
35,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['3', '4']","[None, '2']"
36,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']","[None, '2']"
36,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['1', '3']",['4'],"[None, None]","[None, '2']"
36,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],['4'],"['1', None]","[None, '2']"
36,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']","[None, '2']"
36,4 dispatched to IO0,dispatch_io,4,IO0,[],[],"['1', '3']","['4', '2']"
38,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['4', '2']"
38,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '3']",[],"[None, None]","['4', '2']"
38,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', None]","['4', '2']"
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['4', '2']"
39,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '3']","['4', '2']"
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],['1'],"[None, None]","['4', '2']"
40,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', None]","['4', '2']"
42,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],['1'],"[None, None]","['4', '2']"
42,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', None]","['4', '2']"
44,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],['1'],"[None, None]","['4', '2']"
44,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', None]","['4', '2']"
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],['1'],"[None, None]","['4', '2']"
46,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', None]","['4', '2']"
47,5 added to ready queue,enqueue,5,,['5'],['1'],"['3', None]","['4', '2']"
47,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['1'],"['3', '5']","['4', '2']"
48,3 finished all bursts,finished,3,CPU0,[],['1'],"[None, '5']","['4', '2']"
49,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['1'],"[None, None]","['4', '2']"
49,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['1'],"['5', None]","['4', '2']"
51,6 added to ready queue,enqueue,6,,['6'],['1'],"['5', None]","['4', '2']"
51,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']",['1'],"[None, None]","['4', '2']"
51,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],['1'],"['6', None]","['4', '2']"
51,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['1'],"['6', '5']","['4', '2']"
52,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],['1'],"['6', '5']","['4', None]"
52,1 dispatched to IO1,dispatch_io,1,IO1,['2'],[],"['6', '5']","['4', '1']"
53,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']",[],"[None, '5']","['4', '1']"
53,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '6', '5']",[],"[None, None]","['4', '1']"
53,1 finished I/O → ready queue,io_to_ready,1,IO1,"['2', '6', '5', '1']",[],"[None, None]","['4', None]"
53,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '5', '1']",[],"['2', None]","['4', None]"
53,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '1']",[],"['2', '6']","['4', None]"
55,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '1', '2']",[],"[None, '6']","['4', None]"
55,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '1', '2', '6']",[],"[None, None]","['4', None]"
55,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '2', '6']",[],"['5', None]","['4', None]"
55,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '6']",[],"['5', '1']","['4', None]"
56,1 finished all bursts,finished,1,CPU1,"['2', '6']",[],"['5', None]","['4', None]"
56,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],[],"['5', '2']","['4', None]"
57,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']",[],"[None, '2']","['4', None]"
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],[],"['6', '2']","['4', None]"
58,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '2']",[],"['6', None]","['4', None]"
58,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],[],"['6', '5']","['4', None]"
59,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']",[],"[None, '5']","['4', None]"
59,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '6', '4']",[],"[None, '5']","[None, None]"
59,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '4']",[],"['2', '5']","[None, None]"
60,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '4', '5']",[],"['2', None]","[None, None]"
60,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '5']",[],"['2', '6']","[None, None]"
61,7 added to ready queue,enqueue,7,,"['4', '5', '7']",[],"['2', '6']","[None, None]"
61,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '5', '7', '2']",[],"[None, '6']","[None, None]"
61,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '7', '2']",[],"['4', '6']","[None, None]"
62,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '7', '2', '6']",[],"['4', None]","[None, None]"
62,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '2', '6']",[],"['4', '5']","[None, None]"
63,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['7', '2', '6', '4']",[],"[None, '5']","[None, None]"
63,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['7', '2', '6', '4']",['5'],"[None, None]","[None, None]"
63,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '6', '4']",['5'],"['7', None]","[None, None]"
63,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '4']",['5'],"['7', '2']","[None, None]"
63,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '4']",[],"['7', '2']","['5', None]"
65,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['6', '4']",['7'],"[None, '2']","['5', None]"
65,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '4', '2']",['7'],"[None, None]","['5', None]"
65,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '2']",['7'],"['6', None]","['5', None]"
65,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],['7'],"['6', '4']","['5', None]"
65,7 dispatched to IO1,dispatch_io,7,IO1,['2'],[],"['6', '4']","['5', '7']"
67,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']",[],"[None, '4']","['5', '7']"
67,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '6', '4']",[],"[None, None]","['5', '7']"
67,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '4']",[],"['2', None]","['5', '7']"
67,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],[],"['2', '6']","['5', '7']"
68,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '2']",[],"[None, '6']","['5', '7']"
68,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],[],"['4', '6']","['5', '7']"
69,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['2', '6']",[],"['4', None]","['5', '7']"
69,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],[],"['4', '2']","['5', '7']"
70,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']",[],"[None, '2']","['5', '7']"
70,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['6', '4']",['2'],"[None, None]","['5', '7']"
70,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],['2'],"['6', None]","['5', '7']"
70,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['6', '4']","['5', '7']"
72,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],['2'],"[None, '4']","['5', '7']"
72,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '4']",['2'],"[None, None]","['5', '7']"
72,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],['2'],"['6', None]","['5', '7']"
72,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['6', '4']","['5', '7']"
74,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],['2'],"[None, '4']","['5', '7']"
74,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '4']",['2'],"[None, None]","['5', '7']"
74,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],['2'],"['6', None]","['5', '7']"
74,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['6', '4']","['5', '7']"
75,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,['4'],['2'],"['6', None]","['5', '7']"
75,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['6', '4']","['5', '7']"
76,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],['2'],"[None, '4']","['5', '7']"
76,5 finished I/O → ready queue,io_to_ready,5,IO0,"['6', '5']",['2'],"[None, '4']","[None, '7']"
76,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],['2'],"['6', '4']","[None, '7']"
76,2 dispatched to IO0,dispatch_io,2,IO0,['5'],[],"['6', '4']","['2', '7']"
77,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '4']",[],"['6', None]","['2', '7']"
77,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '4', '2']",[],"['6', None]","[None, '7']"
77,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '2']",[],"['6', '5']","[None, '7']"
78,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '2', '6']",[],"[None, '5']","[None, '7']"
78,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '6']",[],"['4', '5']","[None, '7']"
79,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '6', '5']",[],"['4', None]","[None, '7']"
79,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '5']",[],"['4', '2']","[None, '7']"
80,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '5', '4']",[],"[None, '2']","[None, '7']"
80,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '4']",[],"['6', '2']","[None, '7']"
81,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '4', '2']",[],"['6', None]","[None, '7']"
81,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '2']",[],"['6', '5']","[None, '7']"
82,8 added to ready queue,enqueue,8,,"['4', '2', '8']",[],"['6', '5']","[None, '7']"
82,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['4', '2', '8', '6']",[],"[None, '5']","[None, '7']"
82,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '8', '6']",[],"['4', '5']","[None, '7']"
83,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '6', '5']",[],"['4', None]","[None, '7']"
83,7 finished I/O → ready queue,io_to_ready,7,IO1,"['2', '8', '6', '5', '7']",[],"['4', None]","[None, None]"
83,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '6', '5', '7']",[],"['4', '2']","[None, None]"
84,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '6', '5', '7', '4']",[],"[None, '2']","[None, None]"
84,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '5', '7', '4']",[],"['8', '2']","[None, None]"
85,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '5', '7', '4', '2']",[],"['8', None]","[None, None]"
85,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '7', '4', '2']",[],"['8', '6']","[None, None]"
86,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '7', '4', '2', '8']",[],"[None, '6']","[None, None]"
86,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '4', '2', '8']",[],"['5', '6']","[None, None]"
87,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '4', '2', '8', '6']",[],"['5', None]","[None, None]"
87,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '2', '8', '6']",[],"['5', '7']","[None, None]"
88,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '2', '8', '6', '5']",[],"[None, '7']","[None, None]"
88,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '8', '6', '5']",[],"['4', '7']","[None, None]"
89,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '8', '6', '5', '7']",[],"['4', None]","[None, None]"
89,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '6', '5', '7']",[],"['4', '2']","[None, None]"
90,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '6', '5', '7', '4']",[],"[None, '2']","[None, None]"
90,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '5', '7', '4']",[],"['8', '2']","[None, None]"
91,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '5', '7', '4', '2']",[],"['8', None]","[None, None]"
91,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '7', '4', '2']",[],"['8', '6']","[None, None]"
92,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['5', '7', '4', '2']",['8'],"[None, '6']","[None, None]"
92,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '4', '2']",['8'],"['5', '6']","[None, None]"
92,8 dispatched to IO0,dispatch_io,8,IO0,"['7', '4', '2']",[],"['5', '6']","['8', None]"
93,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '4', '2', '6']",[],"['5', None]","['8', None]"
93,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '2', '6']",[],"['5', '7']","['8', None]"
94,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '2', '6', '5']",[],"[None, '7']","['8', None]"
94,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '6', '5']",[],"['4', '7']","['8', None]"
95,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '6', '5', '7']",[],"['4', None]","['8', None]"
95,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '5', '7']",[],"['4', '2']","['8', None]"
96,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '5', '7']",['4'],"[None, '2']","['8', None]"
96,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7']",['4'],"['6', '2']","['8', None]"
96,4 dispatched to IO1,dispatch_io,4,IO1,"['5', '7']",[],"['6', '2']","['8', '4']"
97,9 added to ready queue,enqueue,9,,"['5', '7', '9']",[],"['6', '2']","['8', '4']"
97,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '7', '9', '2']",[],"['6', None]","['8', '4']"
97,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '9', '2']",[],"['6', '5']","['8', '4']"
98,10 added to ready queue,enqueue,10,,"['7', '9', '2', '10']",[],"['6', '5']","['8', '4']"
98,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '9', '2', '10', '6']",[],"[None, '5']","['8', '4']"
98,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '9', '2', '10', '6', '8']",[],"[None, '5']","[None, '4']"
98,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '2', '10', '6', '8']",[],"['7', '5']","[None, '4']"
99,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '2', '10', '6', '8', '5']",[],"['7', None]","[None, '4']"
99,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '10', '6', '8', '5']",[],"['7', '9']","[None, '4']"
100,11 added to ready queue,enqueue,11,,"['2', '10', '6', '8', '5', '11']",[],"['7', '9']","[None, '4']"
100,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['2', '10', '6', '8', '5', '11', '7']",[],"[None, '9']","[None, '4']"
100,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '6', '8', '5', '11', '7']",[],"['2', '9']","[None, '4']"
101,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '6', '8', '5', '11', '7', '9']",[],"['2', None]","[None, '4']"
101,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '8', '5', '11', '7', '9']",[],"['2', '10']","[None, '4']"
102,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['6', '8', '5', '11', '7', '9']",['2'],"[None, '10']","[None, '4']"
102,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '5', '11', '7', '9']",['2'],"['6', '10']","[None, '4']"
102,2 dispatched to IO0,dispatch_io,2,IO0,"['8', '5', '11', '7', '9']",[],"['6', '10']","['2', '4']"
103,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '5', '11', '7', '9', '10']",[],"['6', None]","['2', '4']"
103,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '11', '7', '9', '10']",[],"['6', '8']","['2', '4']"
104,12 added to ready queue,enqueue,12,,"['5', '11', '7', '9', '10', '12']",[],"['6', '8']","['2', '4']"
104,13 added to ready queue,enqueue,13,,"['5', '11', '7', '9', '10', '12', '13']",[],"['6', '8']","['2', '4']"
104,14 added to ready queue,enqueue,14,,"['5', '11', '7', '9', '10', '12', '13', '14']",[],"['6', '8']","['2', '4']"
104,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '11', '7', '9', '10', '12', '13', '14', '6']",[],"[None, '8']","['2', '4']"
104,4 finished I/O → ready queue,io_to_ready,4,IO1,"['5', '11', '7', '9', '10', '12', '13', '14', '6', '4']",[],"[None, '8']","['2', None]"
104,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '7', '9', '10', '12', '13', '14', '6', '4']",[],"['5', '8']","['2', None]"
105,15 added to ready queue,enqueue,15,,"['11', '7', '9', '10', '12', '13', '14', '6', '4', '15']",[],"['5', '8']","['2', None]"
105,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['11', '7', '9', '10', '12', '13', '14', '6', '4', '15', '8']",[],"['5', None]","['2', None]"
105,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '9', '10', '12', '13', '14', '6', '4', '15', '8']",[],"['5', '11']","['2', None]"
106,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['7', '9', '10', '12', '13', '14', '6', '4', '15', '8', '5']",[],"[None, '11']","['2', None]"
106,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '10', '12', '13', '14', '6', '4', '15', '8', '5']",[],"['7', '11']","['2', None]"
107,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['9', '10', '12', '13', '14', '6', '4', '15', '8', '5', '7']",[],"[None, '11']","['2', None]"
107,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '10', '12', '13', '14', '6', '4', '15', '8', '5', '7', '11']",[],"[None, None]","['2', None]"
107,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '12', '13', '14', '6', '4', '15', '8', '5', '7', '11']",[],"['9', None]","['2', None]"
107,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '13', '14', '6', '4', '15', '8', '5', '7', '11']",[],"['9', '10']","['2', None]"
109,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['12', '13', '14', '6', '4', '15', '8', '5', '7', '11', '9']",[],"[None, '10']","['2', None]"
109,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '13', '14', '6', '4', '15', '8', '5', '7', '11', '9', '10']",[],"[None, None]","['2', None]"
109,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '14', '6', '4', '15', '8', '5', '7', '11', '9', '10']",[],"['12', None]","['2', None]"
109,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '6', '4', '15', '8', '5', '7', '11', '9', '10']",[],"['12', '13']","['2', None]"
111,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '6', '4', '15', '8', '5', '7', '11', '9', '10', '12']",[],"[None, '13']","['2', None]"
111,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '6', '4', '15', '8', '5', '7', '11', '9', '10', '12', '13']",[],"[None, None]","['2', None]"
111,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['6', '4', '15', '8', '5', '7', '11', '9', '10', '12', '13']",[],"['14', None]","['2', None]"
111,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '15', '8', '5', '7', '11', '9', '10', '12', '13']",[],"['14', '6']","['2', None]"
112,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '15', '8', '5', '7', '11', '9', '10', '12', '13', '6']",[],"['14', None]","['2', None]"
112,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '8', '5', '7', '11', '9', '10', '12', '13', '6']",[],"['14', '4']","['2', None]"
113,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '8', '5', '7', '11', '9', '10', '12', '13', '6', '14']",[],"[None, '4']","['2', None]"
113,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '5', '7', '11', '9', '10', '12', '13', '6', '14']",[],"['15', '4']","['2', None]"
114,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '5', '7', '11', '9', '10', '12', '13', '6', '14', '4']",[],"['15', None]","['2', None]"
114,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '7', '11', '9', '10', '12', '13', '6', '14', '4']",[],"['15', '8']","['2', None]"
115,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['5', '7', '11', '9', '10', '12', '13', '6', '14', '4', '15']",[],"[None, '8']","['2', None]"
115,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['5', '7', '11', '9', '10', '12', '13', '6', '14', '4', '15', '8']",[],"[None, None]","['2', None]"
115,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '11', '9', '10', '12', '13', '6', '14', '4', '15', '8']",[],"['5', None]","['2', None]"
115,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '9', '10', '12', '13', '6', '14', '4', '15', '8']",[],"['5', '7']","['2', None]"
117,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '9', '10', '12', '13', '6', '14', '4', '15', '8', '5']",[],"[None, '7']","['2', None]"
117,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['11', '9', '10', '12', '13', '6', '14', '4', '15', '8', '5', '7']",[],"[None, None]","['2', None]"
117,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '10', '12', '13', '6', '14', '4', '15', '8', '5', '7']",[],"['11', None]","['2', None]"
117,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '12', '13', '6', '14', '4', '15', '8', '5', '7']",[],"['11', '9']","['2', None]"
119,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '12', '13', '6', '14', '4', '15', '8', '5', '7', '11']",[],"[None, '9']","['2', None]"
119,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '12', '13', '6', '14', '4', '15', '8', '5', '7', '11', '9']",[],"[None, None]","['2', None]"
119,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '13', '6', '14', '4', '15', '8', '5', '7', '11', '9']",[],"['10', None]","['2', None]"
119,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '6', '14', '4', '15', '8', '5', '7', '11', '9']",[],"['10', '12']","['2', None]"
120,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['13', '6', '14', '4', '15', '8', '5', '7', '11', '9']",['12'],"['10', None]","['2', None]"
120,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '14', '4', '15', '8', '5', '7', '11', '9']",['12'],"['10', '13']","['2', None]"
120,12 dispatched to IO1,dispatch_io,12,IO1,"['6', '14', '4', '15', '8', '5', '7', '11', '9']",[],"['10', '13']","['2', '12']"
121,16 added to ready queue,enqueue,16,,"['6', '14', '4', '15', '8', '5', '7', '11', '9', '16']",[],"['10', '13']","['2', '12']"
121,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '14', '4', '15', '8', '5', '7', '11', '9', '16', '10']",[],"[None, '13']","['2', '12']"
121,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '4', '15', '8', '5', '7', '11', '9', '16', '10']",[],"['6', '13']","['2', '12']"
122,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '4', '15', '8', '5', '7', '11', '9', '16', '10', '13']",[],"['6', None]","['2', '12']"
122,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '15', '8', '5', '7', '11', '9', '16', '10', '13']",[],"['6', '14']","['2', '12']"
123,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '15', '8', '5', '7', '11', '9', '16', '10', '13', '6']",[],"[None, '14']","['2', '12']"
123,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '8', '5', '7', '11', '9', '16', '10', '13', '6']",[],"['4', '14']","['2', '12']"
124,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '8', '5', '7', '11', '9', '16', '10', '13', '6', '14']",[],"['4', None]","['2', '12']"
124,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '5', '7', '11', '9', '16', '10', '13', '6', '14']",[],"['4', '15']","['2', '12']"
125,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '5', '7', '11', '9', '16', '10', '13', '6', '14', '4']",[],"[None, '15']","['2', '12']"
125,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '7', '11', '9', '16', '10', '13', '6', '14', '4']",[],"['8', '15']","['2', '12']"
126,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '7', '11', '9', '16', '10', '13', '6', '14', '4', '15']",[],"['8', None]","['2', '12']"
126,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '7', '11', '9', '16', '10', '13', '6', '14', '4', '15', '2']",[],"['8', None]","[None, '12']"
126,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '11', '9', '16', '10', '13', '6', '14', '4', '15', '2']",[],"['8', '5']","[None, '12']"
127,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '11', '9', '16', '10', '13', '6', '14', '4', '15', '2', '8']",[],"[None, '5']","[None, '12']"
127,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '9', '16', '10', '13', '6', '14', '4', '15', '2', '8']",[],"['7', '5']","[None, '12']"
128,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '9', '16', '10', '13', '6', '14', '4', '15', '2', '8', '5']",[],"['7', None]","[None, '12']"
128,12 finished I/O → ready queue,io_to_ready,12,IO1,"['11', '9', '16', '10', '13', '6', '14', '4', '15', '2', '8', '5', '12']",[],"['7', None]","[None, None]"
128,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '16', '10', '13', '6', '14', '4', '15', '2', '8', '5', '12']",[],"['7', '11']","[None, None]"
129,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '16', '10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7']",[],"[None, '11']","[None, None]"
129,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['9', '16', '10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7']",['11'],"[None, None]","[None, None]"
129,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7']",['11'],"['9', None]","[None, None]"
129,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7']",['11'],"['9', '16']","[None, None]"
129,11 dispatched to IO0,dispatch_io,11,IO0,"['10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7']",[],"['9', '16']","['11', None]"
131,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7', '9']",[],"[None, '16']","['11', None]"
131,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['10', '13', '6', '14', '4', '15', '2', '8', '5', '12', '7', '9', '16']",[],"[None, None]","['11', None]"
131,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '6', '14', '4', '15', '2', '8', '5', '12', '7', '9', '16']",[],"['10', None]","['11', None]"
131,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '14', '4', '15', '2', '8', '5', '12', '7', '9', '16']",[],"['10', '13']","['11', None]"
132,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['6', '14', '4', '15', '2', '8', '5', '12', '7', '9', '16']",['10'],"[None, '13']","['11', None]"
132,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '4', '15', '2', '8', '5', '12', '7', '9', '16']",['10'],"['6', '13']","['11', None]"
132,10 dispatched to IO1,dispatch_io,10,IO1,"['14', '4', '15', '2', '8', '5', '12', '7', '9', '16']",[],"['6', '13']","['11', '10']"
133,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '4', '15', '2', '8', '5', '12', '7', '9', '16', '13']",[],"['6', None]","['11', '10']"
133,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '15', '2', '8', '5', '12', '7', '9', '16', '13']",[],"['6', '14']","['11', '10']"
134,17 added to ready queue,enqueue,17,,"['4', '15', '2', '8', '5', '12', '7', '9', '16', '13', '17']",[],"['6', '14']","['11', '10']"
134,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '15', '2', '8', '5', '12', '7', '9', '16', '13', '17', '6']",[],"[None, '14']","['11', '10']"
134,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '2', '8', '5', '12', '7', '9', '16', '13', '17', '6']",[],"['4', '14']","['11', '10']"
135,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '2', '8', '5', '12', '7', '9', '16', '13', '17', '6', '14']",[],"['4', None]","['11', '10']"
135,11 finished I/O → ready queue,io_to_ready,11,IO0,"['15', '2', '8', '5', '12', '7', '9', '16', '13', '17', '6', '14', '11']",[],"['4', None]","[None, '10']"
135,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '8', '5', '12', '7', '9', '16', '13', '17', '6', '14', '11']",[],"['4', '15']","[None, '10']"
136,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '8', '5', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4']",[],"[None, '15']","[None, '10']"
136,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '5', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4']",[],"['2', '15']","[None, '10']"
137,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['8', '5', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15']",[],"['2', None]","[None, '10']"
137,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15']",[],"['2', '8']","[None, '10']"
138,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '2']",[],"[None, '8']","[None, '10']"
138,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '2']",[],"['5', '8']","[None, '10']"
139,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '2']",['5'],"[None, '8']","[None, '10']"
139,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '2', '8']",['5'],"[None, None]","[None, '10']"
139,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '2', '8']",['5'],"['12', None]","[None, '10']"
139,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '2', '8']",['5'],"['12', '7']","[None, '10']"
139,5 dispatched to IO0,dispatch_io,5,IO0,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '2', '8']",[],"['12', '7']","['5', '10']"
141,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '2', '8', '12']",[],"[None, '7']","['5', '10']"
141,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '2', '8', '12', '7']",[],"[None, None]","['5', '10']"
141,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '13', '17', '6', '14', '11', '4', '15', '2', '8', '12', '7']",[],"['9', None]","['5', '10']"
141,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '17', '6', '14', '11', '4', '15', '2', '8', '12', '7']",[],"['9', '16']","['5', '10']"
143,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '17', '6', '14', '11', '4', '15', '2', '8', '12', '7', '9']",[],"[None, '16']","['5', '10']"
143,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '17', '6', '14', '11', '4', '15', '2', '8', '12', '7', '9', '16']",[],"[None, None]","['5', '10']"
143,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '6', '14', '11', '4', '15', '2', '8', '12', '7', '9', '16']",[],"['13', None]","['5', '10']"
143,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '14', '11', '4', '15', '2', '8', '12', '7', '9', '16']",[],"['13', '17']","['5', '10']"
144,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['6', '14', '11', '4', '15', '2', '8', '12', '7', '9', '16', '13']",[],"[None, '17']","['5', '10']"
144,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '11', '4', '15', '2', '8', '12', '7', '9', '16', '13']",[],"['6', '17']","['5', '10']"
145,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '11', '4', '15', '2', '8', '12', '7', '9', '16', '13', '17']",[],"['6', None]","['5', '10']"
145,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '4', '15', '2', '8', '12', '7', '9', '16', '13', '17']",[],"['6', '14']","['5', '10']"
146,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['11', '4', '15', '2', '8', '12', '7', '9', '16', '13', '17', '6']",[],"[None, '14']","['5', '10']"
146,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '15', '2', '8', '12', '7', '9', '16', '13', '17', '6']",[],"['11', '14']","['5', '10']"
147,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '15', '2', '8', '12', '7', '9', '16', '13', '17', '6', '14']",[],"['11', None]","['5', '10']"
147,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '2', '8', '12', '7', '9', '16', '13', '17', '6', '14']",[],"['11', '4']","['5', '10']"
148,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '2', '8', '12', '7', '9', '16', '13', '17', '6', '14', '11']",[],"[None, '4']","['5', '10']"
148,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '8', '12', '7', '9', '16', '13', '17', '6', '14', '11']",[],"['15', '4']","['5', '10']"
149,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '8', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4']",[],"['15', None]","['5', '10']"
149,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4']",[],"['15', '2']","['5', '10']"
150,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15']",[],"[None, '2']","['5', '10']"
150,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15']",[],"['8', '2']","['5', '10']"
151,18 added to ready queue,enqueue,18,,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '18']",[],"['8', '2']","['5', '10']"
151,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '18']",['8'],"[None, '2']","['5', '10']"
151,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['12', '7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '18', '2']",['8'],"[None, None]","['5', '10']"
151,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '9', '16', '13', '17', '6', '14', '11', '4', '15', '18', '2']",['8'],"['12', None]","['5', '10']"
151,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '18', '2']",['8'],"['12', '7']","['5', '10']"
153,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '18', '2', '12']",['8'],"[None, '7']","['5', '10']"
153,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['9', '16', '13', '17', '6', '14', '11', '4', '15', '18', '2', '12', '7']",['8'],"[None, None]","['5', '10']"
153,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '13', '17', '6', '14', '11', '4', '15', '18', '2', '12', '7']",['8'],"['9', None]","['5', '10']"
153,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '17', '6', '14', '11', '4', '15', '18', '2', '12', '7']",['8'],"['9', '16']","['5', '10']"
155,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '17', '6', '14', '11', '4', '15', '18', '2', '12', '7', '9']",['8'],"[None, '16']","['5', '10']"
155,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '17', '6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16']",['8'],"[None, None]","['5', '10']"
155,5 finished I/O → ready queue,io_to_ready,5,IO0,"['13', '17', '6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5']",['8'],"[None, None]","[None, '10']"
155,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5']",['8'],"['13', None]","[None, '10']"
155,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5']",['8'],"['13', '17']","[None, '10']"
155,8 dispatched to IO0,dispatch_io,8,IO0,"['6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5']",[],"['13', '17']","['8', '10']"
156,10 finished I/O → ready queue,io_to_ready,10,IO1,"['6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10']",[],"['13', '17']","['8', None]"
157,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13']",[],"[None, '17']","['8', None]"
157,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['6', '14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17']",[],"[None, None]","['8', None]"
157,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17']",[],"['6', None]","['8', None]"
157,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17']",[],"['6', '14']","['8', None]"
159,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6']",[],"[None, '14']","['8', None]"
159,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14']",[],"[None, None]","['8', None]"
159,8 finished I/O → ready queue,io_to_ready,8,IO0,"['11', '4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8']",[],"[None, None]","[None, None]"
159,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8']",[],"['11', None]","[None, None]"
159,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8']",[],"['11', '4']","[None, None]"
161,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",[],"[None, '4']","[None, None]"
161,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['15', '18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",['4'],"[None, None]","[None, None]"
161,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",['4'],"['15', None]","[None, None]"
161,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",['4'],"['15', '18']","[None, None]"
161,4 dispatched to IO0,dispatch_io,4,IO0,"['2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",[],"['15', '18']","['4', None]"
163,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15']",[],"[None, '18']","['4', None]"
163,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['2', '12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18']",[],"[None, None]","['4', None]"
163,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18']",[],"['2', None]","['4', None]"
163,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18']",[],"['2', '12']","['4', None]"
164,19 added to ready queue,enqueue,19,,"['7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19']",[],"['2', '12']","['4', None]"
165,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2']",[],"[None, '12']","['4', None]"
165,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['7', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"[None, None]","['4', None]"
165,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['7', None]","['4', None]"
165,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['7', '9']","['4', None]"
166,7 finished all bursts,finished,7,CPU0,"['16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"[None, '9']","['4', None]"
166,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['16', '9']","['4', None]"
167,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9']",[],"['16', None]","['4', None]"
167,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9']",[],"['16', '5']","['4', None]"
168,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16']",[],"[None, '5']","['4', None]"
168,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16']",[],"['10', '5']","['4', None]"
169,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5']",[],"['10', None]","['4', None]"
169,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5']",[],"['10', '13']","['4', None]"
170,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10']",[],"[None, '13']","['4', None]"
170,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10']",[],"['17', '13']","['4', None]"
171,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13']",[],"['17', None]","['4', None]"
171,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13']",[],"['17', '6']","['4', None]"
172,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17']",[],"[None, '6']","['4', None]"
172,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17']",[],"['14', '6']","['4', None]"
173,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6']",[],"['14', None]","['4', None]"
173,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6']",[],"['14', '8']","['4', None]"
174,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['11', '15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14']",[],"[None, '8']","['4', None]"
174,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14']",[],"['11', '8']","['4', None]"
175,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['15', '18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8']",[],"['11', None]","['4', None]"
175,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8']",[],"['11', '15']","['4', None]"
176,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",[],"[None, '15']","['4', None]"
176,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11']",[],"['18', '15']","['4', None]"
177,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['19', '2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15']",[],"['18', None]","['4', None]"
177,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15']",[],"['18', '19']","['4', None]"
178,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18']",[],"[None, '19']","['4', None]"
178,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18']",[],"['2', '19']","['4', None]"
179,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['12', '9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19']",[],"['2', None]","['4', None]"
179,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19']",[],"['2', '12']","['4', None]"
180,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['9', '16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2']",[],"[None, '12']","['4', None]"
180,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2']",[],"['9', '12']","['4', None]"
181,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['9', None]","['4', None]"
181,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['9', '16']","['4', None]"
182,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['5', '10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",['9'],"[None, '16']","['4', None]"
182,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",['9'],"['5', '16']","['4', None]"
182,9 dispatched to IO1,dispatch_io,9,IO1,"['10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['5', '16']","['4', '9']"
183,20 added to ready queue,enqueue,20,,"['10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20']",[],"['5', '16']","['4', '9']"
183,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['10', '13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16']",[],"['5', None]","['4', '9']"
183,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16']",[],"['5', '10']","['4', '9']"
184,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['13', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5']",[],"[None, '10']","['4', '9']"
184,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5']",[],"['13', '10']","['4', '9']"
185,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10']",[],"['13', None]","['4', '9']"
185,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10']",[],"['13', '17']","['4', '9']"
186,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13']",[],"[None, '17']","['4', '9']"
186,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4']",[],"[None, '17']","[None, '9']"
186,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4']",[],"['6', '17']","[None, '9']"
187,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17']",[],"['6', None]","[None, '9']"
187,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17']",[],"['6', '14']","[None, '9']"
188,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6']",[],"[None, '14']","[None, '9']"
188,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6']",[],"['8', '14']","[None, '9']"
189,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14']",[],"['8', None]","[None, '9']"
189,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14']",[],"['8', '11']","[None, '9']"
190,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8']",[],"[None, '11']","[None, '9']"
190,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8']",[],"['15', '11']","[None, '9']"
191,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11']",[],"['15', None]","[None, '9']"
191,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11']",[],"['15', '18']","[None, '9']"
192,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['19', '2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15']",[],"[None, '18']","[None, '9']"
192,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15']",[],"['19', '18']","[None, '9']"
193,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['2', '12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18']",[],"['19', None]","[None, '9']"
193,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18']",[],"['19', '2']","[None, '9']"
194,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19']",[],"[None, '2']","[None, '9']"
194,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19']",[],"['12', '2']","[None, '9']"
195,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['20', '16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2']",[],"['12', None]","[None, '9']"
195,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2']",[],"['12', '20']","[None, '9']"
196,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['16', '5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"[None, '20']","[None, '9']"
196,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12']",[],"['16', '20']","[None, '9']"
197,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['5', '10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20']",[],"['16', None]","[None, '9']"
197,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20']",[],"['16', '5']","[None, '9']"
198,21 added to ready queue,enqueue,21,,"['10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21']",[],"['16', '5']","[None, '9']"
198,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16']",[],"[None, '5']","[None, '9']"
198,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16']",[],"['10', '5']","[None, '9']"
199,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5']",[],"['10', None]","[None, '9']"
199,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5']",[],"['10', '13']","[None, '9']"
200,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['4', '17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10']",[],"[None, '13']","[None, '9']"
200,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10']",[],"['4', '13']","[None, '9']"
201,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13']",[],"['4', None]","[None, '9']"
201,9 finished I/O → ready queue,io_to_ready,9,IO1,"['17', '6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9']",[],"['4', None]","[None, None]"
201,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9']",[],"['4', '17']","[None, None]"
202,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4']",[],"[None, '17']","[None, None]"
202,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4']",[],"['6', '17']","[None, None]"
203,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17']",[],"['6', None]","[None, None]"
203,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17']",[],"['6', '14']","[None, None]"
204,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6']",[],"[None, '14']","[None, None]"
204,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6']",[],"['8', '14']","[None, None]"
205,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14']",[],"['8', None]","[None, None]"
205,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14']",[],"['8', '11']","[None, None]"
206,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8']",[],"[None, '11']","[None, None]"
206,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8']",[],"['15', '11']","[None, None]"
207,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11']",[],"['15', None]","[None, None]"
207,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11']",[],"['15', '18']","[None, None]"
208,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['19', '2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15']",[],"[None, '18']","[None, None]"
208,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15']",[],"['19', '18']","[None, None]"
209,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19']",[],"[None, '18']","[None, None]"
209,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['2', '12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18']",[],"[None, None]","[None, None]"
209,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['12', '20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18']",[],"['2', None]","[None, None]"
209,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18']",[],"['2', '12']","[None, None]"
211,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2']",[],"[None, '12']","[None, None]"
211,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['20', '21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12']",[],"[None, None]","[None, None]"
211,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12']",[],"['20', None]","[None, None]"
211,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12']",[],"['20', '21']","[None, None]"
213,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20']",[],"[None, '21']","[None, None]"
213,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21']",[],"[None, None]","[None, None]"
213,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21']",[],"['16', None]","[None, None]"
213,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21']",[],"['16', '5']","[None, None]"
214,22 added to ready queue,enqueue,22,,"['10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22']",[],"['16', '5']","[None, None]"
215,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16']",[],"[None, '5']","[None, None]"
215,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['10', '13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5']",[],"[None, None]","[None, None]"
215,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5']",[],"['10', None]","[None, None]"
215,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5']",[],"['10', '13']","[None, None]"
217,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10']",[],"[None, '13']","[None, None]"
217,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13']",[],"[None, None]","[None, None]"
217,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13']",[],"['9', None]","[None, None]"
217,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13']",[],"['9', '4']","[None, None]"
219,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9']",[],"[None, '4']","[None, None]"
219,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4']",[],"[None, None]","[None, None]"
219,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4']",[],"['17', None]","[None, None]"
219,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4']",[],"['17', '6']","[None, None]"
221,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17']",[],"[None, '6']","[None, None]"
221,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['14', '8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6']",[],"[None, None]","[None, None]"
221,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6']",[],"['14', None]","[None, None]"
221,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6']",[],"['14', '8']","[None, None]"
222,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['11', '15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6']",['8'],"['14', None]","[None, None]"
222,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6']",['8'],"['14', '11']","[None, None]"
222,8 dispatched to IO0,dispatch_io,8,IO0,"['15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6']",[],"['14', '11']","['8', None]"
223,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['15', '19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14']",[],"[None, '11']","['8', None]"
223,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14']",[],"['15', '11']","['8', None]"
224,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14']",['15'],"[None, '11']","['8', None]"
224,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11']",['15'],"[None, None]","['8', None]"
224,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11']",['15'],"['19', None]","['8', None]"
224,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11']",['15'],"['19', '18']","['8', None]"
224,15 dispatched to IO1,dispatch_io,15,IO1,"['2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11']",[],"['19', '18']","['8', '15']"
225,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['2', '12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18']",[],"['19', None]","['8', '15']"
225,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18']",[],"['19', '2']","['8', '15']"
226,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19']",[],"[None, '2']","['8', '15']"
226,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19']",[],"['12', '2']","['8', '15']"
227,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12']",[],"[None, '2']","['8', '15']"
227,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2']",[],"[None, None]","['8', '15']"
227,8 finished I/O → ready queue,io_to_ready,8,IO0,"['20', '21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8']",[],"[None, None]","[None, '15']"
227,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8']",[],"['20', None]","[None, '15']"
227,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8']",[],"['20', '21']","[None, '15']"
229,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20']",[],"[None, '21']","[None, '15']"
229,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21']",[],"[None, None]","[None, '15']"
229,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21']",[],"['22', None]","[None, '15']"
229,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21']",[],"['22', '16']","[None, '15']"
231,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22']",[],"[None, '16']","[None, '15']"
231,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16']",[],"[None, None]","[None, '15']"
231,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16']",[],"['5', None]","[None, '15']"
231,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16']",[],"['5', '10']","[None, '15']"
233,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5']",[],"[None, '10']","[None, '15']"
233,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10']",[],"[None, None]","[None, '15']"
233,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10']",[],"['13', None]","[None, '15']"
233,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10']",[],"['13', '9']","[None, '15']"
234,23 added to ready queue,enqueue,23,,"['4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23']",[],"['13', '9']","[None, '15']"
234,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['4', '17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13']",[],"[None, '9']","[None, '15']"
234,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13']",[],"['4', '9']","[None, '15']"
235,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['17', '6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9']",[],"['4', None]","[None, '15']"
235,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9']",[],"['4', '17']","[None, '15']"
236,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4']",[],"[None, '17']","[None, '15']"
236,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4']",[],"['6', '17']","[None, '15']"
237,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['14', '11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4']",['17'],"['6', None]","[None, '15']"
237,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4']",['17'],"['6', '14']","[None, '15']"
237,17 dispatched to IO0,dispatch_io,17,IO0,"['11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4']",[],"['6', '14']","['17', '15']"
238,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6']",[],"[None, '14']","['17', '15']"
238,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6']",[],"['11', '14']","['17', '15']"
239,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['18', '19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14']",[],"['11', None]","['17', '15']"
239,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14']",[],"['11', '18']","['17', '15']"
240,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['19', '12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11']",[],"[None, '18']","['17', '15']"
240,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11']",[],"['19', '18']","['17', '15']"
241,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18']",[],"['19', None]","['17', '15']"
241,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18']",[],"['19', '12']","['17', '15']"
242,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19']",[],"[None, '12']","['17', '15']"
242,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19']",[],"['2', '12']","['17', '15']"
243,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12']",[],"['2', None]","['17', '15']"
243,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12']",[],"['2', '8']","['17', '15']"
244,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['20', '21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2']",[],"[None, '8']","['17', '15']"
244,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2']",[],"['20', '8']","['17', '15']"
245,8 finished all bursts,finished,8,CPU1,"['21', '22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2']",[],"['20', None]","['17', '15']"
245,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2']",[],"['20', '21']","['17', '15']"
246,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",[],"[None, '21']","['17', '15']"
246,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['22', '16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",['21'],"[None, None]","['17', '15']"
246,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['16', '5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",['21'],"['22', None]","['17', '15']"
246,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",['21'],"['22', '16']","['17', '15']"
248,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']","['21', '22']","[None, '16']","['17', '15']"
248,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16']","['21', '22']","[None, None]","['17', '15']"
248,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16']","['21', '22']","['5', None]","['17', '15']"
248,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16']","['21', '22']","['5', '10']","['17', '15']"
250,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5']","['21', '22']","[None, '10']","['17', '15']"
250,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10']","['21', '22']","[None, None]","['17', '15']"
250,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10']","['21', '22']","['23', None]","['17', '15']"
250,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10']","['21', '22']","['23', '13']","['17', '15']"
251,24 added to ready queue,enqueue,24,,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24']","['21', '22']","['23', '13']","['17', '15']"
251,15 finished I/O → ready queue,io_to_ready,15,IO1,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15']","['21', '22']","['23', '13']","['17', None]"
251,21 dispatched to IO1,dispatch_io,21,IO1,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15']",['22'],"['23', '13']","['17', '21']"
252,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23']",['22'],"[None, '13']","['17', '21']"
252,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13']",['22'],"[None, None]","['17', '21']"
252,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13']",['22'],"['9', None]","['17', '21']"
252,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13']",['22'],"['9', '4']","['17', '21']"
253,17 finished I/O → ready queue,io_to_ready,17,IO0,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17']",['22'],"['9', '4']","[None, '21']"
253,22 dispatched to IO0,dispatch_io,22,IO0,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17']",[],"['9', '4']","['22', '21']"
254,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9']",[],"[None, '4']","['22', '21']"
254,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4']",[],"[None, None]","['22', '21']"
254,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4']",[],"['6', None]","['22', '21']"
254,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4']",[],"['6', '14']","['22', '21']"
256,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6']",[],"[None, '14']","['22', '21']"
256,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14']",[],"[None, None]","['22', '21']"
256,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14']",[],"['11', None]","['22', '21']"
256,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14']",[],"['11', '18']","['22', '21']"
258,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11']",[],"[None, '18']","['22', '21']"
258,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18']",[],"[None, None]","['22', '21']"
258,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18']",[],"['19', None]","['22', '21']"
258,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18']",[],"['19', '12']","['22', '21']"
260,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19']",[],"[None, '12']","['22', '21']"
260,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12']",[],"[None, None]","['22', '21']"
260,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12']",[],"['2', None]","['22', '21']"
260,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12']",[],"['2', '20']","['22', '21']"
262,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2']",[],"[None, '20']","['22', '21']"
262,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",[],"[None, None]","['22', '21']"
262,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",[],"['16', None]","['22', '21']"
262,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20']",[],"['16', '5']","['22', '21']"
264,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16']",[],"[None, '5']","['22', '21']"
264,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5']",[],"[None, None]","['22', '21']"
264,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5']",[],"['10', None]","['22', '21']"
264,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5']",[],"['10', '24']","['22', '21']"
266,25 added to ready queue,enqueue,25,,"['15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25']",[],"['10', '24']","['22', '21']"
266,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10']",[],"[None, '24']","['22', '21']"
266,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24']",[],"[None, None]","['22', '21']"
266,21 finished I/O → ready queue,io_to_ready,21,IO1,"['15', '23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21']",[],"[None, None]","['22', None]"
266,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21']",[],"['15', None]","['22', None]"
266,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21']",[],"['15', '23']","['22', None]"
268,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15']",[],"[None, '23']","['22', None]"
268,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23']",[],"[None, None]","['22', None]"
268,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23']",[],"['13', None]","['22', None]"
268,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23']",[],"['13', '17']","['22', None]"
269,22 finished I/O → ready queue,io_to_ready,22,IO0,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22']",[],"['13', '17']","[None, None]"
270,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13']",[],"[None, '17']","[None, None]"
270,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17']",[],"[None, None]","[None, None]"
270,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17']",[],"['9', None]","[None, None]"
270,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17']",[],"['9', '4']","[None, None]"
272,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9']",[],"[None, '4']","[None, None]"
272,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['6', '14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9']",['4'],"[None, None]","[None, None]"
272,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9']",['4'],"['6', None]","[None, None]"
272,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9']",['4'],"['6', '14']","[None, None]"
272,4 dispatched to IO0,dispatch_io,4,IO0,"['11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9']",[],"['6', '14']","['4', None]"
274,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6']",[],"[None, '14']","['4', None]"
274,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14']",[],"[None, None]","['4', None]"
274,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14']",[],"['11', None]","['4', None]"
274,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14']",[],"['11', '18']","['4', None]"
276,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11']",[],"[None, '18']","['4', None]"
276,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18']",[],"[None, None]","['4', None]"
276,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18']",[],"['19', None]","['4', None]"
276,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18']",[],"['19', '12']","['4', None]"
278,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19']",[],"[None, '12']","['4', None]"
278,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12']",[],"[None, None]","['4', None]"
278,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12']",[],"['2', None]","['4', None]"
278,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12']",[],"['2', '20']","['4', None]"
279,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['16', '5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2']",[],"[None, '20']","['4', None]"
279,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2']",[],"['16', '20']","['4', None]"
280,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['5', '25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20']",[],"['16', None]","['4', None]"
280,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20']",[],"['16', '5']","['4', None]"
281,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20']",['16'],"[None, '5']","['4', None]"
281,4 finished I/O → ready queue,io_to_ready,4,IO0,"['25', '10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4']",['16'],"[None, '5']","[None, None]"
281,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4']",['16'],"['25', '5']","[None, None]"
281,16 dispatched to IO0,dispatch_io,16,IO0,"['10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4']",[],"['25', '5']","['16', None]"
282,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5']",[],"['25', None]","['16', None]"
282,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5']",[],"['25', '10']","['16', None]"
283,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25']",[],"[None, '10']","['16', None]"
283,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['24', '21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25']",['10'],"[None, None]","['16', None]"
283,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['21', '15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25']",['10'],"['24', None]","['16', None]"
283,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25']",['10'],"['24', '21']","['16', None]"
283,10 dispatched to IO1,dispatch_io,10,IO1,"['15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25']",[],"['24', '21']","['16', '10']"
285,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24']",[],"[None, '21']","['16', '10']"
285,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21']",[],"[None, None]","['16', '10']"
285,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21']",[],"['15', None]","['16', '10']"
285,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21']",[],"['15', '23']","['16', '10']"
287,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15']",[],"[None, '23']","['16', '10']"
287,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23']",[],"[None, None]","['16', '10']"
287,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23']",[],"['22', None]","['16', '10']"
287,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23']",[],"['22', '13']","['16', '10']"
289,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22']",[],"[None, '13']","['16', '10']"
289,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13']",[],"[None, None]","['16', '10']"
289,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13']",[],"['17', None]","['16', '10']"
289,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13']",[],"['17', '9']","['16', '10']"
290,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['6', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13']",['9'],"['17', None]","['16', '10']"
290,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13']",['9'],"['17', '6']","['16', '10']"
291,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17']",['9'],"[None, '6']","['16', '10']"
291,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17']","['9', '6']","[None, None]","['16', '10']"
291,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17']","['9', '6']","['14', None]","['16', '10']"
291,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17']","['9', '6']","['14', '11']","['16', '10']"
293,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14']","['9', '6']","[None, '11']","['16', '10']"
293,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11']","['9', '6']","[None, None]","['16', '10']"
293,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11']","['9', '6']","['18', None]","['16', '10']"
293,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11']","['9', '6']","['18', '19']","['16', '10']"
294,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['12', '2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18']","['9', '6']","[None, '19']","['16', '10']"
294,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18']","['9', '6']","['12', '19']","['16', '10']"
295,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['2', '20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19']","['9', '6']","['12', None]","['16', '10']"
295,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19']","['9', '6']","['12', '2']","['16', '10']"
296,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12']","['9', '6']","[None, '2']","['16', '10']"
296,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12']","['9', '6']","['20', '2']","['16', '10']"
297,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2']","['9', '6']","['20', None]","['16', '10']"
297,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2']","['9', '6']","['20', '4']","['16', '10']"
298,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20']","['9', '6']","[None, '4']","['16', '10']"
298,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4']","['9', '6']","[None, None]","['16', '10']"
298,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4']","['9', '6']","['5', None]","['16', '10']"
298,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4']","['9', '6']","['5', '25']","['16', '10']"
300,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5']","['9', '6']","[None, '25']","['16', '10']"
300,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25']","['9', '6']","[None, None]","['16', '10']"
300,16 finished I/O → ready queue,io_to_ready,16,IO0,"['24', '21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16']","['9', '6']","[None, None]","[None, '10']"
300,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['21', '15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16']","['9', '6']","['24', None]","[None, '10']"
300,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16']","['9', '6']","['24', '21']","[None, '10']"
300,9 dispatched to IO0,dispatch_io,9,IO0,"['15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16']",['6'],"['24', '21']","['9', '10']"
302,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24']",['6'],"[None, '21']","['9', '10']"
302,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21']",['6'],"[None, None]","['9', '10']"
302,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21']",['6'],"['15', None]","['9', '10']"
302,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21']",['6'],"['15', '23']","['9', '10']"
304,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15']",['6'],"[None, '23']","['9', '10']"
304,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23']",['6'],"[None, None]","['9', '10']"
304,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23']",['6'],"['22', None]","['9', '10']"
304,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23']",['6'],"['22', '13']","['9', '10']"
305,10 finished I/O → ready queue,io_to_ready,10,IO1,"['17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10']",['6'],"['22', '13']","['9', None]"
305,6 dispatched to IO1,dispatch_io,6,IO1,"['17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10']",[],"['22', '13']","['9', '6']"
306,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22']",[],"[None, '13']","['9', '6']"
306,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13']",[],"[None, None]","['9', '6']"
306,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13']",[],"['17', None]","['9', '6']"
306,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13']",[],"['17', '14']","['9', '6']"
307,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['11', '18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14']",[],"['17', None]","['9', '6']"
307,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14']",[],"['17', '11']","['9', '6']"
308,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['18', '19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17']",[],"[None, '11']","['9', '6']"
308,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17']",[],"['18', '11']","['9', '6']"
309,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11']",[],"['18', None]","['9', '6']"
309,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11']",[],"['18', '19']","['9', '6']"
310,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18']",[],"[None, '19']","['9', '6']"
310,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18']",[],"['12', '19']","['9', '6']"
311,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['2', '20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18']",['19'],"['12', None]","['9', '6']"
311,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18']",['19'],"['12', '2']","['9', '6']"
312,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['20', '4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12']",['19'],"[None, '2']","['9', '6']"
312,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12']",['19'],"['20', '2']","['9', '6']"
313,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2']",['19'],"['20', None]","['9', '6']"
313,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2']",['19'],"['20', '4']","['9', '6']"
314,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['5', '25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20']",['19'],"[None, '4']","['9', '6']"
314,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20']",['19'],"['5', '4']","['9', '6']"
315,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4']",['19'],"['5', None]","['9', '6']"
315,9 finished I/O → ready queue,io_to_ready,9,IO0,"['25', '16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9']",['19'],"['5', None]","[None, '6']"
315,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9']",['19'],"['5', '25']","[None, '6']"
315,19 dispatched to IO0,dispatch_io,19,IO0,"['16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9']",[],"['5', '25']","['19', '6']"
316,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5']",[],"[None, '25']","['19', '6']"
316,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5']",[],"['16', '25']","['19', '6']"
317,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25']",[],"['16', None]","['19', '6']"
317,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25']",[],"['16', '24']","['19', '6']"
318,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16']",[],"[None, '24']","['19', '6']"
318,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16']",[],"['21', '24']","['19', '6']"
319,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24']",[],"['21', None]","['19', '6']"
319,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24']",[],"['21', '15']","['19', '6']"
320,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21']",[],"[None, '15']","['19', '6']"
320,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21']",[],"['23', '15']","['19', '6']"
321,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15']",[],"['23', None]","['19', '6']"
321,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15']",[],"['23', '10']","['19', '6']"
322,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23']",[],"[None, '10']","['19', '6']"
322,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23']",[],"['22', '10']","['19', '6']"
323,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10']",[],"['22', None]","['19', '6']"
323,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10']",[],"['22', '13']","['19', '6']"
324,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10']",['22'],"[None, '13']","['19', '6']"
324,19 finished I/O → ready queue,io_to_ready,19,IO0,"['14', '17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19']",['22'],"[None, '13']","[None, '6']"
324,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19']",['22'],"['14', '13']","[None, '6']"
324,22 dispatched to IO0,dispatch_io,22,IO0,"['17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19']",[],"['14', '13']","['22', '6']"
325,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13']",[],"['14', None]","['22', '6']"
325,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13']",[],"['14', '17']","['22', '6']"
326,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['11', '18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14']",[],"[None, '17']","['22', '6']"
326,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14']",[],"['11', '17']","['22', '6']"
327,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17']",[],"['11', None]","['22', '6']"
327,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17']",[],"['11', '18']","['22', '6']"
328,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11']",[],"[None, '18']","['22', '6']"
328,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11']",[],"['12', '18']","['22', '6']"
329,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12']",[],"[None, '18']","['22', '6']"
329,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['2', '20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18']",[],"[None, None]","['22', '6']"
329,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18']",[],"['2', None]","['22', '6']"
329,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18']",[],"['2', '20']","['22', '6']"
331,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2']",[],"[None, '20']","['22', '6']"
331,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20']",[],"[None, None]","['22', '6']"
331,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20']",[],"['4', None]","['22', '6']"
331,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20']",[],"['4', '9']","['22', '6']"
333,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4']",[],"[None, '9']","['22', '6']"
333,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9']",[],"[None, None]","['22', '6']"
333,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9']",[],"['5', None]","['22', '6']"
333,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9']",[],"['5', '25']","['22', '6']"
335,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5']",[],"[None, '25']","['22', '6']"
335,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25']",[],"[None, None]","['22', '6']"
335,6 finished I/O → ready queue,io_to_ready,6,IO1,"['16', '24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6']",[],"[None, None]","['22', None]"
335,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6']",[],"['16', None]","['22', None]"
335,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6']",[],"['16', '24']","['22', None]"
337,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16']",[],"[None, '24']","['22', None]"
337,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['21', '15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']",[],"[None, None]","['22', None]"
337,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']",[],"['21', None]","['22', None]"
337,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']",[],"['21', '15']","['22', None]"
339,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']",['21'],"[None, '15']","['22', None]"
339,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['23', '10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']","['21', '15']","[None, None]","['22', None]"
339,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['10', '19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']","['21', '15']","['23', None]","['22', None]"
339,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']","['21', '15']","['23', '10']","['22', None]"
339,21 dispatched to IO1,dispatch_io,21,IO1,"['19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24']",['15'],"['23', '10']","['22', '21']"
340,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['19', '13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23']",['15'],"[None, '10']","['22', '21']"
340,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23']",['15'],"['19', '10']","['22', '21']"
341,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['13', '14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23']","['15', '10']","['19', None]","['22', '21']"
341,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23']","['15', '10']","['19', '13']","['22', '21']"
342,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19']","['15', '10']","[None, '13']","['22', '21']"
342,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19']","['15', '10']","['14', '13']","['22', '21']"
343,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['17', '11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19']","['15', '10', '13']","['14', None]","['22', '21']"
343,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19']","['15', '10', '13']","['14', '17']","['22', '21']"
344,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14']","['15', '10', '13']","[None, '17']","['22', '21']"
344,22 finished I/O → ready queue,io_to_ready,22,IO0,"['11', '12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22']","['15', '10', '13']","[None, '17']","[None, '21']"
344,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22']","['15', '10', '13']","['11', '17']","[None, '21']"
344,15 dispatched to IO0,dispatch_io,15,IO0,"['12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22']","['10', '13']","['11', '17']","['15', '21']"
345,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17']","['10', '13']","['11', None]","['15', '21']"
345,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17']","['10', '13']","['11', '12']","['15', '21']"
346,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11']","['10', '13']","[None, '12']","['15', '21']"
346,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11']","['10', '13']","['18', '12']","['15', '21']"
347,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12']","['10', '13']","['18', None]","['15', '21']"
347,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12']","['10', '13']","['18', '2']","['15', '21']"
348,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18']","['10', '13']","[None, '2']","['15', '21']"
348,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18']","['10', '13']","['20', '2']","['15', '21']"
349,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2']","['10', '13']","['20', None]","['15', '21']"
349,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2']","['10', '13']","['20', '4']","['15', '21']"
350,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20']","['10', '13']","[None, '4']","['15', '21']"
350,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['9', '5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4']","['10', '13']","[None, None]","['15', '21']"
350,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4']","['10', '13']","['9', None]","['15', '21']"
350,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4']","['10', '13']","['9', '5']","['15', '21']"
351,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['25', '6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4']","['10', '13', '5']","['9', None]","['15', '21']"
351,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4']","['10', '13', '5']","['9', '25']","['15', '21']"
352,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9']","['10', '13', '5']","[None, '25']","['15', '21']"
352,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9']","['10', '13', '5']","['6', '25']","['15', '21']"
353,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25']","['10', '13', '5']","['6', None]","['15', '21']"
353,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25']","['10', '13', '5']","['6', '16']","['15', '21']"
354,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6']","['10', '13', '5']","[None, '16']","['15', '21']"
354,21 finished I/O → ready queue,io_to_ready,21,IO1,"['24', '23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21']","['10', '13', '5']","[None, '16']","['15', None]"
354,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21']","['10', '13', '5']","['24', '16']","['15', None]"
354,10 dispatched to IO1,dispatch_io,10,IO1,"['23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21']","['13', '5']","['24', '16']","['15', '10']"
355,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16']","['13', '5']","['24', None]","['15', '10']"
355,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16']","['13', '5']","['24', '23']","['15', '10']"
356,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['19', '14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24']","['13', '5']","[None, '23']","['15', '10']"
356,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24']","['13', '5']","['19', '23']","['15', '10']"
357,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['14', '22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23']","['13', '5']","['19', None]","['15', '10']"
357,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23']","['13', '5']","['19', '14']","['15', '10']"
358,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['22', '17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19']","['13', '5']","[None, '14']","['15', '10']"
358,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19']","['13', '5']","['22', '14']","['15', '10']"
359,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14']","['13', '5']","['22', None]","['15', '10']"
359,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14']","['13', '5']","['22', '17']","['15', '10']"
360,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22']","['13', '5']","[None, '17']","['15', '10']"
360,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22']","['13', '5']","['11', '17']","['15', '10']"
361,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17']","['13', '5']","['11', None]","['15', '10']"
361,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17']","['13', '5']","['11', '12']","['15', '10']"
362,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11']","['13', '5']","[None, '12']","['15', '10']"
362,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11']","['13', '5']","['18', '12']","['15', '10']"
363,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12']","['13', '5']","['18', None]","['15', '10']"
363,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12']","['13', '5']","['18', '2']","['15', '10']"
364,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18']","['13', '5']","[None, '2']","['15', '10']"
364,15 finished I/O → ready queue,io_to_ready,15,IO0,"['20', '4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15']","['13', '5']","[None, '2']","[None, '10']"
364,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15']","['13', '5']","['20', '2']","[None, '10']"
364,13 dispatched to IO0,dispatch_io,13,IO0,"['4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15']",['5'],"['20', '2']","['13', '10']"
365,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2']",['5'],"['20', None]","['13', '10']"
365,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2']",['5'],"['20', '4']","['13', '10']"
366,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20']",['5'],"[None, '4']","['13', '10']"
366,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['9', '25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20']","['5', '4']","[None, None]","['13', '10']"
366,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20']","['5', '4']","['9', None]","['13', '10']"
366,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20']","['5', '4']","['9', '25']","['13', '10']"
368,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9']","['5', '4']","[None, '25']","['13', '10']"
368,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['6', '21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25']","['5', '4']","[None, None]","['13', '10']"
368,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25']","['5', '4']","['6', None]","['13', '10']"
368,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25']","['5', '4']","['6', '21']","['13', '10']"
370,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6']","['5', '4']","[None, '21']","['13', '10']"
370,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21']","['5', '4']","[None, None]","['13', '10']"
370,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21']","['5', '4']","['16', None]","['13', '10']"
370,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21']","['5', '4']","['16', '24']","['13', '10']"
372,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16']","['5', '4']","[None, '24']","['13', '10']"
372,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24']","['5', '4']","[None, None]","['13', '10']"
372,13 finished I/O → ready queue,io_to_ready,13,IO0,"['23', '19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13']","['5', '4']","[None, None]","[None, '10']"
372,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13']","['5', '4']","['23', None]","[None, '10']"
372,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13']","['5', '4']","['23', '19']","[None, '10']"
372,5 dispatched to IO0,dispatch_io,5,IO0,"['14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13']",['4'],"['23', '19']","['5', '10']"
374,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23']",['4'],"[None, '19']","['5', '10']"
374,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['14', '22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23']","['4', '19']","[None, None]","['5', '10']"
374,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['22', '17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23']","['4', '19']","['14', None]","['5', '10']"
374,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23']","['4', '19']","['14', '22']","['5', '10']"
375,10 finished I/O → ready queue,io_to_ready,10,IO1,"['17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10']","['4', '19']","['14', '22']","['5', None]"
375,4 dispatched to IO1,dispatch_io,4,IO1,"['17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10']",['19'],"['14', '22']","['5', '4']"
376,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14']",['19'],"[None, '22']","['5', '4']"
376,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['17', '11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22']",['19'],"[None, None]","['5', '4']"
376,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22']",['19'],"['17', None]","['5', '4']"
376,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22']",['19'],"['17', '11']","['5', '4']"
378,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17']",['19'],"[None, '11']","['5', '4']"
378,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11']",['19'],"[None, None]","['5', '4']"
378,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11']",['19'],"['12', None]","['5', '4']"
378,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11']",['19'],"['12', '18']","['5', '4']"
380,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12']",['19'],"[None, '18']","['5', '4']"
380,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['15', '2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18']",['19'],"[None, None]","['5', '4']"
380,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18']",['19'],"['15', None]","['5', '4']"
380,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18']",['19'],"['15', '2']","['5', '4']"
382,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15']",['19'],"[None, '2']","['5', '4']"
382,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['20', '9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']",['19'],"[None, None]","['5', '4']"
382,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['9', '25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']",['19'],"['20', None]","['5', '4']"
382,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']",['19'],"['20', '9']","['5', '4']"
383,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']","['19', '20']","[None, '9']","['5', '4']"
383,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['25', '6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']","['19', '20', '9']","[None, None]","['5', '4']"
383,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['6', '21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']","['19', '20', '9']","['25', None]","['5', '4']"
383,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2']","['19', '20', '9']","['25', '6']","['5', '4']"
384,5 finished I/O → ready queue,io_to_ready,5,IO0,"['21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5']","['19', '20', '9']","['25', '6']","[None, '4']"
384,19 dispatched to IO0,dispatch_io,19,IO0,"['21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5']","['20', '9']","['25', '6']","['19', '4']"
385,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25']","['20', '9']","[None, '6']","['19', '4']"
385,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['21', '16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6']","['20', '9']","[None, None]","['19', '4']"
385,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6']","['20', '9']","['21', None]","['19', '4']"
385,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6']","['20', '9']","['21', '16']","['19', '4']"
386,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['24', '13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16']","['20', '9']","['21', None]","['19', '4']"
386,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16']","['20', '9']","['21', '24']","['19', '4']"
387,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['13', '23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21']","['20', '9']","[None, '24']","['19', '4']"
387,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21']","['20', '9']","['13', '24']","['19', '4']"
388,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24']","['20', '9']","['13', None]","['19', '4']"
388,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24']","['20', '9']","['13', '23']","['19', '4']"
389,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['10', '14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13']","['20', '9']","[None, '23']","['19', '4']"
389,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13']","['20', '9']","['10', '23']","['19', '4']"
390,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['14', '22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23']","['20', '9']","['10', None]","['19', '4']"
390,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23']","['20', '9']","['10', '14']","['19', '4']"
391,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['22', '17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10']","['20', '9']","[None, '14']","['19', '4']"
391,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10']","['20', '9']","['22', '14']","['19', '4']"
392,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14']","['20', '9']","['22', None]","['19', '4']"
392,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14']","['20', '9']","['22', '17']","['19', '4']"
393,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22']","['20', '9']","[None, '17']","['19', '4']"
393,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22']","['20', '9']","['11', '17']","['19', '4']"
394,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17']","['20', '9']","['11', None]","['19', '4']"
394,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17']","['20', '9']","['11', '12']","['19', '4']"
395,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['18', '15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17']","['20', '9', '11']","[None, '12']","['19', '4']"
395,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17']","['20', '9', '11']","['18', '12']","['19', '4']"
396,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12']","['20', '9', '11']","['18', None]","['19', '4']"
396,4 finished I/O → ready queue,io_to_ready,4,IO1,"['15', '2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4']","['20', '9', '11']","['18', None]","['19', None]"
396,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4']","['20', '9', '11']","['18', '15']","['19', None]"
396,20 dispatched to IO1,dispatch_io,20,IO1,"['2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4']","['9', '11']","['18', '15']","['19', '20']"
397,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18']","['9', '11']","[None, '15']","['19', '20']"
397,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18']","['9', '11']","['2', '15']","['19', '20']"
398,2 finished all bursts,finished,2,CPU0,"['5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18']","['9', '11']","[None, '15']","['19', '20']"
398,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15']","['9', '11']","[None, None]","['19', '20']"
398,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15']","['9', '11']","['5', None]","['19', '20']"
398,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15']","['9', '11']","['5', '25']","['19', '20']"
400,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5']","['9', '11']","[None, '25']","['19', '20']"
400,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['6', '16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25']","['9', '11']","[None, None]","['19', '20']"
400,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25']","['9', '11']","['6', None]","['19', '20']"
400,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25']","['9', '11']","['6', '16']","['19', '20']"
401,19 finished I/O → ready queue,io_to_ready,19,IO0,"['21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19']","['9', '11']","['6', '16']","[None, '20']"
401,9 dispatched to IO0,dispatch_io,9,IO0,"['21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19']",['11'],"['6', '16']","['9', '20']"
402,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6']",['11'],"[None, '16']","['9', '20']"
402,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16']",['11'],"[None, None]","['9', '20']"
402,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16']",['11'],"['21', None]","['9', '20']"
402,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16']",['11'],"['21', '24']","['9', '20']"
404,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21']",['11'],"[None, '24']","['9', '20']"
404,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24']",['11'],"[None, None]","['9', '20']"
404,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24']",['11'],"['13', None]","['9', '20']"
404,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24']",['11'],"['13', '23']","['9', '20']"
405,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['10', '14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23']",['11'],"['13', None]","['9', '20']"
405,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23']",['11'],"['13', '10']","['9', '20']"
406,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13']",['11'],"[None, '10']","['9', '20']"
406,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13']",['11'],"['14', '10']","['9', '20']"
407,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['22', '17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10']",['11'],"['14', None]","['9', '20']"
407,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10']",['11'],"['14', '22']","['9', '20']"
408,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['17', '12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14']",['11'],"[None, '22']","['9', '20']"
408,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14']",['11'],"['17', '22']","['9', '20']"
409,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17']",['11'],"[None, '22']","['9', '20']"
409,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22']",['11'],"[None, None]","['9', '20']"
409,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['4', '18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22']",['11'],"['12', None]","['9', '20']"
409,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22']",['11'],"['12', '4']","['9', '20']"
410,20 finished I/O → ready queue,io_to_ready,20,IO1,"['18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20']",['11'],"['12', '4']","['9', None]"
410,11 dispatched to IO1,dispatch_io,11,IO1,"['18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20']",[],"['12', '4']","['9', '11']"
411,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12']",[],"[None, '4']","['9', '11']"
411,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4']",[],"[None, None]","['9', '11']"
411,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4']",[],"['18', None]","['9', '11']"
411,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4']",[],"['18', '15']","['9', '11']"
413,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18']",[],"[None, '15']","['9', '11']"
413,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15']",[],"[None, None]","['9', '11']"
413,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15']",[],"['5', None]","['9', '11']"
413,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15']",[],"['5', '25']","['9', '11']"
415,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5']",[],"[None, '25']","['9', '11']"
415,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25']",[],"[None, None]","['9', '11']"
415,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25']",[],"['19', None]","['9', '11']"
415,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25']",[],"['19', '6']","['9', '11']"
417,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25']",['19'],"[None, '6']","['9', '11']"
417,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25']","['19', '6']","[None, None]","['9', '11']"
417,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9']","['19', '6']","[None, None]","[None, '11']"
417,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9']","['19', '6']","['16', None]","[None, '11']"
417,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9']","['19', '6']","['16', '21']","[None, '11']"
417,19 dispatched to IO0,dispatch_io,19,IO0,"['24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9']",['6'],"['16', '21']","['19', '11']"
419,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16']",['6'],"[None, '21']","['19', '11']"
419,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21']",['6'],"[None, None]","['19', '11']"
419,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21']",['6'],"['24', None]","['19', '11']"
419,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21']",['6'],"['24', '23']","['19', '11']"
421,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24']",['6'],"[None, '23']","['19', '11']"
421,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23']",['6'],"[None, None]","['19', '11']"
421,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23']",['6'],"['13', None]","['19', '11']"
421,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23']",['6'],"['13', '10']","['19', '11']"
423,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13']",['6'],"[None, '10']","['19', '11']"
423,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10']",['6'],"[None, None]","['19', '11']"
423,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10']",['6'],"['14', None]","['19', '11']"
423,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10']",['6'],"['14', '17']","['19', '11']"
425,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14']",['6'],"[None, '17']","['19', '11']"
425,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17']",['6'],"[None, None]","['19', '11']"
425,11 finished I/O → ready queue,io_to_ready,11,IO1,"['22', '20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11']",['6'],"[None, None]","['19', None]"
425,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['20', '12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11']",['6'],"['22', None]","['19', None]"
425,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11']",['6'],"['22', '20']","['19', None]"
425,6 dispatched to IO1,dispatch_io,6,IO1,"['12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11']",[],"['22', '20']","['19', '6']"
426,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['12', '4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22']",[],"[None, '20']","['19', '6']"
426,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22']",[],"['12', '20']","['19', '6']"
427,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20']",[],"['12', None]","['19', '6']"
427,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20']",[],"['12', '4']","['19', '6']"
428,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12']",[],"[None, '4']","['19', '6']"
428,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12']",[],"['18', '4']","['19', '6']"
429,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4']",[],"['18', None]","['19', '6']"
429,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4']",[],"['18', '15']","['19', '6']"
430,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18']",[],"[None, '15']","['19', '6']"
430,19 finished I/O → ready queue,io_to_ready,19,IO0,"['5', '25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19']",[],"[None, '15']","[None, '6']"
430,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19']",[],"['5', '15']","[None, '6']"
431,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15']",[],"['5', None]","[None, '6']"
431,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15']",[],"['5', '25']","[None, '6']"
432,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5']",[],"[None, '25']","[None, '6']"
432,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['9', '16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5']",['25'],"[None, None]","[None, '6']"
432,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5']",['25'],"['9', None]","[None, '6']"
432,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5']",['25'],"['9', '16']","[None, '6']"
432,25 dispatched to IO0,dispatch_io,25,IO0,"['21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5']",[],"['9', '16']","['25', '6']"
434,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9']",[],"[None, '16']","['25', '6']"
434,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16']",[],"[None, None]","['25', '6']"
434,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16']",[],"['21', None]","['25', '6']"
434,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16']",[],"['21', '24']","['25', '6']"
436,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21']",[],"[None, '24']","['25', '6']"
436,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24']",[],"[None, None]","['25', '6']"
436,6 finished I/O → ready queue,io_to_ready,6,IO1,"['23', '13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6']",[],"[None, None]","['25', None]"
436,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6']",[],"['23', None]","['25', None]"
436,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6']",[],"['23', '13']","['25', None]"
438,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23']",[],"[None, '13']","['25', None]"
438,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13']",[],"[None, None]","['25', None]"
438,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13']",[],"['10', None]","['25', None]"
438,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13']",[],"['10', '14']","['25', None]"
440,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13']",['10'],"[None, '14']","['25', None]"
440,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14']",['10'],"[None, None]","['25', None]"
440,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14']",['10'],"['17', None]","['25', None]"
440,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14']",['10'],"['17', '11']","['25', None]"
440,10 dispatched to IO1,dispatch_io,10,IO1,"['22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14']",[],"['17', '11']","['25', '10']"
442,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17']",[],"[None, '11']","['25', '10']"
442,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11']",[],"[None, None]","['25', '10']"
442,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['20', '12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11']",[],"['22', None]","['25', '10']"
442,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11']",[],"['22', '20']","['25', '10']"
444,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22']",[],"[None, '20']","['25', '10']"
444,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['12', '4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22']",['20'],"[None, None]","['25', '10']"
444,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['4', '18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22']",['20'],"['12', None]","['25', '10']"
444,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22']",['20'],"['12', '4']","['25', '10']"
445,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['18', '19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22']","['20', '12']","[None, '4']","['25', '10']"
445,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22']","['20', '12']","['18', '4']","['25', '10']"
446,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['19', '15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4']","['20', '12']","['18', None]","['25', '10']"
446,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4']","['20', '12']","['18', '19']","['25', '10']"
447,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18']","['20', '12']","[None, '19']","['25', '10']"
447,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18']","['20', '12']","['15', '19']","['25', '10']"
448,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['5', '9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19']","['20', '12']","['15', None]","['25', '10']"
448,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19']","['20', '12']","['15', '5']","['25', '10']"
449,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['9', '16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15']","['20', '12']","[None, '5']","['25', '10']"
449,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15']","['20', '12']","['9', '5']","['25', '10']"
450,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['16', '21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5']","['20', '12']","['9', None]","['25', '10']"
450,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5']","['20', '12']","['9', '16']","['25', '10']"
451,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9']","['20', '12']","[None, '16']","['25', '10']"
451,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9']","['20', '12']","['21', '16']","['25', '10']"
452,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['24', '6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16']","['20', '12']","['21', None]","['25', '10']"
452,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16']","['20', '12']","['21', '24']","['25', '10']"
453,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21']","['20', '12']","[None, '24']","['25', '10']"
453,25 finished I/O → ready queue,io_to_ready,25,IO0,"['6', '23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25']","['20', '12']","[None, '24']","[None, '10']"
453,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25']","['20', '12']","['6', '24']","[None, '10']"
453,20 dispatched to IO0,dispatch_io,20,IO0,"['23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25']",['12'],"['6', '24']","['20', '10']"
454,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24']",['12'],"['6', None]","['20', '10']"
454,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24']",['12'],"['6', '23']","['20', '10']"
455,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6']",['12'],"[None, '23']","['20', '10']"
455,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6']",['12'],"['13', '23']","['20', '10']"
456,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['14', '17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23']",['12'],"['13', None]","['20', '10']"
456,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23']",['12'],"['13', '14']","['20', '10']"
457,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13']",['12'],"[None, '14']","['20', '10']"
457,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['17', '11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14']",['12'],"[None, None]","['20', '10']"
457,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14']",['12'],"['17', None]","['20', '10']"
457,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14']",['12'],"['17', '11']","['20', '10']"
459,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17']",['12'],"[None, '11']","['20', '10']"
459,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11']",['12'],"[None, None]","['20', '10']"
459,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['4', '18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11']",['12'],"['22', None]","['20', '10']"
459,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11']",['12'],"['22', '4']","['20', '10']"
460,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['18', '19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4']",['12'],"['22', None]","['20', '10']"
460,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4']",['12'],"['22', '18']","['20', '10']"
461,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22']",['12'],"[None, '18']","['20', '10']"
461,10 finished I/O → ready queue,io_to_ready,10,IO1,"['19', '15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10']",['12'],"[None, '18']","['20', None]"
461,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10']",['12'],"['19', '18']","['20', None]"
461,12 dispatched to IO1,dispatch_io,12,IO1,"['15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10']",[],"['19', '18']","['20', '12']"
462,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['15', '5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18']",[],"['19', None]","['20', '12']"
462,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18']",[],"['19', '15']","['20', '12']"
463,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['5', '9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19']",[],"[None, '15']","['20', '12']"
463,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19']",[],"['5', '15']","['20', '12']"
464,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['9', '16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15']",[],"['5', None]","['20', '12']"
464,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15']",[],"['5', '9']","['20', '12']"
465,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5']",[],"[None, '9']","['20', '12']"
465,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5']",[],"['16', '9']","['20', '12']"
466,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['21', '25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",[],"['16', None]","['20', '12']"
466,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",[],"['16', '21']","['20', '12']"
467,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['25', '24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16']",[],"[None, '21']","['20', '12']"
467,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16']",[],"['25', '21']","['20', '12']"
468,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21']",[],"['25', None]","['20', '12']"
468,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21']",[],"['25', '24']","['20', '12']"
469,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25']",[],"[None, '24']","['20', '12']"
469,20 finished I/O → ready queue,io_to_ready,20,IO0,"['6', '23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20']",[],"[None, '24']","[None, '12']"
469,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20']",[],"['6', '24']","[None, '12']"
470,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24']",[],"['6', None]","[None, '12']"
470,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24']",[],"['6', '23']","[None, '12']"
471,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6']",[],"[None, '23']","[None, '12']"
471,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6']",[],"['13', '23']","[None, '12']"
472,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13']",[],"[None, '23']","[None, '12']"
472,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23']",[],"[None, None]","[None, '12']"
472,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23']",[],"['14', None]","[None, '12']"
472,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23']",[],"['14', '17']","[None, '12']"
473,12 finished I/O → ready queue,io_to_ready,12,IO1,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12']",[],"['14', '17']","[None, None]"
474,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14']",[],"[None, '17']","[None, None]"
474,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17']",[],"[None, None]","[None, None]"
474,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17']",[],"['11', None]","[None, None]"
474,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17']",[],"['11', '4']","[None, None]"
476,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11']",[],"[None, '4']","[None, None]"
476,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['22', '10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4']",[],"[None, None]","[None, None]"
476,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4']",[],"['22', None]","[None, None]"
476,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4']",[],"['22', '10']","[None, None]"
478,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22']",[],"[None, '10']","[None, None]"
478,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['18', '19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10']",[],"[None, None]","[None, None]"
478,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10']",[],"['18', None]","[None, None]"
478,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10']",[],"['18', '19']","[None, None]"
480,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18']",[],"[None, '19']","[None, None]"
480,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19']",[],"[None, None]","[None, None]"
480,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['5', '9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19']",[],"['15', None]","[None, None]"
480,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19']",[],"['15', '5']","[None, None]"
482,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15']",[],"[None, '5']","[None, None]"
482,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5']",[],"[None, None]","[None, None]"
482,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5']",[],"['9', None]","[None, None]"
482,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5']",[],"['9', '16']","[None, None]"
484,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",[],"[None, '16']","[None, None]"
484,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['21', '25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",['16'],"[None, None]","[None, None]"
484,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",['16'],"['21', None]","[None, None]"
484,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",['16'],"['21', '25']","[None, None]"
484,16 dispatched to IO0,dispatch_io,16,IO0,"['20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9']",[],"['21', '25']","['16', None]"
486,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21']",[],"[None, '25']","['16', None]"
486,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25']",[],"[None, None]","['16', None]"
486,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25']",[],"['20', None]","['16', None]"
486,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25']",[],"['20', '24']","['16', None]"
488,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20']",[],"[None, '24']","['16', None]"
488,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['6', '13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24']",[],"[None, None]","['16', None]"
488,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24']",[],"['6', None]","['16', None]"
488,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24']",[],"['6', '13']","['16', None]"
490,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6']",[],"[None, '13']","['16', None]"
490,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13']",[],"[None, None]","['16', None]"
490,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13']",[],"['23', None]","['16', None]"
490,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13']",[],"['23', '12']","['16', None]"
492,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23']",[],"[None, '12']","['16', None]"
492,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12']",[],"[None, None]","['16', None]"
492,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12']",[],"['14', None]","['16', None]"
492,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12']",[],"['14', '17']","['16', None]"
494,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14']",[],"[None, '17']","['16', None]"
494,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['11', '4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14']",['17'],"[None, None]","['16', None]"
494,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14']",['17'],"['11', None]","['16', None]"
494,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14']",['17'],"['11', '4']","['16', None]"
494,17 dispatched to IO1,dispatch_io,17,IO1,"['22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14']",[],"['11', '4']","['16', '17']"
496,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11']",[],"[None, '4']","['16', '17']"
496,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['22', '10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4']",[],"[None, None]","['16', '17']"
496,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4']",[],"['22', None]","['16', '17']"
496,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4']",[],"['22', '10']","['16', '17']"
498,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22']",[],"[None, '10']","['16', '17']"
498,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['18', '19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10']",[],"[None, None]","['16', '17']"
498,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10']",[],"['18', None]","['16', '17']"
498,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10']",[],"['18', '19']","['16', '17']"
499,16 finished I/O → ready queue,io_to_ready,16,IO0,"['15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16']",[],"['18', '19']","[None, '17']"
500,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18']",[],"[None, '19']","[None, '17']"
500,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19']",[],"[None, None]","[None, '17']"
500,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['5', '9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19']",[],"['15', None]","[None, '17']"
500,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19']",[],"['15', '5']","[None, '17']"
501,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['9', '21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19']",['5'],"['15', None]","[None, '17']"
501,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19']",['5'],"['15', '9']","[None, '17']"
501,5 dispatched to IO0,dispatch_io,5,IO0,"['21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19']",[],"['15', '9']","['5', '17']"
502,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15']",[],"[None, '9']","['5', '17']"
502,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15']",[],"['21', '9']","['5', '17']"
503,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9']",[],"['21', None]","['5', '17']"
503,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9']",[],"['21', '25']","['5', '17']"
504,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['20', '24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21']",[],"[None, '25']","['5', '17']"
504,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21']",[],"['20', '25']","['5', '17']"
505,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25']",[],"['20', None]","['5', '17']"
505,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25']",[],"['20', '24']","['5', '17']"
506,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['6', '13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20']",[],"[None, '24']","['5', '17']"
506,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20']",[],"['6', '24']","['5', '17']"
507,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24']",[],"['6', None]","['5', '17']"
507,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24']",[],"['6', '13']","['5', '17']"
508,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['23', '12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6']",[],"[None, '13']","['5', '17']"
508,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6']",[],"['23', '13']","['5', '17']"
509,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23']",[],"[None, '13']","['5', '17']"
509,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13']",[],"[None, None]","['5', '17']"
509,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13']",[],"['12', None]","['5', '17']"
509,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13']",[],"['12', '14']","['5', '17']"
510,5 finished I/O → ready queue,io_to_ready,5,IO0,"['11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5']",[],"['12', '14']","[None, '17']"
511,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12']",[],"[None, '14']","[None, '17']"
511,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14']",[],"[None, None]","[None, '17']"
511,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14']",[],"['11', None]","[None, '17']"
511,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14']",[],"['11', '4']","[None, '17']"
513,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"[None, '4']","[None, '17']"
513,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['22', '10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4']",[],"[None, None]","[None, '17']"
513,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4']",[],"['22', None]","[None, '17']"
513,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4']",[],"['22', '10']","[None, '17']"
515,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22']",[],"[None, '10']","[None, '17']"
515,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10']",[],"[None, None]","[None, '17']"
515,17 finished I/O → ready queue,io_to_ready,17,IO1,"['16', '18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17']",[],"[None, None]","[None, None]"
515,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17']",[],"['16', None]","[None, None]"
515,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17']",[],"['16', '18']","[None, None]"
517,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16']",[],"[None, '18']","[None, None]"
517,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18']",[],"[None, None]","[None, None]"
517,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18']",[],"['19', None]","[None, None]"
517,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18']",[],"['19', '15']","[None, None]"
519,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18']",['19'],"[None, '15']","[None, None]"
519,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15']",['19'],"[None, None]","[None, None]"
519,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15']",['19'],"['9', None]","[None, None]"
519,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15']",['19'],"['9', '21']","[None, None]"
519,19 dispatched to IO0,dispatch_io,19,IO0,"['25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15']",[],"['9', '21']","['19', None]"
521,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9']",[],"[None, '21']","['19', None]"
521,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21']",[],"[None, None]","['19', None]"
521,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21']",[],"['25', None]","['19', None]"
521,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21']",[],"['25', '20']","['19', None]"
523,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25']",[],"[None, '20']","['19', None]"
523,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20']",[],"[None, None]","['19', None]"
523,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20']",[],"['24', None]","['19', None]"
523,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20']",[],"['24', '6']","['19', None]"
525,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24']",[],"[None, '6']","['19', None]"
525,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['23', '13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6']",[],"[None, None]","['19', None]"
525,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6']",[],"['23', None]","['19', None]"
525,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6']",[],"['23', '13']","['19', None]"
527,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23']",[],"[None, '13']","['19', None]"
527,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13']",[],"[None, None]","['19', None]"
527,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13']",[],"['5', None]","['19', None]"
527,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13']",[],"['5', '12']","['19', None]"
529,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5']",[],"[None, '12']","['19', None]"
529,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12']",[],"[None, None]","['19', None]"
529,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12']",[],"['14', None]","['19', None]"
529,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12']",[],"['14', '11']","['19', None]"
531,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14']",[],"[None, '11']","['19', None]"
531,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['4', '22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"[None, None]","['19', None]"
531,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['22', '10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"['4', None]","['19', None]"
531,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"['4', '22']","['19', None]"
532,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['10', '17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",['22'],"['4', None]","['19', None]"
532,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",['22'],"['4', '10']","['19', None]"
532,22 dispatched to IO1,dispatch_io,22,IO1,"['17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"['4', '10']","['19', '22']"
533,4 finished all bursts,finished,4,CPU0,"['17', '16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"[None, '10']","['19', '22']"
533,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11']",[],"['17', '10']","['19', '22']"
534,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['16', '18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10']",[],"['17', None]","['19', '22']"
534,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10']",[],"['17', '16']","['19', '22']"
535,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17']",[],"[None, '16']","['19', '22']"
535,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17']",[],"['18', '16']","['19', '22']"
536,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16']",[],"['18', None]","['19', '22']"
536,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16']",[],"['18', '15']","['19', '22']"
537,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18']",[],"[None, '15']","['19', '22']"
537,19 finished I/O → ready queue,io_to_ready,19,IO0,"['9', '21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19']",[],"[None, '15']","[None, '22']"
537,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19']",[],"['9', '15']","[None, '22']"
538,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15']",[],"['9', None]","[None, '22']"
538,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15']",[],"['9', '21']","[None, '22']"
539,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['25', '20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9']",[],"[None, '21']","[None, '22']"
539,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9']",[],"['25', '21']","[None, '22']"
540,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['20', '24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21']",[],"['25', None]","[None, '22']"
540,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21']",[],"['25', '20']","[None, '22']"
541,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25']",[],"[None, '20']","[None, '22']"
541,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25']",[],"['24', '20']","[None, '22']"
542,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['6', '23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20']",[],"['24', None]","[None, '22']"
542,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20']",[],"['24', '6']","[None, '22']"
543,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24']",[],"[None, '6']","[None, '22']"
543,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24']",[],"['23', '6']","[None, '22']"
544,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['13', '5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24']",['6'],"['23', None]","[None, '22']"
544,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24']",['6'],"['23', '13']","[None, '22']"
544,6 dispatched to IO0,dispatch_io,6,IO0,"['5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24']",[],"['23', '13']","['6', '22']"
545,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['5', '12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23']",[],"[None, '13']","['6', '22']"
545,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23']",[],"['5', '13']","['6', '22']"
546,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13']",[],"['5', None]","['6', '22']"
546,22 finished I/O → ready queue,io_to_ready,22,IO1,"['12', '14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22']",[],"['5', None]","['6', None]"
546,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22']",[],"['5', '12']","['6', None]"
547,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5']",[],"[None, '12']","['6', None]"
547,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['14', '11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12']",[],"[None, None]","['6', None]"
547,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12']",[],"['14', None]","['6', None]"
547,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12']",[],"['14', '11']","['6', None]"
549,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14']",[],"[None, '11']","['6', None]"
549,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",[],"[None, None]","['6', None]"
549,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['17', '16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",[],"['10', None]","['6', None]"
549,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",[],"['10', '17']","['6', None]"
550,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['16', '18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",['10'],"[None, '17']","['6', None]"
550,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",['10'],"['16', '17']","['6', None]"
550,10 dispatched to IO1,dispatch_io,10,IO1,"['18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",[],"['16', '17']","['6', '10']"
551,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11']",['16'],"[None, '17']","['6', '10']"
551,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17']",['16'],"[None, None]","['6', '10']"
551,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17']",['16'],"['18', None]","['6', '10']"
551,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17']",['16'],"['18', '19']","['6', '10']"
552,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['15', '9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17']","['16', '18']","[None, '19']","['6', '10']"
552,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17']","['16', '18']","['15', '19']","['6', '10']"
553,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['9', '21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19']","['16', '18']","['15', None]","['6', '10']"
553,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19']","['16', '18']","['15', '9']","['6', '10']"
554,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15']","['16', '18']","[None, '9']","['6', '10']"
554,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15']","['16', '18']","['21', '9']","['6', '10']"
555,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9']","['16', '18']","['21', None]","['6', '10']"
555,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9']","['16', '18']","['21', '25']","['6', '10']"
556,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['20', '24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9']","['16', '18', '21']","[None, '25']","['6', '10']"
556,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9']","['16', '18', '21']","['20', '25']","['6', '10']"
557,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9', '25']","['16', '18', '21']","['20', None]","['6', '10']"
557,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9', '25']","['16', '18', '21']","['20', '24']","['6', '10']"
558,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '13', '22', '5', '12', '14', '11', '17', '19', '15', '9', '25', '20']","['16', '18', '21']","[None, '24']","['6', '10']"
558,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '22', '5', '12', '14', '11', '17', '19', '15', '9', '25', '20']","['16', '18', '21']","['23', '24']","['6', '10']"
559,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '22', '5', '12', '14', '11', '17', '19', '15', '9', '25', '20', '24']","['16', '18', '21']","['23', None]","['6', '10']"
559,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['22', '5', '12', '14', '11', '17', '19', '15', '9', '25', '20', '24']","['16', '18', '21']","['23', '13']","['6', '10']"
560,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['22', '5', '12', '14', '11', '17', '19', '15', '9', '25', '20', '24', '23']","['16', '18', '21']","[None, '13']","['6', '10']"
560,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['5', '12', '14', '11', '17', '19', '15', '9', '25', '20', '24', '23']","['16', '18', '21']","['22', '13']","['6', '10']"
561,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '12', '14', '11', '17', '19', '15', '9', '25', '20', '24', '23', '13']","['16', '18', '21']","['22', None]","['6', '10']"
561,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '14', '11', '17', '19', '15', '9', '25', '20', '24', '23', '13']","['16', '18', '21']","['22', '5']","['6', '10']"
562,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['12', '14', '11', '17', '19', '15', '9', '25', '20', '24', '23', '13', '22']","['16', '18', '21']","[None, '5']","['6', '10']"
562,5 finished all bursts,finished,5,CPU1,"['12', '14', '11', '17', '19', '15', '9', '25', '20', '24', '23', '13', '22']","['16', '18', '21']","[None, None]","['6', '10']"
562,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '11', '17', '19', '15', '9', '25', '20', '24', '23', '13', '22']","['16', '18', '21']","['12', None]","['6', '10']"
562,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '17', '19', '15', '9', '25', '20', '24', '23', '13', '22']","['16', '18', '21']","['12', '14']","['6', '10']"
564,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '17', '19', '15', '9', '25', '20', '24', '23', '13', '22', '12']","['16', '18', '21']","[None, '14']","['6', '10']"
564,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['11', '17', '19', '15', '9', '25', '20', '24', '23', '13', '22', '12', '14']","['16', '18', '21']","[None, None]","['6', '10']"
564,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['17', '19', '15', '9', '25', '20', '24', '23', '13', '22', '12', '14']","['16', '18', '21']","['11', None]","['6', '10']"
564,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '15', '9', '25', '20', '24', '23', '13', '22', '12', '14']","['16', '18', '21']","['11', '17']","['6', '10']"
566,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['19', '15', '9', '25', '20', '24', '23', '13', '22', '12', '14', '11']","['16', '18', '21']","[None, '17']","['6', '10']"
566,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '15', '9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17']","['16', '18', '21']","[None, None]","['6', '10']"
566,6 finished I/O → ready queue,io_to_ready,6,IO0,"['19', '15', '9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6']","['16', '18', '21']","[None, None]","[None, '10']"
566,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6']","['16', '18', '21']","['19', None]","[None, '10']"
566,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6']","['16', '18', '21']","['19', '15']","[None, '10']"
566,16 dispatched to IO0,dispatch_io,16,IO0,"['9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6']","['18', '21']","['19', '15']","['16', '10']"
568,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6', '19']","['18', '21']","[None, '15']","['16', '10']"
568,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15']","['18', '21']","[None, None]","['16', '10']"
568,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '20', '24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15']","['18', '21']","['9', None]","['16', '10']"
568,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['20', '24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15']","['18', '21']","['9', '25']","['16', '10']"
569,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['20', '24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15']","['18', '21', '9']","[None, '25']","['16', '10']"
569,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15']","['18', '21', '9']","['20', '25']","['16', '10']"
570,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15']","['18', '21', '9', '20']","[None, '25']","['16', '10']"
570,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15', '25']","['18', '21', '9', '20']","[None, None]","['16', '10']"
570,10 finished I/O → ready queue,io_to_ready,10,IO1,"['24', '23', '13', '22', '12', '14', '11', '17', '6', '19', '15', '25', '10']","['18', '21', '9', '20']","[None, None]","['16', None]"
570,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '13', '22', '12', '14', '11', '17', '6', '19', '15', '25', '10']","['18', '21', '9', '20']","['24', None]","['16', None]"
570,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '22', '12', '14', '11', '17', '6', '19', '15', '25', '10']","['18', '21', '9', '20']","['24', '23']","['16', None]"
570,18 dispatched to IO1,dispatch_io,18,IO1,"['13', '22', '12', '14', '11', '17', '6', '19', '15', '25', '10']","['21', '9', '20']","['24', '23']","['16', '18']"
571,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['13', '22', '12', '14', '11', '17', '6', '19', '15', '25', '10', '24']","['21', '9', '20']","[None, '23']","['16', '18']"
571,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['13', '22', '12', '14', '11', '17', '6', '19', '15', '25', '10', '24', '23']","['21', '9', '20']","[None, None]","['16', '18']"
571,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '12', '14', '11', '17', '6', '19', '15', '25', '10', '24', '23']","['21', '9', '20']","['13', None]","['16', '18']"
571,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '14', '11', '17', '6', '19', '15', '25', '10', '24', '23']","['21', '9', '20']","['13', '22']","['16', '18']"
573,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['12', '14', '11', '17', '6', '19', '15', '25', '10', '24', '23', '13']","['21', '9', '20']","[None, '22']","['16', '18']"
573,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '14', '11', '17', '6', '19', '15', '25', '10', '24', '23', '13', '22']","['21', '9', '20']","[None, None]","['16', '18']"
573,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '11', '17', '6', '19', '15', '25', '10', '24', '23', '13', '22']","['21', '9', '20']","['12', None]","['16', '18']"
573,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '17', '6', '19', '15', '25', '10', '24', '23', '13', '22']","['21', '9', '20']","['12', '14']","['16', '18']"
575,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '17', '6', '19', '15', '25', '10', '24', '23', '13', '22', '12']","['21', '9', '20']","[None, '14']","['16', '18']"
575,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '17', '6', '19', '15', '25', '10', '24', '23', '13', '22', '12', '14']","['21', '9', '20']","[None, None]","['16', '18']"
575,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['17', '6', '19', '15', '25', '10', '24', '23', '13', '22', '12', '14']","['21', '9', '20']","['11', None]","['16', '18']"
575,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '19', '15', '25', '10', '24', '23', '13', '22', '12', '14']","['21', '9', '20']","['11', '17']","['16', '18']"
577,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['6', '19', '15', '25', '10', '24', '23', '13', '22', '12', '14']","['21', '9', '20', '11']","[None, '17']","['16', '18']"
577,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['6', '19', '15', '25', '10', '24', '23', '13', '22', '12', '14', '17']","['21', '9', '20', '11']","[None, None]","['16', '18']"
577,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['19', '15', '25', '10', '24', '23', '13', '22', '12', '14', '17']","['21', '9', '20', '11']","['6', None]","['16', '18']"
577,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '25', '10', '24', '23', '13', '22', '12', '14', '17']","['21', '9', '20', '11']","['6', '19']","['16', '18']"
579,6 finished all bursts,finished,6,CPU0,"['15', '25', '10', '24', '23', '13', '22', '12', '14', '17']","['21', '9', '20', '11']","[None, '19']","['16', '18']"
579,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['15', '25', '10', '24', '23', '13', '22', '12', '14', '17', '19']","['21', '9', '20', '11']","[None, None]","['16', '18']"
579,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '10', '24', '23', '13', '22', '12', '14', '17', '19']","['21', '9', '20', '11']","['15', None]","['16', '18']"
579,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '24', '23', '13', '22', '12', '14', '17', '19']","['21', '9', '20', '11']","['15', '25']","['16', '18']"
580,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['10', '24', '23', '13', '22', '12', '14', '17', '19', '25']","['21', '9', '20', '11']","['15', None]","['16', '18']"
580,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '23', '13', '22', '12', '14', '17', '19', '25']","['21', '9', '20', '11']","['15', '10']","['16', '18']"
581,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['24', '23', '13', '22', '12', '14', '17', '19', '25', '15']","['21', '9', '20', '11']","[None, '10']","['16', '18']"
581,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '13', '22', '12', '14', '17', '19', '25', '15']","['21', '9', '20', '11']","['24', '10']","['16', '18']"
582,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '13', '22', '12', '14', '17', '19', '25', '15', '10']","['21', '9', '20', '11']","['24', None]","['16', '18']"
582,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '22', '12', '14', '17', '19', '25', '15', '10']","['21', '9', '20', '11']","['24', '23']","['16', '18']"
583,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '22', '12', '14', '17', '19', '25', '15', '10', '24']","['21', '9', '20', '11']","[None, '23']","['16', '18']"
583,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '12', '14', '17', '19', '25', '15', '10', '24']","['21', '9', '20', '11']","['13', '23']","['16', '18']"
584,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '12', '14', '17', '19', '25', '15', '10', '24', '23']","['21', '9', '20', '11']","['13', None]","['16', '18']"
584,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '14', '17', '19', '25', '15', '10', '24', '23']","['21', '9', '20', '11']","['13', '22']","['16', '18']"
585,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '14', '17', '19', '25', '15', '10', '24', '23', '13']","['21', '9', '20', '11']","[None, '22']","['16', '18']"
585,22 finished all bursts,finished,22,CPU1,"['12', '14', '17', '19', '25', '15', '10', '24', '23', '13']","['21', '9', '20', '11']","[None, None]","['16', '18']"
585,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '17', '19', '25', '15', '10', '24', '23', '13']","['21', '9', '20', '11']","['12', None]","['16', '18']"
585,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '19', '25', '15', '10', '24', '23', '13']","['21', '9', '20', '11']","['12', '14']","['16', '18']"
587,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '19', '25', '15', '10', '24', '23', '13', '12']","['21', '9', '20', '11']","[None, '14']","['16', '18']"
587,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '19', '25', '15', '10', '24', '23', '13', '12', '14']","['21', '9', '20', '11']","[None, None]","['16', '18']"
587,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '25', '15', '10', '24', '23', '13', '12', '14']","['21', '9', '20', '11']","['17', None]","['16', '18']"
587,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['25', '15', '10', '24', '23', '13', '12', '14']","['21', '9', '20', '11']","['17', '19']","['16', '18']"
589,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '15', '10', '24', '23', '13', '12', '14', '17']","['21', '9', '20', '11']","[None, '19']","['16', '18']"
589,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '15', '10', '24', '23', '13', '12', '14', '17', '19']","['21', '9', '20', '11']","[None, None]","['16', '18']"
589,18 finished I/O → ready queue,io_to_ready,18,IO1,"['25', '15', '10', '24', '23', '13', '12', '14', '17', '19', '18']","['21', '9', '20', '11']","[None, None]","['16', None]"
589,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['15', '10', '24', '23', '13', '12', '14', '17', '19', '18']","['21', '9', '20', '11']","['25', None]","['16', None]"
589,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '24', '23', '13', '12', '14', '17', '19', '18']","['21', '9', '20', '11']","['25', '15']","['16', None]"
589,21 dispatched to IO1,dispatch_io,21,IO1,"['10', '24', '23', '13', '12', '14', '17', '19', '18']","['9', '20', '11']","['25', '15']","['16', '21']"
591,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['10', '24', '23', '13', '12', '14', '17', '19', '18', '25']","['9', '20', '11']","[None, '15']","['16', '21']"
591,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '24', '23', '13', '12', '14', '17', '19', '18', '25', '15']","['9', '20', '11']","[None, None]","['16', '21']"
591,16 finished I/O → ready queue,io_to_ready,16,IO0,"['10', '24', '23', '13', '12', '14', '17', '19', '18', '25', '15', '16']","['9', '20', '11']","[None, None]","[None, '21']"
591,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '23', '13', '12', '14', '17', '19', '18', '25', '15', '16']","['9', '20', '11']","['10', None]","[None, '21']"
591,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '13', '12', '14', '17', '19', '18', '25', '15', '16']","['9', '20', '11']","['10', '24']","[None, '21']"
591,9 dispatched to IO0,dispatch_io,9,IO0,"['23', '13', '12', '14', '17', '19', '18', '25', '15', '16']","['20', '11']","['10', '24']","['9', '21']"
593,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['23', '13', '12', '14', '17', '19', '18', '25', '15', '16', '10']","['20', '11']","[None, '24']","['9', '21']"
593,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '13', '12', '14', '17', '19', '18', '25', '15', '16', '10', '24']","['20', '11']","[None, None]","['9', '21']"
593,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '12', '14', '17', '19', '18', '25', '15', '16', '10', '24']","['20', '11']","['23', None]","['9', '21']"
593,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '14', '17', '19', '18', '25', '15', '16', '10', '24']","['20', '11']","['23', '13']","['9', '21']"
595,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '14', '17', '19', '18', '25', '15', '16', '10', '24', '23']","['20', '11']","[None, '13']","['9', '21']"
595,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '17', '19', '18', '25', '15', '16', '10', '24', '23', '13']","['20', '11']","[None, None]","['9', '21']"
595,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '17', '19', '18', '25', '15', '16', '10', '24', '23', '13']","['20', '11']","['12', None]","['9', '21']"
595,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '19', '18', '25', '15', '16', '10', '24', '23', '13']","['20', '11']","['12', '14']","['9', '21']"
597,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['17', '19', '18', '25', '15', '16', '10', '24', '23', '13']","['20', '11', '12']","[None, '14']","['9', '21']"
597,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '19', '18', '25', '15', '16', '10', '24', '23', '13', '14']","['20', '11', '12']","[None, None]","['9', '21']"
597,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '18', '25', '15', '16', '10', '24', '23', '13', '14']","['20', '11', '12']","['17', None]","['9', '21']"
597,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '25', '15', '16', '10', '24', '23', '13', '14']","['20', '11', '12']","['17', '19']","['9', '21']"
599,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '25', '15', '16', '10', '24', '23', '13', '14', '17']","['20', '11', '12']","[None, '19']","['9', '21']"
599,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['18', '25', '15', '16', '10', '24', '23', '13', '14', '17']","['20', '11', '12', '19']","[None, None]","['9', '21']"
599,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '15', '16', '10', '24', '23', '13', '14', '17']","['20', '11', '12', '19']","['18', None]","['9', '21']"
599,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '16', '10', '24', '23', '13', '14', '17']","['20', '11', '12', '19']","['18', '25']","['9', '21']"
601,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '16', '10', '24', '23', '13', '14', '17', '18']","['20', '11', '12', '19']","[None, '25']","['9', '21']"
601,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['15', '16', '10', '24', '23', '13', '14', '17', '18', '25']","['20', '11', '12', '19']","[None, None]","['9', '21']"
601,21 finished I/O → ready queue,io_to_ready,21,IO1,"['15', '16', '10', '24', '23', '13', '14', '17', '18', '25', '21']","['20', '11', '12', '19']","[None, None]","['9', None]"
601,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '10', '24', '23', '13', '14', '17', '18', '25', '21']","['20', '11', '12', '19']","['15', None]","['9', None]"
601,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '24', '23', '13', '14', '17', '18', '25', '21']","['20', '11', '12', '19']","['15', '16']","['9', None]"
601,20 dispatched to IO1,dispatch_io,20,IO1,"['10', '24', '23', '13', '14', '17', '18', '25', '21']","['11', '12', '19']","['15', '16']","['9', '20']"
602,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['10', '24', '23', '13', '14', '17', '18', '25', '21', '15']","['11', '12', '19']","[None, '16']","['9', '20']"
602,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '23', '13', '14', '17', '18', '25', '21', '15']","['11', '12', '19']","['10', '16']","['9', '20']"
603,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['24', '23', '13', '14', '17', '18', '25', '21', '15', '16']","['11', '12', '19']","['10', None]","['9', '20']"
603,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '13', '14', '17', '18', '25', '21', '15', '16']","['11', '12', '19']","['10', '24']","['9', '20']"
604,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['23', '13', '14', '17', '18', '25', '21', '15', '16', '10']","['11', '12', '19']","[None, '24']","['9', '20']"
604,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '14', '17', '18', '25', '21', '15', '16', '10']","['11', '12', '19']","['23', '24']","['9', '20']"
605,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '14', '17', '18', '25', '21', '15', '16', '10', '24']","['11', '12', '19']","['23', None]","['9', '20']"
605,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '17', '18', '25', '21', '15', '16', '10', '24']","['11', '12', '19']","['23', '13']","['9', '20']"
606,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '17', '18', '25', '21', '15', '16', '10', '24', '23']","['11', '12', '19']","[None, '13']","['9', '20']"
606,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '18', '25', '21', '15', '16', '10', '24', '23']","['11', '12', '19']","['14', '13']","['9', '20']"
607,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '18', '25', '21', '15', '16', '10', '24', '23', '13']","['11', '12', '19']","['14', None]","['9', '20']"
607,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '25', '21', '15', '16', '10', '24', '23', '13']","['11', '12', '19']","['14', '17']","['9', '20']"
608,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['18', '25', '21', '15', '16', '10', '24', '23', '13', '14']","['11', '12', '19']","[None, '17']","['9', '20']"
608,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '21', '15', '16', '10', '24', '23', '13', '14']","['11', '12', '19']","['18', '17']","['9', '20']"
609,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '21', '15', '16', '10', '24', '23', '13', '14', '17']","['11', '12', '19']","['18', None]","['9', '20']"
609,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '15', '16', '10', '24', '23', '13', '14', '17']","['11', '12', '19']","['18', '25']","['9', '20']"
610,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '15', '16', '10', '24', '23', '13', '14', '17', '18']","['11', '12', '19']","[None, '25']","['9', '20']"
610,20 finished I/O → ready queue,io_to_ready,20,IO1,"['21', '15', '16', '10', '24', '23', '13', '14', '17', '18', '20']","['11', '12', '19']","[None, '25']","['9', None]"
610,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '16', '10', '24', '23', '13', '14', '17', '18', '20']","['11', '12', '19']","['21', '25']","['9', None]"
610,11 dispatched to IO1,dispatch_io,11,IO1,"['15', '16', '10', '24', '23', '13', '14', '17', '18', '20']","['12', '19']","['21', '25']","['9', '11']"
611,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['15', '16', '10', '24', '23', '13', '14', '17', '18', '20', '25']","['12', '19']","['21', None]","['9', '11']"
611,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '10', '24', '23', '13', '14', '17', '18', '20', '25']","['12', '19']","['21', '15']","['9', '11']"
612,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '10', '24', '23', '13', '14', '17', '18', '20', '25', '21']","['12', '19']","[None, '15']","['9', '11']"
612,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '24', '23', '13', '14', '17', '18', '20', '25', '21']","['12', '19']","['16', '15']","['9', '11']"
613,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '24', '23', '13', '14', '17', '18', '20', '25', '21', '15']","['12', '19']","['16', None]","['9', '11']"
613,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '23', '13', '14', '17', '18', '20', '25', '21', '15']","['12', '19']","['16', '10']","['9', '11']"
614,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '23', '13', '14', '17', '18', '20', '25', '21', '15', '16']","['12', '19']","[None, '10']","['9', '11']"
614,9 finished I/O → ready queue,io_to_ready,9,IO0,"['24', '23', '13', '14', '17', '18', '20', '25', '21', '15', '16', '9']","['12', '19']","[None, '10']","[None, '11']"
614,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '13', '14', '17', '18', '20', '25', '21', '15', '16', '9']","['12', '19']","['24', '10']","[None, '11']"
614,12 dispatched to IO0,dispatch_io,12,IO0,"['23', '13', '14', '17', '18', '20', '25', '21', '15', '16', '9']",['19'],"['24', '10']","['12', '11']"
615,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '13', '14', '17', '18', '20', '25', '21', '15', '16', '9', '10']",['19'],"['24', None]","['12', '11']"
615,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '14', '17', '18', '20', '25', '21', '15', '16', '9', '10']",['19'],"['24', '23']","['12', '11']"
616,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['13', '14', '17', '18', '20', '25', '21', '15', '16', '9', '10', '24']",['19'],"[None, '23']","['12', '11']"
616,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['13', '14', '17', '18', '20', '25', '21', '15', '16', '9', '10', '24', '23']",['19'],"[None, None]","['12', '11']"
616,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '17', '18', '20', '25', '21', '15', '16', '9', '10', '24', '23']",['19'],"['13', None]","['12', '11']"
616,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '18', '20', '25', '21', '15', '16', '9', '10', '24', '23']",['19'],"['13', '14']","['12', '11']"
617,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['17', '18', '20', '25', '21', '15', '16', '9', '10', '24', '23', '13']",['19'],"[None, '14']","['12', '11']"
617,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['17', '18', '20', '25', '21', '15', '16', '9', '10', '24', '23', '13']","['19', '14']","[None, None]","['12', '11']"
617,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '20', '25', '21', '15', '16', '9', '10', '24', '23', '13']","['19', '14']","['17', None]","['12', '11']"
617,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '25', '21', '15', '16', '9', '10', '24', '23', '13']","['19', '14']","['17', '18']","['12', '11']"
618,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['20', '25', '21', '15', '16', '9', '10', '24', '23', '13']","['19', '14', '17']","[None, '18']","['12', '11']"
618,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '21', '15', '16', '9', '10', '24', '23', '13']","['19', '14', '17']","['20', '18']","['12', '11']"
619,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['25', '21', '15', '16', '9', '10', '24', '23', '13', '18']","['19', '14', '17']","['20', None]","['12', '11']"
619,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '15', '16', '9', '10', '24', '23', '13', '18']","['19', '14', '17']","['20', '25']","['12', '11']"
620,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '15', '16', '9', '10', '24', '23', '13', '18', '20']","['19', '14', '17']","[None, '25']","['12', '11']"
620,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '16', '9', '10', '24', '23', '13', '18', '20']","['19', '14', '17']","['21', '25']","['12', '11']"
621,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['15', '16', '9', '10', '24', '23', '13', '18', '20', '25']","['19', '14', '17']","['21', None]","['12', '11']"
621,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '9', '10', '24', '23', '13', '18', '20', '25']","['19', '14', '17']","['21', '15']","['12', '11']"
622,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '9', '10', '24', '23', '13', '18', '20', '25', '21']","['19', '14', '17']","[None, '15']","['12', '11']"
622,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '10', '24', '23', '13', '18', '20', '25', '21']","['19', '14', '17']","['16', '15']","['12', '11']"
623,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '10', '24', '23', '13', '18', '20', '25', '21', '15']","['19', '14', '17']","['16', None]","['12', '11']"
623,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '24', '23', '13', '18', '20', '25', '21', '15']","['19', '14', '17']","['16', '9']","['12', '11']"
624,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['10', '24', '23', '13', '18', '20', '25', '21', '15', '16']","['19', '14', '17']","[None, '9']","['12', '11']"
624,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '23', '13', '18', '20', '25', '21', '15', '16']","['19', '14', '17']","['10', '9']","['12', '11']"
625,10 finished all bursts,finished,10,CPU0,"['24', '23', '13', '18', '20', '25', '21', '15', '16']","['19', '14', '17']","[None, '9']","['12', '11']"
625,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '23', '13', '18', '20', '25', '21', '15', '16', '9']","['19', '14', '17']","[None, None]","['12', '11']"
625,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '13', '18', '20', '25', '21', '15', '16', '9']","['19', '14', '17']","['24', None]","['12', '11']"
625,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '18', '20', '25', '21', '15', '16', '9']","['19', '14', '17']","['24', '23']","['12', '11']"
627,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '18', '20', '25', '21', '15', '16', '9', '24']","['19', '14', '17']","[None, '23']","['12', '11']"
627,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '18', '20', '25', '21', '15', '16', '9', '24', '23']","['19', '14', '17']","[None, None]","['12', '11']"
627,11 finished I/O → ready queue,io_to_ready,11,IO1,"['13', '18', '20', '25', '21', '15', '16', '9', '24', '23', '11']","['19', '14', '17']","[None, None]","['12', None]"
627,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '20', '25', '21', '15', '16', '9', '24', '23', '11']","['19', '14', '17']","['13', None]","['12', None]"
627,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '25', '21', '15', '16', '9', '24', '23', '11']","['19', '14', '17']","['13', '18']","['12', None]"
627,19 dispatched to IO1,dispatch_io,19,IO1,"['20', '25', '21', '15', '16', '9', '24', '23', '11']","['14', '17']","['13', '18']","['12', '19']"
629,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '25', '21', '15', '16', '9', '24', '23', '11', '13']","['14', '17']","[None, '18']","['12', '19']"
629,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['20', '25', '21', '15', '16', '9', '24', '23', '11', '13', '18']","['14', '17']","[None, None]","['12', '19']"
629,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '21', '15', '16', '9', '24', '23', '11', '13', '18']","['14', '17']","['20', None]","['12', '19']"
629,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '15', '16', '9', '24', '23', '11', '13', '18']","['14', '17']","['20', '25']","['12', '19']"
631,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '15', '16', '9', '24', '23', '11', '13', '18', '20']","['14', '17']","[None, '25']","['12', '19']"
631,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '15', '16', '9', '24', '23', '11', '13', '18', '20', '25']","['14', '17']","[None, None]","['12', '19']"
631,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '16', '9', '24', '23', '11', '13', '18', '20', '25']","['14', '17']","['21', None]","['12', '19']"
631,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '9', '24', '23', '11', '13', '18', '20', '25']","['14', '17']","['21', '15']","['12', '19']"
633,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '9', '24', '23', '11', '13', '18', '20', '25', '21']","['14', '17']","[None, '15']","['12', '19']"
633,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '9', '24', '23', '11', '13', '18', '20', '25', '21', '15']","['14', '17']","[None, None]","['12', '19']"
633,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '24', '23', '11', '13', '18', '20', '25', '21', '15']","['14', '17']","['16', None]","['12', '19']"
633,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '23', '11', '13', '18', '20', '25', '21', '15']","['14', '17']","['16', '9']","['12', '19']"
635,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['24', '23', '11', '13', '18', '20', '25', '21', '15', '16']","['14', '17']","[None, '9']","['12', '19']"
635,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '23', '11', '13', '18', '20', '25', '21', '15', '16', '9']","['14', '17']","[None, None]","['12', '19']"
635,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '11', '13', '18', '20', '25', '21', '15', '16', '9']","['14', '17']","['24', None]","['12', '19']"
635,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '13', '18', '20', '25', '21', '15', '16', '9']","['14', '17']","['24', '23']","['12', '19']"
636,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['11', '13', '18', '20', '25', '21', '15', '16', '9']","['14', '17', '23']","['24', None]","['12', '19']"
636,12 finished I/O → ready queue,io_to_ready,12,IO0,"['11', '13', '18', '20', '25', '21', '15', '16', '9', '12']","['14', '17', '23']","['24', None]","[None, '19']"
636,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['13', '18', '20', '25', '21', '15', '16', '9', '12']","['14', '17', '23']","['24', '11']","[None, '19']"
636,14 dispatched to IO0,dispatch_io,14,IO0,"['13', '18', '20', '25', '21', '15', '16', '9', '12']","['17', '23']","['24', '11']","['14', '19']"
637,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['13', '18', '20', '25', '21', '15', '16', '9', '12', '24']","['17', '23']","[None, '11']","['14', '19']"
637,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '20', '25', '21', '15', '16', '9', '12', '24']","['17', '23']","['13', '11']","['14', '19']"
638,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '20', '25', '21', '15', '16', '9', '12', '24', '11']","['17', '23']","['13', None]","['14', '19']"
638,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '25', '21', '15', '16', '9', '12', '24', '11']","['17', '23']","['13', '18']","['14', '19']"
639,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '25', '21', '15', '16', '9', '12', '24', '11', '13']","['17', '23']","[None, '18']","['14', '19']"
639,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '21', '15', '16', '9', '12', '24', '11', '13']","['17', '23']","['20', '18']","['14', '19']"
640,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['25', '21', '15', '16', '9', '12', '24', '11', '13', '18']","['17', '23']","['20', None]","['14', '19']"
640,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '15', '16', '9', '12', '24', '11', '13', '18']","['17', '23']","['20', '25']","['14', '19']"
641,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '15', '16', '9', '12', '24', '11', '13', '18', '20']","['17', '23']","[None, '25']","['14', '19']"
641,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '16', '9', '12', '24', '11', '13', '18', '20']","['17', '23']","['21', '25']","['14', '19']"
642,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['15', '16', '9', '12', '24', '11', '13', '18', '20', '25']","['17', '23']","['21', None]","['14', '19']"
642,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '9', '12', '24', '11', '13', '18', '20', '25']","['17', '23']","['21', '15']","['14', '19']"
643,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '9', '12', '24', '11', '13', '18', '20', '25', '21']","['17', '23']","[None, '15']","['14', '19']"
643,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '12', '24', '11', '13', '18', '20', '25', '21']","['17', '23']","['16', '15']","['14', '19']"
644,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['9', '12', '24', '11', '13', '18', '20', '25', '21', '15']","['17', '23']","['16', None]","['14', '19']"
644,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '24', '11', '13', '18', '20', '25', '21', '15']","['17', '23']","['16', '9']","['14', '19']"
645,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '24', '11', '13', '18', '20', '25', '21', '15', '16']","['17', '23']","[None, '9']","['14', '19']"
645,14 finished I/O → ready queue,io_to_ready,14,IO0,"['12', '24', '11', '13', '18', '20', '25', '21', '15', '16', '14']","['17', '23']","[None, '9']","[None, '19']"
645,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '11', '13', '18', '20', '25', '21', '15', '16', '14']","['17', '23']","['12', '9']","[None, '19']"
645,17 dispatched to IO0,dispatch_io,17,IO0,"['24', '11', '13', '18', '20', '25', '21', '15', '16', '14']",['23'],"['12', '9']","['17', '19']"
646,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '11', '13', '18', '20', '25', '21', '15', '16', '14', '9']",['23'],"['12', None]","['17', '19']"
646,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '13', '18', '20', '25', '21', '15', '16', '14', '9']",['23'],"['12', '24']","['17', '19']"
647,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '13', '18', '20', '25', '21', '15', '16', '14', '9', '12']",['23'],"[None, '24']","['17', '19']"
647,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '18', '20', '25', '21', '15', '16', '14', '9', '12']",['23'],"['11', '24']","['17', '19']"
648,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '18', '20', '25', '21', '15', '16', '14', '9', '12', '24']",['23'],"['11', None]","['17', '19']"
648,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['18', '20', '25', '21', '15', '16', '14', '9', '12', '24']",['23'],"['11', '13']","['17', '19']"
649,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '20', '25', '21', '15', '16', '14', '9', '12', '24', '11']",['23'],"[None, '13']","['17', '19']"
649,19 finished I/O → ready queue,io_to_ready,19,IO1,"['18', '20', '25', '21', '15', '16', '14', '9', '12', '24', '11', '19']",['23'],"[None, '13']","['17', None]"
649,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '25', '21', '15', '16', '14', '9', '12', '24', '11', '19']",['23'],"['18', '13']","['17', None]"
649,23 dispatched to IO1,dispatch_io,23,IO1,"['20', '25', '21', '15', '16', '14', '9', '12', '24', '11', '19']",[],"['18', '13']","['17', '23']"
650,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '25', '21', '15', '16', '14', '9', '12', '24', '11', '19', '13']",[],"['18', None]","['17', '23']"
650,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '21', '15', '16', '14', '9', '12', '24', '11', '19', '13']",[],"['18', '20']","['17', '23']"
651,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '21', '15', '16', '14', '9', '12', '24', '11', '19', '13', '18']",[],"[None, '20']","['17', '23']"
651,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '15', '16', '14', '9', '12', '24', '11', '19', '13', '18']",[],"['25', '20']","['17', '23']"
652,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['21', '15', '16', '14', '9', '12', '24', '11', '19', '13', '18', '20']",[],"['25', None]","['17', '23']"
652,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '16', '14', '9', '12', '24', '11', '19', '13', '18', '20']",[],"['25', '21']","['17', '23']"
653,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['15', '16', '14', '9', '12', '24', '11', '19', '13', '18', '20', '25']",[],"[None, '21']","['17', '23']"
653,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '14', '9', '12', '24', '11', '19', '13', '18', '20', '25']",[],"['15', '21']","['17', '23']"
654,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['16', '14', '9', '12', '24', '11', '19', '13', '18', '20', '25', '21']",[],"['15', None]","['17', '23']"
654,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['14', '9', '12', '24', '11', '19', '13', '18', '20', '25', '21']",[],"['15', '16']","['17', '23']"
655,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['14', '9', '12', '24', '11', '19', '13', '18', '20', '25', '21', '15']",[],"[None, '16']","['17', '23']"
655,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '12', '24', '11', '19', '13', '18', '20', '25', '21', '15']",[],"['14', '16']","['17', '23']"
656,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '12', '24', '11', '19', '13', '18', '20', '25', '21', '15', '16']",[],"['14', None]","['17', '23']"
656,17 finished I/O → ready queue,io_to_ready,17,IO0,"['9', '12', '24', '11', '19', '13', '18', '20', '25', '21', '15', '16', '17']",[],"['14', None]","[None, '23']"
656,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '24', '11', '19', '13', '18', '20', '25', '21', '15', '16', '17']",[],"['14', '9']","[None, '23']"
657,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['12', '24', '11', '19', '13', '18', '20', '25', '21', '15', '16', '17', '14']",[],"[None, '9']","[None, '23']"
657,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '11', '19', '13', '18', '20', '25', '21', '15', '16', '17', '14']",[],"['12', '9']","[None, '23']"
658,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '11', '19', '13', '18', '20', '25', '21', '15', '16', '17', '14', '9']",[],"['12', None]","[None, '23']"
658,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '19', '13', '18', '20', '25', '21', '15', '16', '17', '14', '9']",[],"['12', '24']","[None, '23']"
659,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '19', '13', '18', '20', '25', '21', '15', '16', '17', '14', '9', '12']",[],"[None, '24']","[None, '23']"
659,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['19', '13', '18', '20', '25', '21', '15', '16', '17', '14', '9', '12']",[],"['11', '24']","[None, '23']"
660,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '13', '18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24']",[],"['11', None]","[None, '23']"
660,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24']",[],"['11', '19']","[None, '23']"
661,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24', '11']",[],"[None, '19']","[None, '23']"
661,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24', '11']",[],"['13', '19']","[None, '23']"
662,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24', '11']",['13'],"[None, '19']","[None, '23']"
662,19 finished all bursts,finished,19,CPU1,"['18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24', '11']",['13'],"[None, None]","[None, '23']"
662,23 finished I/O → ready queue,io_to_ready,23,IO1,"['18', '20', '25', '21', '15', '16', '17', '14', '9', '12', '24', '11', '23']",['13'],"[None, None]","[None, None]"
662,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '25', '21', '15', '16', '17', '14', '9', '12', '24', '11', '23']",['13'],"['18', None]","[None, None]"
662,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '21', '15', '16', '17', '14', '9', '12', '24', '11', '23']",['13'],"['18', '20']","[None, None]"
662,13 dispatched to IO0,dispatch_io,13,IO0,"['25', '21', '15', '16', '17', '14', '9', '12', '24', '11', '23']",[],"['18', '20']","['13', None]"
664,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '21', '15', '16', '17', '14', '9', '12', '24', '11', '23', '18']",[],"[None, '20']","['13', None]"
664,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '21', '15', '16', '17', '14', '9', '12', '24', '11', '23', '18', '20']",[],"[None, None]","['13', None]"
664,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '15', '16', '17', '14', '9', '12', '24', '11', '23', '18', '20']",[],"['25', None]","['13', None]"
664,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '16', '17', '14', '9', '12', '24', '11', '23', '18', '20']",[],"['25', '21']","['13', None]"
666,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['15', '16', '17', '14', '9', '12', '24', '11', '23', '18', '20', '25']",[],"[None, '21']","['13', None]"
666,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '16', '17', '14', '9', '12', '24', '11', '23', '18', '20', '25', '21']",[],"[None, None]","['13', None]"
666,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '17', '14', '9', '12', '24', '11', '23', '18', '20', '25', '21']",[],"['15', None]","['13', None]"
666,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '14', '9', '12', '24', '11', '23', '18', '20', '25', '21']",[],"['15', '16']","['13', None]"
668,15 finished all bursts,finished,15,CPU0,"['17', '14', '9', '12', '24', '11', '23', '18', '20', '25', '21']",[],"[None, '16']","['13', None]"
668,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '14', '9', '12', '24', '11', '23', '18', '20', '25', '21', '16']",[],"[None, None]","['13', None]"
668,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '9', '12', '24', '11', '23', '18', '20', '25', '21', '16']",[],"['17', None]","['13', None]"
668,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '12', '24', '11', '23', '18', '20', '25', '21', '16']",[],"['17', '14']","['13', None]"
669,14 finished all bursts,finished,14,CPU1,"['9', '12', '24', '11', '23', '18', '20', '25', '21', '16']",[],"['17', None]","['13', None]"
669,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '24', '11', '23', '18', '20', '25', '21', '16']",[],"['17', '9']","['13', None]"
670,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['12', '24', '11', '23', '18', '20', '25', '21', '16', '17']",[],"[None, '9']","['13', None]"
670,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '11', '23', '18', '20', '25', '21', '16', '17']",[],"['12', '9']","['13', None]"
671,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '11', '23', '18', '20', '25', '21', '16', '17', '9']",[],"['12', None]","['13', None]"
671,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '23', '18', '20', '25', '21', '16', '17', '9']",[],"['12', '24']","['13', None]"
672,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '23', '18', '20', '25', '21', '16', '17', '9', '12']",[],"[None, '24']","['13', None]"
672,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['11', '23', '18', '20', '25', '21', '16', '17', '9', '12']",['24'],"[None, None]","['13', None]"
672,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '18', '20', '25', '21', '16', '17', '9', '12']",['24'],"['11', None]","['13', None]"
672,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '25', '21', '16', '17', '9', '12']",['24'],"['11', '23']","['13', None]"
672,24 dispatched to IO1,dispatch_io,24,IO1,"['18', '20', '25', '21', '16', '17', '9', '12']",[],"['11', '23']","['13', '24']"
674,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '20', '25', '21', '16', '17', '9', '12', '11']",[],"[None, '23']","['13', '24']"
674,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '20', '25', '21', '16', '17', '9', '12', '11', '23']",[],"[None, None]","['13', '24']"
674,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '25', '21', '16', '17', '9', '12', '11', '23']",[],"['18', None]","['13', '24']"
674,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '21', '16', '17', '9', '12', '11', '23']",[],"['18', '20']","['13', '24']"
676,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '21', '16', '17', '9', '12', '11', '23', '18']",[],"[None, '20']","['13', '24']"
676,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '21', '16', '17', '9', '12', '11', '23', '18', '20']",[],"[None, None]","['13', '24']"
676,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '16', '17', '9', '12', '11', '23', '18', '20']",[],"['25', None]","['13', '24']"
676,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '17', '9', '12', '11', '23', '18', '20']",[],"['25', '21']","['13', '24']"
678,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['16', '17', '9', '12', '11', '23', '18', '20', '25']",[],"[None, '21']","['13', '24']"
678,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '17', '9', '12', '11', '23', '18', '20', '25', '21']",[],"[None, None]","['13', '24']"
678,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '9', '12', '11', '23', '18', '20', '25', '21']",[],"['16', None]","['13', '24']"
678,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '12', '11', '23', '18', '20', '25', '21']",[],"['16', '17']","['13', '24']"
679,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['9', '12', '11', '23', '18', '20', '25', '21', '16']",[],"[None, '17']","['13', '24']"
679,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '11', '23', '18', '20', '25', '21', '16']",[],"['9', '17']","['13', '24']"
680,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '11', '23', '18', '20', '25', '21', '16', '17']",[],"['9', None]","['13', '24']"
680,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '23', '18', '20', '25', '21', '16', '17']",[],"['9', '12']","['13', '24']"
681,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['11', '23', '18', '20', '25', '21', '16', '17', '9']",[],"[None, '12']","['13', '24']"
681,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '18', '20', '25', '21', '16', '17', '9']",[],"['11', '12']","['13', '24']"
682,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '18', '20', '25', '21', '16', '17', '9', '12']",[],"['11', None]","['13', '24']"
682,24 finished I/O → ready queue,io_to_ready,24,IO1,"['23', '18', '20', '25', '21', '16', '17', '9', '12', '24']",[],"['11', None]","['13', None]"
682,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '25', '21', '16', '17', '9', '12', '24']",[],"['11', '23']","['13', None]"
683,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '20', '25', '21', '16', '17', '9', '12', '24', '11']",[],"[None, '23']","['13', None]"
683,13 finished I/O → ready queue,io_to_ready,13,IO0,"['18', '20', '25', '21', '16', '17', '9', '12', '24', '11', '13']",[],"[None, '23']","[None, None]"
683,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '25', '21', '16', '17', '9', '12', '24', '11', '13']",[],"['18', '23']","[None, None]"
684,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['20', '25', '21', '16', '17', '9', '12', '24', '11', '13', '23']",[],"['18', None]","[None, None]"
684,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '21', '16', '17', '9', '12', '24', '11', '13', '23']",[],"['18', '20']","[None, None]"
685,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '21', '16', '17', '9', '12', '24', '11', '13', '23', '18']",[],"[None, '20']","[None, None]"
685,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '16', '17', '9', '12', '24', '11', '13', '23', '18']",[],"['25', '20']","[None, None]"
686,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '16', '17', '9', '12', '24', '11', '13', '23', '18', '20']",[],"['25', None]","[None, None]"
686,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '17', '9', '12', '24', '11', '13', '23', '18', '20']",[],"['25', '21']","[None, None]"
687,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['16', '17', '9', '12', '24', '11', '13', '23', '18', '20', '25']",[],"[None, '21']","[None, None]"
687,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '9', '12', '24', '11', '13', '23', '18', '20', '25']",[],"['16', '21']","[None, None]"
688,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['17', '9', '12', '24', '11', '13', '23', '18', '20', '25', '16']",[],"[None, '21']","[None, None]"
688,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['17', '9', '12', '24', '11', '13', '23', '18', '20', '25', '16', '21']",[],"[None, None]","[None, None]"
688,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '12', '24', '11', '13', '23', '18', '20', '25', '16', '21']",[],"['17', None]","[None, None]"
688,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '24', '11', '13', '23', '18', '20', '25', '16', '21']",[],"['17', '9']","[None, None]"
690,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['12', '24', '11', '13', '23', '18', '20', '25', '16', '21']",['17'],"[None, '9']","[None, None]"
690,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '24', '11', '13', '23', '18', '20', '25', '16', '21', '9']",['17'],"[None, None]","[None, None]"
690,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '11', '13', '23', '18', '20', '25', '16', '21', '9']",['17'],"['12', None]","[None, None]"
690,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '13', '23', '18', '20', '25', '16', '21', '9']",['17'],"['12', '24']","[None, None]"
690,17 dispatched to IO0,dispatch_io,17,IO0,"['11', '13', '23', '18', '20', '25', '16', '21', '9']",[],"['12', '24']","['17', None]"
692,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '13', '23', '18', '20', '25', '16', '21', '9', '12']",[],"[None, '24']","['17', None]"
692,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['11', '13', '23', '18', '20', '25', '16', '21', '9', '12', '24']",[],"[None, None]","['17', None]"
692,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '23', '18', '20', '25', '16', '21', '9', '12', '24']",[],"['11', None]","['17', None]"
692,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '18', '20', '25', '16', '21', '9', '12', '24']",[],"['11', '13']","['17', None]"
693,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['23', '18', '20', '25', '16', '21', '9', '12', '24']",['11'],"[None, '13']","['17', None]"
693,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '20', '25', '16', '21', '9', '12', '24']",['11'],"['23', '13']","['17', None]"
693,11 dispatched to IO1,dispatch_io,11,IO1,"['18', '20', '25', '16', '21', '9', '12', '24']",[],"['23', '13']","['17', '11']"
694,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['18', '20', '25', '16', '21', '9', '12', '24', '13']",[],"['23', None]","['17', '11']"
694,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '25', '16', '21', '9', '12', '24', '13']",[],"['23', '18']","['17', '11']"
695,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '25', '16', '21', '9', '12', '24', '13', '23']",[],"[None, '18']","['17', '11']"
695,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '16', '21', '9', '12', '24', '13', '23']",[],"['20', '18']","['17', '11']"
696,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['25', '16', '21', '9', '12', '24', '13', '23', '18']",[],"['20', None]","['17', '11']"
696,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '21', '9', '12', '24', '13', '23', '18']",[],"['20', '25']","['17', '11']"
697,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['16', '21', '9', '12', '24', '13', '23', '18', '20']",[],"[None, '25']","['17', '11']"
697,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '9', '12', '24', '13', '23', '18', '20']",[],"['16', '25']","['17', '11']"
698,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '9', '12', '24', '13', '23', '18', '20', '25']",[],"['16', None]","['17', '11']"
698,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['9', '12', '24', '13', '23', '18', '20', '25']",[],"['16', '21']","['17', '11']"
699,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['9', '12', '24', '13', '23', '18', '20', '25', '16']",[],"[None, '21']","['17', '11']"
699,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '24', '13', '23', '18', '20', '25', '16']",[],"['9', '21']","['17', '11']"
700,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['12', '24', '13', '23', '18', '20', '25', '16', '21']",[],"['9', None]","['17', '11']"
700,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '13', '23', '18', '20', '25', '16', '21']",[],"['9', '12']","['17', '11']"
701,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['24', '13', '23', '18', '20', '25', '16', '21', '9']",[],"[None, '12']","['17', '11']"
701,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '23', '18', '20', '25', '16', '21', '9']",[],"['24', '12']","['17', '11']"
702,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '23', '18', '20', '25', '16', '21', '9', '12']",[],"['24', None]","['17', '11']"
702,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '18', '20', '25', '16', '21', '9', '12']",[],"['24', '13']","['17', '11']"
703,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '18', '20', '25', '16', '21', '9', '12', '24']",[],"[None, '13']","['17', '11']"
703,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '20', '25', '16', '21', '9', '12', '24']",[],"['23', '13']","['17', '11']"
704,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['18', '20', '25', '16', '21', '9', '12', '24', '13']",[],"['23', None]","['17', '11']"
704,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '25', '16', '21', '9', '12', '24', '13']",[],"['23', '18']","['17', '11']"
705,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['20', '25', '16', '21', '9', '12', '24', '13', '23']",[],"[None, '18']","['17', '11']"
705,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['20', '25', '16', '21', '9', '12', '24', '13', '23', '18']",[],"[None, None]","['17', '11']"
705,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '16', '21', '9', '12', '24', '13', '23', '18']",[],"['20', None]","['17', '11']"
705,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '21', '9', '12', '24', '13', '23', '18']",[],"['20', '25']","['17', '11']"
707,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['16', '21', '9', '12', '24', '13', '23', '18', '20']",[],"[None, '25']","['17', '11']"
707,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['16', '21', '9', '12', '24', '13', '23', '18', '20']",['25'],"[None, None]","['17', '11']"
707,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '9', '12', '24', '13', '23', '18', '20']",['25'],"['16', None]","['17', '11']"
707,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['9', '12', '24', '13', '23', '18', '20']",['25'],"['16', '21']","['17', '11']"
709,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['9', '12', '24', '13', '23', '18', '20', '16']",['25'],"[None, '21']","['17', '11']"
709,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['9', '12', '24', '13', '23', '18', '20', '16', '21']",['25'],"[None, None]","['17', '11']"
709,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '24', '13', '23', '18', '20', '16', '21']",['25'],"['9', None]","['17', '11']"
709,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '13', '23', '18', '20', '16', '21']",['25'],"['9', '12']","['17', '11']"
710,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['24', '13', '23', '18', '20', '16', '21', '12']",['25'],"['9', None]","['17', '11']"
710,11 finished I/O → ready queue,io_to_ready,11,IO1,"['24', '13', '23', '18', '20', '16', '21', '12', '11']",['25'],"['9', None]","['17', None]"
710,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '23', '18', '20', '16', '21', '12', '11']",['25'],"['9', '24']","['17', None]"
710,25 dispatched to IO1,dispatch_io,25,IO1,"['13', '23', '18', '20', '16', '21', '12', '11']",[],"['9', '24']","['17', '25']"
711,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '23', '18', '20', '16', '21', '12', '11', '9']",[],"[None, '24']","['17', '25']"
711,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '18', '20', '16', '21', '12', '11', '9']",[],"['13', '24']","['17', '25']"
712,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '18', '20', '16', '21', '12', '11', '9', '24']",[],"['13', None]","['17', '25']"
712,17 finished I/O → ready queue,io_to_ready,17,IO0,"['23', '18', '20', '16', '21', '12', '11', '9', '24', '17']",[],"['13', None]","[None, '25']"
712,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '20', '16', '21', '12', '11', '9', '24', '17']",[],"['13', '23']","[None, '25']"
713,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['18', '20', '16', '21', '12', '11', '9', '24', '17']",['13'],"[None, '23']","[None, '25']"
713,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '16', '21', '12', '11', '9', '24', '17']",['13'],"['18', '23']","[None, '25']"
713,13 dispatched to IO0,dispatch_io,13,IO0,"['20', '16', '21', '12', '11', '9', '24', '17']",[],"['18', '23']","['13', '25']"
714,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['20', '16', '21', '12', '11', '9', '24', '17']",['23'],"['18', None]","['13', '25']"
714,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '21', '12', '11', '9', '24', '17']",['23'],"['18', '20']","['13', '25']"
715,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '21', '12', '11', '9', '24', '17', '18']",['23'],"[None, '20']","['13', '25']"
715,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['21', '12', '11', '9', '24', '17', '18']",['23'],"['16', '20']","['13', '25']"
716,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['21', '12', '11', '9', '24', '17', '18', '16']",['23'],"[None, '20']","['13', '25']"
716,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '12', '11', '9', '24', '17', '18', '16', '20']",['23'],"[None, None]","['13', '25']"
716,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '11', '9', '24', '17', '18', '16', '20']",['23'],"['21', None]","['13', '25']"
716,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '9', '24', '17', '18', '16', '20']",['23'],"['21', '12']","['13', '25']"
718,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '9', '24', '17', '18', '16', '20', '21']",['23'],"[None, '12']","['13', '25']"
718,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '9', '24', '17', '18', '16', '20', '21', '12']",['23'],"[None, None]","['13', '25']"
718,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '24', '17', '18', '16', '20', '21', '12']",['23'],"['11', None]","['13', '25']"
718,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '17', '18', '16', '20', '21', '12']",['23'],"['11', '9']","['13', '25']"
720,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['24', '17', '18', '16', '20', '21', '12', '11']",['23'],"[None, '9']","['13', '25']"
720,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '17', '18', '16', '20', '21', '12', '11', '9']",['23'],"[None, None]","['13', '25']"
720,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '18', '16', '20', '21', '12', '11', '9']",['23'],"['24', None]","['13', '25']"
720,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '16', '20', '21', '12', '11', '9']",['23'],"['24', '17']","['13', '25']"
722,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['18', '16', '20', '21', '12', '11', '9', '24']",['23'],"[None, '17']","['13', '25']"
722,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '16', '20', '21', '12', '11', '9', '24', '17']",['23'],"[None, None]","['13', '25']"
722,25 finished I/O → ready queue,io_to_ready,25,IO1,"['18', '16', '20', '21', '12', '11', '9', '24', '17', '25']",['23'],"[None, None]","['13', None]"
722,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['16', '20', '21', '12', '11', '9', '24', '17', '25']",['23'],"['18', None]","['13', None]"
722,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '21', '12', '11', '9', '24', '17', '25']",['23'],"['18', '16']","['13', None]"
722,23 dispatched to IO1,dispatch_io,23,IO1,"['20', '21', '12', '11', '9', '24', '17', '25']",[],"['18', '16']","['13', '23']"
724,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '21', '12', '11', '9', '24', '17', '25', '18']",[],"[None, '16']","['13', '23']"
724,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '21', '12', '11', '9', '24', '17', '25', '18', '16']",[],"[None, None]","['13', '23']"
724,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '12', '11', '9', '24', '17', '25', '18', '16']",[],"['20', None]","['13', '23']"
724,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '11', '9', '24', '17', '25', '18', '16']",[],"['20', '21']","['13', '23']"
725,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['12', '11', '9', '24', '17', '25', '18', '16', '20']",[],"[None, '21']","['13', '23']"
725,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['12', '11', '9', '24', '17', '25', '18', '16', '20', '21']",[],"[None, None]","['13', '23']"
725,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '9', '24', '17', '25', '18', '16', '20', '21']",[],"['12', None]","['13', '23']"
725,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '24', '17', '25', '18', '16', '20', '21']",[],"['12', '11']","['13', '23']"
727,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '24', '17', '25', '18', '16', '20', '21', '12']",[],"[None, '11']","['13', '23']"
727,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['9', '24', '17', '25', '18', '16', '20', '21', '12', '11']",[],"[None, None]","['13', '23']"
727,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '17', '25', '18', '16', '20', '21', '12', '11']",[],"['9', None]","['13', '23']"
727,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '25', '18', '16', '20', '21', '12', '11']",[],"['9', '24']","['13', '23']"
729,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['17', '25', '18', '16', '20', '21', '12', '11', '9']",[],"[None, '24']","['13', '23']"
729,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '25', '18', '16', '20', '21', '12', '11', '9', '24']",[],"[None, None]","['13', '23']"
729,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '18', '16', '20', '21', '12', '11', '9', '24']",[],"['17', None]","['13', '23']"
729,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '16', '20', '21', '12', '11', '9', '24']",[],"['17', '25']","['13', '23']"
731,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '16', '20', '21', '12', '11', '9', '24', '17']",[],"[None, '25']","['13', '23']"
731,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '16', '20', '21', '12', '11', '9', '24', '17', '25']",[],"[None, None]","['13', '23']"
731,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['16', '20', '21', '12', '11', '9', '24', '17', '25']",[],"['18', None]","['13', '23']"
731,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '21', '12', '11', '9', '24', '17', '25']",[],"['18', '16']","['13', '23']"
732,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['20', '21', '12', '11', '9', '24', '17', '25']",['18'],"[None, '16']","['13', '23']"
732,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '12', '11', '9', '24', '17', '25']",['18'],"['20', '16']","['13', '23']"
733,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '12', '11', '9', '24', '17', '25', '16']",['18'],"['20', None]","['13', '23']"
733,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '11', '9', '24', '17', '25', '16']",['18'],"['20', '21']","['13', '23']"
734,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['12', '11', '9', '24', '17', '25', '16', '20']",['18'],"[None, '21']","['13', '23']"
734,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '9', '24', '17', '25', '16', '20']",['18'],"['12', '21']","['13', '23']"
735,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['11', '9', '24', '17', '25', '16', '20', '21']",['18'],"['12', None]","['13', '23']"
735,23 finished I/O → ready queue,io_to_ready,23,IO1,"['11', '9', '24', '17', '25', '16', '20', '21', '23']",['18'],"['12', None]","['13', None]"
735,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '24', '17', '25', '16', '20', '21', '23']",['18'],"['12', '11']","['13', None]"
735,18 dispatched to IO1,dispatch_io,18,IO1,"['9', '24', '17', '25', '16', '20', '21', '23']",[],"['12', '11']","['13', '18']"
736,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '24', '17', '25', '16', '20', '21', '23', '12']",[],"[None, '11']","['13', '18']"
736,13 finished I/O → ready queue,io_to_ready,13,IO0,"['9', '24', '17', '25', '16', '20', '21', '23', '12', '13']",[],"[None, '11']","[None, '18']"
736,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '17', '25', '16', '20', '21', '23', '12', '13']",[],"['9', '11']","[None, '18']"
737,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['24', '17', '25', '16', '20', '21', '23', '12', '13', '11']",[],"['9', None]","[None, '18']"
737,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '25', '16', '20', '21', '23', '12', '13', '11']",[],"['9', '24']","[None, '18']"
738,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['17', '25', '16', '20', '21', '23', '12', '13', '11']",['9'],"[None, '24']","[None, '18']"
738,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['25', '16', '20', '21', '23', '12', '13', '11']",['9'],"['17', '24']","[None, '18']"
738,9 dispatched to IO0,dispatch_io,9,IO0,"['25', '16', '20', '21', '23', '12', '13', '11']",[],"['17', '24']","['9', '18']"
739,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '16', '20', '21', '23', '12', '13', '11', '24']",[],"['17', None]","['9', '18']"
739,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '20', '21', '23', '12', '13', '11', '24']",[],"['17', '25']","['9', '18']"
740,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '20', '21', '23', '12', '13', '11', '24', '17']",[],"[None, '25']","['9', '18']"
740,25 finished all bursts,finished,25,CPU1,"['16', '20', '21', '23', '12', '13', '11', '24', '17']",[],"[None, None]","['9', '18']"
740,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '21', '23', '12', '13', '11', '24', '17']",[],"['16', None]","['9', '18']"
740,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '23', '12', '13', '11', '24', '17']",[],"['16', '20']","['9', '18']"
742,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '23', '12', '13', '11', '24', '17', '16']",[],"[None, '20']","['9', '18']"
742,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '23', '12', '13', '11', '24', '17', '16', '20']",[],"[None, None]","['9', '18']"
742,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '12', '13', '11', '24', '17', '16', '20']",[],"['21', None]","['9', '18']"
742,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '13', '11', '24', '17', '16', '20']",[],"['21', '23']","['9', '18']"
744,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '13', '11', '24', '17', '16', '20', '21']",[],"[None, '23']","['9', '18']"
744,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '13', '11', '24', '17', '16', '20', '21', '23']",[],"[None, None]","['9', '18']"
744,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '11', '24', '17', '16', '20', '21', '23']",[],"['12', None]","['9', '18']"
744,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '24', '17', '16', '20', '21', '23']",[],"['12', '13']","['9', '18']"
745,18 finished I/O → ready queue,io_to_ready,18,IO1,"['11', '24', '17', '16', '20', '21', '23', '18']",[],"['12', '13']","['9', None]"
746,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '24', '17', '16', '20', '21', '23', '18', '12']",[],"[None, '13']","['9', None]"
746,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '24', '17', '16', '20', '21', '23', '18', '12', '13']",[],"[None, None]","['9', None]"
746,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '17', '16', '20', '21', '23', '18', '12', '13']",[],"['11', None]","['9', None]"
746,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '16', '20', '21', '23', '18', '12', '13']",[],"['11', '24']","['9', None]"
748,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '16', '20', '21', '23', '18', '12', '13', '11']",[],"[None, '24']","['9', None]"
748,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '16', '20', '21', '23', '18', '12', '13', '11', '24']",[],"[None, None]","['9', None]"
748,9 finished I/O → ready queue,io_to_ready,9,IO0,"['17', '16', '20', '21', '23', '18', '12', '13', '11', '24', '9']",[],"[None, None]","[None, None]"
748,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['16', '20', '21', '23', '18', '12', '13', '11', '24', '9']",[],"['17', None]","[None, None]"
748,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '21', '23', '18', '12', '13', '11', '24', '9']",[],"['17', '16']","[None, None]"
749,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['20', '21', '23', '18', '12', '13', '11', '24', '9']",['16'],"['17', None]","[None, None]"
749,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '23', '18', '12', '13', '11', '24', '9']",['16'],"['17', '20']","[None, None]"
749,16 dispatched to IO0,dispatch_io,16,IO0,"['21', '23', '18', '12', '13', '11', '24', '9']",[],"['17', '20']","['16', None]"
750,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['21', '23', '18', '12', '13', '11', '24', '9', '17']",[],"[None, '20']","['16', None]"
750,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '18', '12', '13', '11', '24', '9', '17']",[],"['21', '20']","['16', None]"
751,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '18', '12', '13', '11', '24', '9', '17', '20']",[],"['21', None]","['16', None]"
751,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '12', '13', '11', '24', '9', '17', '20']",[],"['21', '23']","['16', None]"
752,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '12', '13', '11', '24', '9', '17', '20', '21']",[],"[None, '23']","['16', None]"
752,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '13', '11', '24', '9', '17', '20', '21']",[],"['18', '23']","['16', None]"
753,23 finished all bursts,finished,23,CPU1,"['12', '13', '11', '24', '9', '17', '20', '21']",[],"['18', None]","['16', None]"
753,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '11', '24', '9', '17', '20', '21']",[],"['18', '12']","['16', None]"
754,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '11', '24', '9', '17', '20', '21', '18']",[],"[None, '12']","['16', None]"
754,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '24', '9', '17', '20', '21', '18']",[],"['13', '12']","['16', None]"
755,13 finished all bursts,finished,13,CPU0,"['11', '24', '9', '17', '20', '21', '18']",[],"[None, '12']","['16', None]"
755,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '24', '9', '17', '20', '21', '18', '12']",[],"[None, None]","['16', None]"
755,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '9', '17', '20', '21', '18', '12']",[],"['11', None]","['16', None]"
755,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['9', '17', '20', '21', '18', '12']",[],"['11', '24']","['16', None]"
757,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['9', '17', '20', '21', '18', '12', '11']",[],"[None, '24']","['16', None]"
757,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['9', '17', '20', '21', '18', '12', '11', '24']",[],"[None, None]","['16', None]"
757,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '20', '21', '18', '12', '11', '24']",[],"['9', None]","['16', None]"
757,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '21', '18', '12', '11', '24']",[],"['9', '17']","['16', None]"
759,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['20', '21', '18', '12', '11', '24', '9']",[],"[None, '17']","['16', None]"
759,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '21', '18', '12', '11', '24', '9', '17']",[],"[None, None]","['16', None]"
759,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '18', '12', '11', '24', '9', '17']",[],"['20', None]","['16', None]"
759,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '12', '11', '24', '9', '17']",[],"['20', '21']","['16', None]"
761,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['18', '12', '11', '24', '9', '17', '20']",[],"[None, '21']","['16', None]"
761,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '12', '11', '24', '9', '17', '20', '21']",[],"[None, None]","['16', None]"
761,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '11', '24', '9', '17', '20', '21']",[],"['18', None]","['16', None]"
761,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '24', '9', '17', '20', '21']",[],"['18', '12']","['16', None]"
763,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['11', '24', '9', '17', '20', '21', '18']",[],"[None, '12']","['16', None]"
763,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '24', '9', '17', '20', '21', '18', '12']",[],"[None, None]","['16', None]"
763,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['24', '9', '17', '20', '21', '18', '12']",[],"['11', None]","['16', None]"
763,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['9', '17', '20', '21', '18', '12']",[],"['11', '24']","['16', None]"
764,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['9', '17', '20', '21', '18', '12']",['24'],"['11', None]","['16', None]"
764,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '20', '21', '18', '12']",['24'],"['11', '9']","['16', None]"
764,24 dispatched to IO1,dispatch_io,24,IO1,"['17', '20', '21', '18', '12']",[],"['11', '9']","['16', '24']"
765,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '20', '21', '18', '12', '11']",[],"[None, '9']","['16', '24']"
765,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '21', '18', '12', '11']",[],"['17', '9']","['16', '24']"
766,9 finished all bursts,finished,9,CPU1,"['20', '21', '18', '12', '11']",[],"['17', None]","['16', '24']"
766,16 finished I/O → ready queue,io_to_ready,16,IO0,"['20', '21', '18', '12', '11', '16']",[],"['17', None]","[None, '24']"
766,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '18', '12', '11', '16']",[],"['17', '20']","[None, '24']"
767,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '18', '12', '11', '16', '17']",[],"[None, '20']","[None, '24']"
767,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['21', '18', '12', '11', '16', '17', '20']",[],"[None, None]","[None, '24']"
767,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '12', '11', '16', '17', '20']",[],"['21', None]","[None, '24']"
767,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '11', '16', '17', '20']",[],"['21', '18']","[None, '24']"
769,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['12', '11', '16', '17', '20', '21']",[],"[None, '18']","[None, '24']"
769,18 finished all bursts,finished,18,CPU1,"['12', '11', '16', '17', '20', '21']",[],"[None, None]","[None, '24']"
769,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '16', '17', '20', '21']",[],"['12', None]","[None, '24']"
769,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '17', '20', '21']",[],"['12', '11']","[None, '24']"
770,12 finished all bursts,finished,12,CPU0,"['16', '17', '20', '21']",[],"[None, '11']","[None, '24']"
770,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '20', '21']",[],"['16', '11']","[None, '24']"
771,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['17', '20', '21', '11']",[],"['16', None]","[None, '24']"
771,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '21', '11']",[],"['16', '17']","[None, '24']"
772,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '21', '11', '16']",[],"[None, '17']","[None, '24']"
772,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '11', '16']",[],"['20', '17']","[None, '24']"
773,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['21', '11', '16', '17']",[],"['20', None]","[None, '24']"
773,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['11', '16', '17']",[],"['20', '21']","[None, '24']"
774,20 finished all bursts,finished,20,CPU0,"['11', '16', '17']",[],"[None, '21']","[None, '24']"
774,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '17']",[],"['11', '21']","[None, '24']"
775,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '17', '21']",[],"['11', None]","[None, '24']"
775,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '21']",[],"['11', '16']","[None, '24']"
776,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '21', '11']",[],"[None, '16']","[None, '24']"
776,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '11']",[],"['17', '16']","[None, '24']"
777,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '11', '16']",[],"['17', None]","[None, '24']"
777,24 finished I/O → ready queue,io_to_ready,24,IO1,"['21', '11', '16', '24']",[],"['17', None]","[None, None]"
777,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['11', '16', '24']",[],"['17', '21']","[None, None]"
778,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['11', '16', '24', '17']",[],"[None, '21']","[None, None]"
778,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '24', '17']",[],"['11', '21']","[None, None]"
779,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['16', '24', '17', '11']",[],"[None, '21']","[None, None]"
779,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['16', '24', '17', '11', '21']",[],"[None, None]","[None, None]"
779,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['24', '17', '11', '21']",[],"['16', None]","[None, None]"
779,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '11', '21']",[],"['16', '24']","[None, None]"
781,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['17', '11', '21', '16']",[],"[None, '24']","[None, None]"
781,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '11', '21', '16', '24']",[],"[None, None]","[None, None]"
781,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '21', '16', '24']",[],"['17', None]","[None, None]"
781,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '16', '24']",[],"['17', '11']","[None, None]"
783,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['21', '16', '24']",['17'],"[None, '11']","[None, None]"
783,11 finished all bursts,finished,11,CPU1,"['21', '16', '24']",['17'],"[None, None]","[None, None]"
783,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '24']",['17'],"['21', None]","[None, None]"
783,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['24'],['17'],"['21', '16']","[None, None]"
783,17 dispatched to IO0,dispatch_io,17,IO0,['24'],[],"['21', '16']","['17', None]"
785,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '21']",[],"[None, '16']","['17', None]"
785,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['24', '21', '16']",[],"[None, None]","['17', None]"
785,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['21', '16']",[],"['24', None]","['17', None]"
785,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['16'],[],"['24', '21']","['17', None]"
786,21 finished all bursts,finished,21,CPU1,['16'],[],"['24', None]","['17', None]"
786,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],[],"['24', '16']","['17', None]"
787,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '16']","['17', None]"
787,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', '16']","['17', None]"
788,16 finished all bursts,finished,16,CPU1,[],[],"['24', None]","['17', None]"
789,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['17', None]"
789,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
791,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['17', None]"
791,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
792,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],[],"[None, None]","['17', None]"
792,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
794,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['17', None]"
794,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
796,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['17', None]"
796,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
798,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['17', None]"
798,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
799,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],[],"['24', None]","[None, None]"
799,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['24', '17']","[None, None]"
800,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],[],"[None, '17']","[None, None]"
800,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', '17']","[None, None]"
801,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],[],"['24', None]","[None, None]"
801,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['24', '17']","[None, None]"
802,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '17']","[None, None]"
802,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', '17']","[None, None]"
803,24 finished all bursts,finished,24,CPU0,[],[],"[None, '17']","[None, None]"
803,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],[],"[None, None]","[None, None]"
803,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
805,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
805,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
807,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
807,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
809,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, None]","[None, None]"
809,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
811,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
811,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
813,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
813,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
815,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
815,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
817,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
817,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
819,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
819,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
821,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
821,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
823,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
823,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
825,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
825,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
826,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, None]","[None, None]"
826,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"[None, None]","['17', None]"
847,17 finished all bursts,finished,17,IO0,[],[],"[None, None]","[None, None]"
