<dict>
  <key>main-file</key>
  <string>D:/FPGA_HLS/Basic_Output/Vitis_HLS/Basic_Output/sol1/.autopilot/db/basic_output.pp.0.cpp</string>
  <key>diagnostics</key>
  <array>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>D:/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h</string>
      <key>line</key>
      <integer>678</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=unroll_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=and_reduce_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>D:/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h</string>
      <key>line</key>
      <integer>692</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=unroll_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=or_reduce_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>D:/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h</string>
      <key>line</key>
      <integer>706</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=unroll_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=xor_reduce_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>D:/FPGA_HLS/Basic_Output/Vitis_HLS/Basic_Output/sol1/csynth.tcl</string>
      <key>line</key>
      <integer>14</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=basic_output_XLX_SEP_ PragmaOptions=name=basic_output_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>D:/FPGA_HLS/Basic_Output/Vitis_HLS/Basic_Output/sol1/directives.tcl</string>
      <key>line</key>
      <integer>6</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=basic_output_XLX_SEP_ PragmaOptions=name=basic_output_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
  </array>
</dict>
