// Seed: 1275432206
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    output wire id_7,
    input wand id_8,
    input wand id_9,
    input wand id_10,
    output supply0 id_11,
    output supply1 id_12,
    input wand id_13,
    output wand id_14,
    output tri id_15,
    input wand id_16,
    input supply1 id_17,
    input tri id_18,
    input wire id_19,
    output wor id_20,
    input wire id_21,
    input supply0 id_22,
    input tri1 id_23,
    input wire id_24,
    output supply0 id_25,
    output supply0 id_26,
    input wire id_27,
    output supply1 id_28,
    input uwire id_29,
    output supply1 id_30,
    output wand id_31,
    input tri1 id_32,
    input uwire id_33,
    input wire id_34
);
  assign id_30 = id_9;
  assign id_28 = id_24;
  id_36(
      .id_0(1),
      .id_1(),
      .id_2(id_17),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_25),
      .id_6(id_20),
      .id_7(id_32),
      .id_8(id_28.id_20),
      .id_9(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    output wor id_8
);
  wire id_10;
  if (id_3) begin
    wire id_11;
  end else wire id_12;
  module_0(
      id_0,
      id_6,
      id_1,
      id_6,
      id_8,
      id_1,
      id_5,
      id_7,
      id_2,
      id_5,
      id_2,
      id_7,
      id_8,
      id_2,
      id_7,
      id_8,
      id_2,
      id_6,
      id_3,
      id_2,
      id_7,
      id_2,
      id_3,
      id_2,
      id_5,
      id_1,
      id_4,
      id_0,
      id_7,
      id_0,
      id_8,
      id_8,
      id_5,
      id_0,
      id_2
  );
endmodule
