

================================================================
== Vitis HLS Report for 'output_assignment'
================================================================
* Date:           Wed Apr  2 21:10:10 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  2.282 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     158|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |ret_V_10_fu_326_p2        |         +|   0|  0|  14|           6|           1|
    |ret_V_1_fu_98_p2          |         +|   0|  0|  14|           6|           1|
    |ret_V_4_fu_174_p2         |         +|   0|  0|  14|           6|           1|
    |ret_V_7_fu_250_p2         |         +|   0|  0|  14|           6|           1|
    |icmp_ln902_1_fu_168_p2    |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln902_2_fu_244_p2    |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln902_3_fu_320_p2    |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln902_fu_92_p2       |      icmp|   0|  0|  11|          10|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ret_V_12_fu_112_p3        |    select|   0|  0|   6|           1|           6|
    |ret_V_13_fu_188_p3        |    select|   0|  0|   6|           1|           6|
    |ret_V_14_fu_264_p3        |    select|   0|  0|   6|           1|           6|
    |ret_V_15_fu_340_p3        |    select|   0|  0|   6|           1|           6|
    |select_ln674_1_fu_204_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln674_2_fu_280_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln674_3_fu_356_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln674_fu_128_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln901_1_fu_180_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln901_2_fu_256_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln901_3_fu_332_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln901_fu_104_p3    |    select|   0|  0|   6|           1|           6|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 158|          77|          65|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   65|        130|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  64|   0|  128|         64|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|  130|         64|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  output_assignment|  return value|
|ap_return          |  out|  128|  ap_ctrl_hs|  output_assignment|  return value|
|WOMBAT_out_V_read  |   in|   64|     ap_none|  WOMBAT_out_V_read|        scalar|
+-------------------+-----+-----+------------+-------------------+--------------+

