#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  3 18:54:24 2023
# Process ID: 10420
# Current directory: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4476 C:\Users\Garrett\Desktop\Unorganized\School\Spring2023\FinalProject-20230429T220511Z-001\FinalProject\FinalProject.xpr
# Log file: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/vivado.log
# Journal file: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject\vivado.jou
# Running On: Jonesy, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 24, Host memory: 68413 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Garrett/Desktop/FinalProject-20230429T220511Z-001/FinalProject' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.230 ; gain = 427.371
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 16
[Wed May  3 18:55:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 16
[Wed May  3 18:56:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdrtMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module targetPCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.rdrtMux
Compiling module xil_defaultlib.immeMux
Compiling module xil_defaultlib.jalMUX
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.bMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.addrShift
Compiling module xil_defaultlib.immeShift
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemMux
Compiling module xil_defaultlib.targetPCAdder
Compiling module xil_defaultlib.programCounterMux
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1316.707 ; gain = 0.000
run 350 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May  3 19:42:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdrtMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module targetPCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.rdrtMux
Compiling module xil_defaultlib.immeMux
Compiling module xil_defaultlib.jalMUX
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.bMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.addrShift
Compiling module xil_defaultlib.immeShift
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemMux
Compiling module xil_defaultlib.targetPCAdder
Compiling module xil_defaultlib.programCounterMux
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 350 ns
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property part xczu7cg-ffvf1517-1-i [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z010clg400-1', does not match run part, 'xczu7cg-ffvf1517-1-i', for run 'synth_1'.
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May  3 19:48:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May  3 19:48:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu7cg-ffvf1517-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2418.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2467.043 ; gain = 20.789
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2467.043 ; gain = 20.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2951.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3097.691 ; gain = 1766.898
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May  3 19:52:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/impl_1/runme.log
copy_run -name synth_1_copy_1 [get_runs synth_1] 
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7z010clg400-1, does not match run part, xczu7cg-ffvf1517-1-i.
synth_1_copy_1
set_property part xc7z010clg400-1 [current_project]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May  3 20:37:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May  3 20:38:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: main
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'programCounter' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'programCounter' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v:2]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdrtMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rdrtMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'immeMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'immeMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v:3]
INFO: [Synth 8-6157] synthesizing module 'jalMUX' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'jalMUX' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v:3]
INFO: [Synth 8-6157] synthesizing module 'bMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'addrShift' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addrShift' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v:23]
INFO: [Synth 8-6157] synthesizing module 'immeShift' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v:3]
INFO: [Synth 8-6155] done synthesizing module 'immeShift' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v:3]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'dataMemMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dataMemMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'targetPCAdder' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'targetPCAdder' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v:3]
INFO: [Synth 8-6157] synthesizing module 'programCounterMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'programCounterMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-7129] Port r[31] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[30] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[29] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[28] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[27] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[26] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[25] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[24] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[23] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[22] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[21] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[20] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[19] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[18] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[17] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[16] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[15] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[14] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[13] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[12] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[11] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[10] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[9] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[8] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[7] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[1] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[0] in module dataMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4709.430 ; gain = 0.000
42 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property part xczu7cg-ffvf1517-2-e [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z010clg400-1', does not match run part, 'xczu7cg-ffvf1517-2-e', for run 'synth_1'.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z010clg400-1', does not match run part, 'xczu7cg-ffvf1517-2-e', for run 'synth_1_copy_1'.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu7cg-ffvf1517-2-e
Top: main
INFO: [Device 21-403] Loading part xczu7cg-ffvf1517-2-e
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'programCounter' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'programCounter' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v:2]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdrtMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rdrtMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'immeMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'immeMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v:3]
INFO: [Synth 8-6157] synthesizing module 'jalMUX' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'jalMUX' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v:3]
INFO: [Synth 8-6157] synthesizing module 'bMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'addrShift' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addrShift' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v:23]
INFO: [Synth 8-6157] synthesizing module 'immeShift' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v:3]
INFO: [Synth 8-6155] done synthesizing module 'immeShift' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v:3]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'dataMemMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dataMemMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'targetPCAdder' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'targetPCAdder' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v:3]
INFO: [Synth 8-6157] synthesizing module 'programCounterMux' [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'programCounterMux' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-7129] Port r[31] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[30] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[29] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[28] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[27] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[26] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[25] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[24] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[23] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[22] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[21] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[20] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[19] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[18] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[17] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[16] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[15] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[14] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[13] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[12] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[11] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[10] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[9] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[8] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[7] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[1] in module dataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[0] in module dataMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4709.430 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4709.430 ; gain = 0.000
43 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4709.430 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7cg-ffvf1517-2-e
WARNING: [Project 1-591] Current part 'xczu7cg-ffvf1517-2-e' is different from part 'xc7z010clg400-1' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
WARNING: [Project 1-1742] Device family associated with the design checkpoint (zynquplus) does not match the device family for the part selected with the -part option (zynq). Binary netlist can not be read, falling back to read EDIF.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4709.430 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-181] Cell 'BUFG' defined in file 'main.edf' is not a supported primitive for zynquplus part: xczu7cg-ffvf1517-2-e.  2 instances of this cell will be treated as black boxes, not architecture primitives [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'BUFG' instantiated as 'clk_IBUF_BUFG_inst'. 2 instances of this cell are unresolved black boxes. [C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4709.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  (CARRY4) => CARRY8: 14 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4709.430 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1

launch_runs impl_1 -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May  3 21:13:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/synth_1/runme.log
[Wed May  3 21:13:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 5800.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 5800.625 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 5800.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5800.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 350 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdrtMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module targetPCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.rdrtMux
Compiling module xil_defaultlib.immeMux
Compiling module xil_defaultlib.jalMUX
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.bMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.addrShift
Compiling module xil_defaultlib.immeShift
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemMux
Compiling module xil_defaultlib.targetPCAdder
Compiling module xil_defaultlib.programCounterMux
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 350 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 5800.625 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/addrShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addrShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/bMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/immeShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immeShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/programCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/rdrtMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdrtMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/targetPCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module targetPCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sources_1/new/jalMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.rdrtMux
Compiling module xil_defaultlib.immeMux
Compiling module xil_defaultlib.jalMUX
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.bMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.addrShift
Compiling module xil_defaultlib.immeShift
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemMux
Compiling module xil_defaultlib.targetPCAdder
Compiling module xil_defaultlib.programCounterMux
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Garrett/Desktop/Unorganized/School/Spring2023/FinalProject-20230429T220511Z-001/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 350 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  3 21:51:35 2023...
