

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU'
================================================================
* Date:           Fri Nov  3 02:33:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    215|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    292|    -|
|Register         |        -|    -|     227|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     227|    572|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_15_4_32_1_1_U583  |mux_15_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln108_3_fu_408_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln108_4_fu_509_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln108_fu_374_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln111_2_fu_380_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln111_fu_464_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_fu_469_p2     |         +|   0|  0|  38|          31|          31|
    |icmp_ln108_2_fu_515_p2  |      icmp|   0|  0|  15|           8|           5|
    |icmp_ln108_fu_368_p2    |      icmp|   0|  0|  15|           8|           2|
    |select_ln108_fu_521_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln113_fu_482_p3  |    select|   0|  0|  31|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 215|         122|          98|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                             Name                                             | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                     |  14|          3|    1|          3|
    |ap_done_int                                                                                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_3                                                                         |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem_load_1                                                              |   9|          2|    8|         16|
    |bw_fu_122                                                                                     |   9|          2|    8|         16|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_address0                       |  14|          3|    8|         24|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_address0                       |  14|          3|    8|         24|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0             |  14|          3|    8|         24|
    |grp_load_fu_339_p1                                                                            |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |  14|          3|    8|         24|
    |phi_mul_fu_118                                                                                |   9|          2|   17|         34|
    |phi_urem_fu_114                                                                               |   9|          2|    8|         16|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                         | 292|         63|  179|        487|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_577                                                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                                                                      |   2|   0|    2|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |bw_fu_122                                                                                      |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30_reg_607                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31_reg_612                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32_reg_617                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33_reg_622                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34_reg_627                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35_reg_632                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36_reg_637                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37_reg_642                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38_reg_647                        |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39_reg_652                        |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555_reg_582  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556_reg_587  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557_reg_592  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558_reg_597  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559_reg_602  |   8|   0|    8|          0|
    |phi_mul_fu_118                                                                                 |  17|   0|   17|          0|
    |phi_urem_fu_114                                                                                |   8|   0|    8|          0|
    |sext_ln108_cast_reg_569                                                                        |  32|   0|   32|          0|
    |sext_ln111_cast_reg_564                                                                        |  31|   0|   31|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 227|   0|  227|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                                                                  conv2_Pipeline_RELU|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                                                                  conv2_Pipeline_RELU|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                                                                  conv2_Pipeline_RELU|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                                                                  conv2_Pipeline_RELU|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                                                                  conv2_Pipeline_RELU|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                                                                  conv2_Pipeline_RELU|  return value|
|add_ln111_3                                                                                   |   in|    8|     ap_none|                                                                          add_ln111_3|        scalar|
|sext_ln108                                                                                    |   in|   30|     ap_none|                                                                           sext_ln108|        scalar|
|sext_ln111                                                                                    |   in|   30|     ap_none|                                                                           sext_ln111|        scalar|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0             |  out|    8|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0                  |  out|    1|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0                  |  out|    1|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0                   |  out|   32|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0                   |   in|   32|   ap_memory|             conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_address0                       |  out|    8|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_ce0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_we0                            |  out|    1|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_d0                             |  out|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_q0                             |   in|   32|   ap_memory|                       conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_q0        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address0    |  out|    8|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_ce0         |  out|    1|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_we0         |  out|    1|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_d0          |  out|   32|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_q0          |   in|   32|   ap_memory|    p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1|         array|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 7 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln111_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln111"   --->   Operation 8 'read' 'sext_ln111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln108_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln108"   --->   Operation 9 'read' 'sext_ln108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln111_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln111_3"   --->   Operation 10 'read' 'add_ln111_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln111_cast = sext i30 %sext_ln111_read"   --->   Operation 11 'sext' 'sext_ln111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln108_cast = sext i30 %sext_ln108_read"   --->   Operation 12 'sext' 'sext_ln108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw_3 = load i8 %bw" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 17 'load' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln108 = icmp_eq  i8 %bw_3, i8 255" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 18 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln108 = add i8 %bw_3, i8 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 19 'add' 'add_ln108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.body8.0.i.split, void %for.end.0.i.exitStub" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 20 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i8 %phi_urem" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 21 'load' 'phi_urem_load_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln111_2 = add i8 %add_ln111_3_read, i8 %phi_urem_load_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 22 'add' 'add_ln111_2' <Predicate = (!icmp_ln108)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %add_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 23 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 24 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 25 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 26 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 27 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 28 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 29 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 30 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 31 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 32 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 33 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 34 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 35 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 36 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 37 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 38 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 39 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 40 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 41 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 42 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 43 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 44 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 45 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 46 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 47 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 48 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 49 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 50 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 51 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 52 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 53 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%phi_mul_load = load i17 %phi_mul" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 54 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_2" [src/conv2.cpp:109->src/conv2.cpp:51]   --->   Operation 55 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 57 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.86ns)   --->   "%add_ln108_3 = add i17 %phi_mul_load, i17 482" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 58 'add' 'add_ln108_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul_load, i32 13, i32 16" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 60 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 61 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 62 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 63 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 64 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 65 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 66 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 67 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 68 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 69 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 70 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 71 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 72 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 73 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 74 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 75 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564, i4 %trunc_ln" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 75 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %tmp" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 76 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.01ns)   --->   "%add_ln111 = add i32 %tmp, i32 %sext_ln108_cast" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 77 'add' 'add_ln111' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.00ns)   --->   "%add_ln113 = add i31 %trunc_ln111, i31 %sext_ln111_cast" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 78 'add' 'add_ln113' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln111, i32 31" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 79 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.41ns)   --->   "%select_ln113 = select i1 %tmp_107, i31 0, i31 %add_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 80 'select' 'select_ln113' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%select_ln113_cast = zext i31 %select_ln113" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 81 'zext' 'select_ln113_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.74ns)   --->   "%switch_ln108 = switch i4 %trunc_ln, void %V32.i.i.i46.0.i.case.14, i4 0, void %V32.i.i.i46.0.i.case.0, i4 1, void %V32.i.i.i46.0.i.case.1, i4 2, void %V32.i.i.i46.0.i.case.2, i4 3, void %V32.i.i.i46.0.i.case.3, i4 4, void %V32.i.i.i46.0.i.case.4, i4 5, void %V32.i.i.i46.0.i.case.5, i4 6, void %V32.i.i.i46.0.i.case.6, i4 7, void %V32.i.i.i46.0.i.case.7, i4 8, void %V32.i.i.i46.0.i.case.8, i4 9, void %V32.i.i.i46.0.i.case.9, i4 10, void %V32.i.i.i46.0.i.case.10, i4 11, void %V32.i.i.i46.0.i.case.11, i4 12, void %V32.i.i.i46.0.i.case.12, i4 13, void %V32.i.i.i46.0.i.case.13" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 82 'switch' 'switch_ln108' <Predicate = true> <Delay = 0.74>
ST_2 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 83 'store' 'store_ln113' <Predicate = (trunc_ln == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 85 'store' 'store_ln113' <Predicate = (trunc_ln == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 86 'br' 'br_ln0' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 87 'store' 'store_ln113' <Predicate = (trunc_ln == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 89 'store' 'store_ln113' <Predicate = (trunc_ln == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 91 'store' 'store_ln113' <Predicate = (trunc_ln == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 93 'store' 'store_ln113' <Predicate = (trunc_ln == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 95 'store' 'store_ln113' <Predicate = (trunc_ln == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 97 'store' 'store_ln113' <Predicate = (trunc_ln == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 98 'br' 'br_ln0' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 99 'store' 'store_ln113' <Predicate = (trunc_ln == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 100 'br' 'br_ln0' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 101 'store' 'store_ln113' <Predicate = (trunc_ln == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 102 'br' 'br_ln0' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 103 'store' 'store_ln113' <Predicate = (trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 105 'store' 'store_ln113' <Predicate = (trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 107 'store' 'store_ln113' <Predicate = (trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 109 'store' 'store_ln113' <Predicate = (trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559" [src/conv2.cpp:113->src/conv2.cpp:51]   --->   Operation 111 'store' 'store_ln113' <Predicate = (trunc_ln == 15) | (trunc_ln == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (trunc_ln == 15) | (trunc_ln == 14)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%phi_urem_load = load i8 %phi_urem" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 113 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.76ns)   --->   "%add_ln108_4 = add i8 %phi_urem_load, i8 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 114 'add' 'add_ln108_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.76ns)   --->   "%icmp_ln108_2 = icmp_ult  i8 %add_ln108_4, i8 17" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 115 'icmp' 'icmp_ln108_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.39ns)   --->   "%select_ln108 = select i1 %icmp_ln108_2, i8 %add_ln108_4, i8 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 116 'select' 'select_ln108' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln108 = store i8 %add_ln108, i8 %bw" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 117 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln108 = store i17 %add_ln108_3, i17 %phi_mul" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 118 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln108 = store i8 %select_ln108, i8 %phi_urem" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 119 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body8.0.i" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 120 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln111_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln108]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                                              (alloca           ) [ 011]
phi_mul                                                                               (alloca           ) [ 011]
bw                                                                                    (alloca           ) [ 011]
sext_ln111_read                                                                       (read             ) [ 000]
sext_ln108_read                                                                       (read             ) [ 000]
add_ln111_3_read                                                                      (read             ) [ 000]
sext_ln111_cast                                                                       (sext             ) [ 001]
sext_ln108_cast                                                                       (sext             ) [ 001]
store_ln0                                                                             (store            ) [ 000]
store_ln0                                                                             (store            ) [ 000]
store_ln0                                                                             (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
bw_3                                                                                  (load             ) [ 000]
icmp_ln108                                                                            (icmp             ) [ 010]
add_ln108                                                                             (add              ) [ 001]
br_ln108                                                                              (br               ) [ 000]
phi_urem_load_1                                                                       (load             ) [ 000]
add_ln111_2                                                                           (add              ) [ 000]
zext_ln111                                                                            (zext             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 (getelementptr    ) [ 001]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 (getelementptr    ) [ 001]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 (getelementptr    ) [ 001]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 (getelementptr    ) [ 001]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38                       (getelementptr    ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39                       (getelementptr    ) [ 001]
phi_mul_load                                                                          (load             ) [ 000]
specpipeline_ln109                                                                    (specpipeline     ) [ 000]
speclooptripcount_ln108                                                               (speclooptripcount) [ 000]
specloopname_ln108                                                                    (specloopname     ) [ 000]
add_ln108_3                                                                           (add              ) [ 000]
trunc_ln                                                                              (partselect       ) [ 001]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48                       (load             ) [ 000]
conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49                       (load             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 (load             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 (load             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 (load             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 (load             ) [ 000]
p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 (load             ) [ 000]
tmp                                                                                   (mux              ) [ 000]
trunc_ln111                                                                           (trunc            ) [ 000]
add_ln111                                                                             (add              ) [ 000]
add_ln113                                                                             (add              ) [ 000]
tmp_107                                                                               (bitselect        ) [ 000]
select_ln113                                                                          (select           ) [ 000]
select_ln113_cast                                                                     (zext             ) [ 000]
switch_ln108                                                                          (switch           ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
store_ln113                                                                           (store            ) [ 000]
br_ln0                                                                                (br               ) [ 000]
phi_urem_load                                                                         (load             ) [ 000]
add_ln108_4                                                                           (add              ) [ 000]
icmp_ln108_2                                                                          (icmp             ) [ 000]
select_ln108                                                                          (select           ) [ 000]
store_ln108                                                                           (store            ) [ 000]
store_ln108                                                                           (store            ) [ 000]
store_ln108                                                                           (store            ) [ 000]
br_ln108                                                                              (br               ) [ 000]
ret_ln0                                                                               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln111_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln111_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln108">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln111">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.15i32.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="phi_urem_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="phi_mul_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bw_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln111_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="30" slack="0"/>
<pin id="128" dir="0" index="1" bw="30" slack="0"/>
<pin id="129" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln111_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln108_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="30" slack="0"/>
<pin id="134" dir="0" index="1" bw="30" slack="0"/>
<pin id="135" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln108_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln111_3_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln111_3_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564/1 store_ln113/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load_1/1 phi_urem_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln111_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="30" slack="0"/>
<pin id="344" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln108_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="30" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_cast/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln0_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln0_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="17" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln0_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bw_3_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_3/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln108_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln108_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln111_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_2/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln111_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="phi_mul_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="17" slack="1"/>
<pin id="407" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln108_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="17" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_3/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="17" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="0" index="3" bw="6" slack="0"/>
<pin id="419" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="0" index="3" bw="32" slack="0"/>
<pin id="429" dir="0" index="4" bw="32" slack="0"/>
<pin id="430" dir="0" index="5" bw="32" slack="0"/>
<pin id="431" dir="0" index="6" bw="32" slack="0"/>
<pin id="432" dir="0" index="7" bw="32" slack="0"/>
<pin id="433" dir="0" index="8" bw="32" slack="0"/>
<pin id="434" dir="0" index="9" bw="32" slack="0"/>
<pin id="435" dir="0" index="10" bw="32" slack="0"/>
<pin id="436" dir="0" index="11" bw="32" slack="0"/>
<pin id="437" dir="0" index="12" bw="32" slack="0"/>
<pin id="438" dir="0" index="13" bw="32" slack="0"/>
<pin id="439" dir="0" index="14" bw="32" slack="0"/>
<pin id="440" dir="0" index="15" bw="32" slack="0"/>
<pin id="441" dir="0" index="16" bw="4" slack="0"/>
<pin id="442" dir="1" index="17" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln111_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln111_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="30" slack="1"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln113_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="0" index="1" bw="30" slack="1"/>
<pin id="472" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_107_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_107/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln113_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="31" slack="0"/>
<pin id="485" dir="0" index="2" bw="31" slack="0"/>
<pin id="486" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln113_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln113_cast/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln108_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_4/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln108_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_2/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln108_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="8" slack="0"/>
<pin id="525" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln108_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="0" index="1" bw="8" slack="1"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln108_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="17" slack="0"/>
<pin id="535" dir="0" index="1" bw="17" slack="1"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln108_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="1"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="phi_urem_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="550" class="1005" name="phi_mul_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="17" slack="0"/>
<pin id="552" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="557" class="1005" name="bw_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="564" class="1005" name="sext_ln111_cast_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="31" slack="1"/>
<pin id="566" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln111_cast "/>
</bind>
</comp>

<comp id="569" class="1005" name="sext_ln108_cast_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln108_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="582" class="1005" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 "/>
</bind>
</comp>

<comp id="587" class="1005" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 "/>
</bind>
</comp>

<comp id="592" class="1005" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 "/>
</bind>
</comp>

<comp id="607" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="1"/>
<pin id="609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30 "/>
</bind>
</comp>

<comp id="612" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31 "/>
</bind>
</comp>

<comp id="617" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32 "/>
</bind>
</comp>

<comp id="622" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33 "/>
</bind>
</comp>

<comp id="627" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34 "/>
</bind>
</comp>

<comp id="632" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35 "/>
</bind>
</comp>

<comp id="637" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36 "/>
</bind>
</comp>

<comp id="642" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37 "/>
</bind>
</comp>

<comp id="647" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38 "/>
</bind>
</comp>

<comp id="652" class="1005" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="179" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="207" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="214" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="221" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="228" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="235" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="242" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="186" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="193" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="200" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="144" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="151" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="158" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="165" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="172" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="126" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="132" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="138" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="339" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="400"><net_src comp="386" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="401"><net_src comp="386" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="402"><net_src comp="386" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="403"><net_src comp="386" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="404"><net_src comp="386" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="444"><net_src comp="249" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="445"><net_src comp="255" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="446"><net_src comp="261" pin="3"/><net_sink comp="424" pin=3"/></net>

<net id="447"><net_src comp="267" pin="3"/><net_sink comp="424" pin=4"/></net>

<net id="448"><net_src comp="273" pin="3"/><net_sink comp="424" pin=5"/></net>

<net id="449"><net_src comp="279" pin="3"/><net_sink comp="424" pin=6"/></net>

<net id="450"><net_src comp="285" pin="3"/><net_sink comp="424" pin=7"/></net>

<net id="451"><net_src comp="291" pin="3"/><net_sink comp="424" pin=8"/></net>

<net id="452"><net_src comp="297" pin="3"/><net_sink comp="424" pin=9"/></net>

<net id="453"><net_src comp="303" pin="3"/><net_sink comp="424" pin=10"/></net>

<net id="454"><net_src comp="309" pin="3"/><net_sink comp="424" pin=11"/></net>

<net id="455"><net_src comp="315" pin="3"/><net_sink comp="424" pin=12"/></net>

<net id="456"><net_src comp="321" pin="3"/><net_sink comp="424" pin=13"/></net>

<net id="457"><net_src comp="327" pin="3"/><net_sink comp="424" pin=14"/></net>

<net id="458"><net_src comp="333" pin="3"/><net_sink comp="424" pin=15"/></net>

<net id="459"><net_src comp="414" pin="4"/><net_sink comp="424" pin=16"/></net>

<net id="463"><net_src comp="424" pin="17"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="424" pin="17"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="460" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="78" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="464" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="469" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="501"><net_src comp="490" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="504"><net_src comp="490" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="505"><net_src comp="490" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="506"><net_src comp="490" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="507"><net_src comp="490" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="508"><net_src comp="490" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="513"><net_src comp="339" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="48" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="112" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="509" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="537"><net_src comp="408" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="521" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="114" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="553"><net_src comp="118" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="560"><net_src comp="122" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="567"><net_src comp="342" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="572"><net_src comp="346" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="580"><net_src comp="374" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="585"><net_src comp="144" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="590"><net_src comp="151" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="595"><net_src comp="158" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="600"><net_src comp="165" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="605"><net_src comp="172" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="610"><net_src comp="179" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="615"><net_src comp="186" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="620"><net_src comp="193" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="625"><net_src comp="200" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="630"><net_src comp="207" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="635"><net_src comp="214" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="640"><net_src comp="221" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="645"><net_src comp="228" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="650"><net_src comp="235" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="655"><net_src comp="242" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {2 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {2 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {2 }
 - Input state : 
	Port: conv2_Pipeline_RELU : add_ln111_3 | {1 }
	Port: conv2_Pipeline_RELU : sext_ln108 | {1 }
	Port: conv2_Pipeline_RELU : sext_ln111 | {1 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {1 2 }
	Port: conv2_Pipeline_RELU : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {1 2 }
	Port: conv2_Pipeline_RELU : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {1 2 }
	Port: conv2_Pipeline_RELU : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {1 2 }
	Port: conv2_Pipeline_RELU : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {1 2 }
	Port: conv2_Pipeline_RELU : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {1 2 }
	Port: conv2_Pipeline_RELU : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		bw_3 : 1
		icmp_ln108 : 2
		add_ln108 : 2
		br_ln108 : 3
		phi_urem_load_1 : 1
		add_ln111_2 : 2
		zext_ln111 : 3
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 : 4
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 : 4
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 : 4
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 : 4
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39 : 4
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48 : 5
		conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49 : 5
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 : 5
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 : 5
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 : 5
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 : 5
		p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 : 5
	State 2
		add_ln108_3 : 1
		trunc_ln : 1
		tmp : 2
		trunc_ln111 : 3
		add_ln111 : 3
		add_ln113 : 4
		tmp_107 : 4
		select_ln113 : 5
		select_ln113_cast : 6
		switch_ln108 : 2
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		store_ln113 : 7
		add_ln108_4 : 1
		icmp_ln108_2 : 2
		select_ln108 : 3
		store_ln108 : 2
		store_ln108 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln108_fu_374       |    0    |    15   |
|          |      add_ln111_2_fu_380      |    0    |    15   |
|    add   |      add_ln108_3_fu_408      |    0    |    24   |
|          |       add_ln111_fu_464       |    0    |    39   |
|          |       add_ln113_fu_469       |    0    |    38   |
|          |      add_ln108_4_fu_509      |    0    |    15   |
|----------|------------------------------|---------|---------|
|    mux   |          tmp_fu_424          |    0    |    65   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln113_fu_482     |    0    |    31   |
|          |      select_ln108_fu_521     |    0    |    8    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln108_fu_368      |    0    |    15   |
|          |      icmp_ln108_2_fu_515     |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |  sext_ln111_read_read_fu_126 |    0    |    0    |
|   read   |  sext_ln108_read_read_fu_132 |    0    |    0    |
|          | add_ln111_3_read_read_fu_138 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln111_cast_fu_342    |    0    |    0    |
|          |    sext_ln108_cast_fu_346    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln111_fu_386      |    0    |    0    |
|          |   select_ln113_cast_fu_490   |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        trunc_ln_fu_414       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln111_fu_460      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|        tmp_107_fu_474        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   280   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------+--------+
|                                                                                             |   FF   |
+---------------------------------------------------------------------------------------------+--------+
|                                      add_ln108_reg_577                                      |    8   |
|                                          bw_reg_557                                         |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30_reg_607           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31_reg_612           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32_reg_617           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33_reg_622           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34_reg_627           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35_reg_632           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36_reg_637           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37_reg_642           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38_reg_647           |    8   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39_reg_652           |    8   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555_reg_582|    8   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556_reg_587|    8   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557_reg_592|    8   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558_reg_597|    8   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559_reg_602|    8   |
|                                       phi_mul_reg_550                                       |   17   |
|                                       phi_urem_reg_543                                      |    8   |
|                                   sext_ln108_cast_reg_569                                   |   32   |
|                                   sext_ln111_cast_reg_564                                   |   31   |
+---------------------------------------------------------------------------------------------+--------+
|                                            Total                                            |   224  |
+---------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_249 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_267 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_273 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_279 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_285 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_309 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_315 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_321 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_327 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  6.405  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   280  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   135  |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   224  |   415  |
+-----------+--------+--------+--------+
