Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 22 13:06:49 2022
| Host         : DIGITAL-59 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file codebreaker_serial_top_timing_summary_routed.rpt -pb codebreaker_serial_top_timing_summary_routed.pb -rpx codebreaker_serial_top_timing_summary_routed.rpx -warn_on_violation
| Design       : codebreaker_serial_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.515        0.000                      0                  627        0.140        0.000                      0                  627        3.000        0.000                       0                   292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100_clk_generator   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_clk_generator         1.515        0.000                      0                  627        0.140        0.000                      0                  627        4.500        0.000                       0                   288  
  clkfbout_clk_generator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_generator
  To Clock:  clk_100_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 4.907ns (63.984%)  route 2.762ns (36.016%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.646 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.646    Codebreaker_inst/Decrypt/j_calc_loop3_carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.980 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry__0/O[1]
                         net (fo=4, routed)           0.476     2.456    Codebreaker_inst/Decrypt/ram_inst/data3[5]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.303     2.759 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.759    Codebreaker_inst/Decrypt/ram_inst_n_28
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.399 r  Codebreaker_inst/Decrypt/j_calc_carry__0/O[3]
                         net (fo=2, routed)           0.639     4.038    Codebreaker_inst/Decrypt/ram_inst/data1[7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.306     4.344 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_37/O
                         net (fo=1, routed)           0.000     4.344    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_37_n_0
    SLICE_X6Y26          MUXF7 (Prop_muxf7_I1_O)      0.214     4.558 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_2/O
                         net (fo=1, routed)           0.690     5.248    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_2_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.739     6.763    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 4.706ns (62.132%)  route 2.868ns (37.868%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.538 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.465     2.003    Codebreaker_inst/Decrypt/data3[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.303     2.306 r  Codebreaker_inst/Decrypt/j_calc_carry_i_3/O
                         net (fo=1, routed)           0.000     2.306    Codebreaker_inst/Decrypt/j_calc_carry_i_3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.856 r  Codebreaker_inst/Decrypt/j_calc_carry/CO[3]
                         net (fo=1, routed)           0.000     2.856    Codebreaker_inst/Decrypt/j_calc_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.190 r  Codebreaker_inst/Decrypt/j_calc_carry__0/O[1]
                         net (fo=2, routed)           0.848     4.038    Codebreaker_inst/Decrypt/ram_inst/data1[5]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.303     4.341 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_41/O
                         net (fo=1, routed)           0.000     4.341    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_41_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     4.555 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_4/O
                         net (fo=1, routed)           0.598     5.153    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_4_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.739     6.763    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 4.846ns (64.094%)  route 2.715ns (35.906%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.646 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.646    Codebreaker_inst/Decrypt/j_calc_loop3_carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.980 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry__0/O[1]
                         net (fo=4, routed)           0.476     2.456    Codebreaker_inst/Decrypt/ram_inst/data3[5]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.303     2.759 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.759    Codebreaker_inst/Decrypt/ram_inst_n_28
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.339 r  Codebreaker_inst/Decrypt/j_calc_carry__0/O[2]
                         net (fo=2, routed)           0.618     3.957    Codebreaker_inst/Decrypt/ram_inst/data1[6]
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.302     4.259 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_39/O
                         net (fo=1, routed)           0.000     4.259    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_39_n_0
    SLICE_X7Y26          MUXF7 (Prop_muxf7_I1_O)      0.217     4.476 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_3/O
                         net (fo=1, routed)           0.664     5.140    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_3_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741     6.761    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 4.590ns (62.649%)  route 2.736ns (37.351%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.538 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.465     2.003    Codebreaker_inst/Decrypt/data3[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.303     2.306 r  Codebreaker_inst/Decrypt/j_calc_carry_i_3/O
                         net (fo=1, routed)           0.000     2.306    Codebreaker_inst/Decrypt/j_calc_carry_i_3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.856 r  Codebreaker_inst/Decrypt/j_calc_carry/CO[3]
                         net (fo=1, routed)           0.000     2.856    Codebreaker_inst/Decrypt/j_calc_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.078 r  Codebreaker_inst/Decrypt/j_calc_carry__0/O[0]
                         net (fo=2, routed)           0.553     3.631    Codebreaker_inst/Decrypt/ram_inst/data1[4]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.299     3.930 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_43/O
                         net (fo=1, routed)           0.000     3.930    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_43_n_0
    SLICE_X8Y24          MUXF7 (Prop_muxf7_I1_O)      0.214     4.144 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_5/O
                         net (fo=1, routed)           0.761     4.905    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_5_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.739     6.763    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 4.401ns (60.264%)  route 2.902ns (39.736%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.538 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.465     2.003    Codebreaker_inst/Decrypt/data3[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.303     2.306 r  Codebreaker_inst/Decrypt/j_calc_carry_i_3/O
                         net (fo=1, routed)           0.000     2.306    Codebreaker_inst/Decrypt/j_calc_carry_i_3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.886 r  Codebreaker_inst/Decrypt/j_calc_carry/O[2]
                         net (fo=2, routed)           0.760     3.647    Codebreaker_inst/Decrypt/ram_inst/data1[2]
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.302     3.949 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_47/O
                         net (fo=1, routed)           0.000     3.949    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_47_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.214     4.163 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_7/O
                         net (fo=1, routed)           0.719     4.882    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_7_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.739     6.763    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 4.465ns (63.077%)  route 2.614ns (36.923%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.538 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.465     2.003    Codebreaker_inst/Decrypt/data3[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.303     2.306 r  Codebreaker_inst/Decrypt/j_calc_carry_i_3/O
                         net (fo=1, routed)           0.000     2.306    Codebreaker_inst/Decrypt/j_calc_carry_i_3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.946 r  Codebreaker_inst/Decrypt/j_calc_carry/O[3]
                         net (fo=2, routed)           0.564     3.510    Codebreaker_inst/Decrypt/ram_inst/data1[3]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.306     3.816 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_45/O
                         net (fo=1, routed)           0.000     3.816    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_45_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     4.030 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_6/O
                         net (fo=1, routed)           0.628     4.658    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_6_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739     6.763    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 3.927ns (55.959%)  route 3.091ns (44.041%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.361 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/O[0]
                         net (fo=4, routed)           0.659     2.020    Codebreaker_inst/Decrypt/data3[0]
    SLICE_X7Y22          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582     2.602 r  Codebreaker_inst/Decrypt/j_calc_carry/O[1]
                         net (fo=2, routed)           0.657     3.259    Codebreaker_inst/Decrypt/ram_inst/data1[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.303     3.562 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_49/O
                         net (fo=1, routed)           0.000     3.562    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_49_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     3.779 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_8/O
                         net (fo=1, routed)           0.817     4.597    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_8_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741     6.761    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 3.917ns (58.181%)  route 2.815ns (41.819%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.361 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/O[0]
                         net (fo=4, routed)           0.353     1.714    Codebreaker_inst/Decrypt/data3[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.299     2.013 r  Codebreaker_inst/Decrypt/j_calc_carry_i_4/O
                         net (fo=1, routed)           0.000     2.013    Codebreaker_inst/Decrypt/j_calc_carry_i_4_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.260 r  Codebreaker_inst/Decrypt/j_calc_carry/O[0]
                         net (fo=2, routed)           0.722     2.982    Codebreaker_inst/Decrypt/ram_inst/data1[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.299     3.281 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_51/O
                         net (fo=1, routed)           0.000     3.281    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_51_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247     3.528 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_9/O
                         net (fo=1, routed)           0.783     4.311    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_9_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.481     7.967    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.388     7.579    
                         clock uncertainty           -0.077     7.502    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.740     6.762    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/j_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 4.689ns (66.947%)  route 2.315ns (33.053%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.646 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.646    Codebreaker_inst/Decrypt/j_calc_loop3_carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.980 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry__0/O[1]
                         net (fo=4, routed)           0.476     2.456    Codebreaker_inst/Decrypt/ram_inst/data3[5]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.303     2.759 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.759    Codebreaker_inst/Decrypt/ram_inst_n_28
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.399 r  Codebreaker_inst/Decrypt/j_calc_carry__0/O[3]
                         net (fo=2, routed)           0.882     4.281    Codebreaker_inst/Decrypt/ram_inst/data1[7]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.302     4.583 r  Codebreaker_inst/Decrypt/ram_inst/j[7]_i_3/O
                         net (fo=1, routed)           0.000     4.583    Codebreaker_inst/Decrypt/ram_inst_n_18
    SLICE_X7Y24          FDRE                                         r  Codebreaker_inst/Decrypt/j_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.500     7.987    Codebreaker_inst/Decrypt/clk_100
    SLICE_X7Y24          FDRE                                         r  Codebreaker_inst/Decrypt/j_reg[7]/C
                         clock pessimism             -0.425     7.561    
                         clock uncertainty           -0.077     7.485    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.075     7.560    Codebreaker_inst/Decrypt/j_reg[7]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/j_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 4.654ns (68.426%)  route 2.148ns (31.574%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.598    -2.421    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DOADO[0]
                         net (fo=12, routed)          0.957     0.990    Codebreaker_inst/Decrypt/ram_inst/DOADO[0]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     1.114    Codebreaker_inst/Decrypt/ram_inst_n_37
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.646 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.646    Codebreaker_inst/Decrypt/j_calc_loop3_carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.980 r  Codebreaker_inst/Decrypt/j_calc_loop3_carry__0/O[1]
                         net (fo=4, routed)           0.476     2.456    Codebreaker_inst/Decrypt/ram_inst/data3[5]
    SLICE_X7Y23          LUT6 (Prop_lut6_I0_O)        0.303     2.759 r  Codebreaker_inst/Decrypt/ram_inst/j_calc_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.759    Codebreaker_inst/Decrypt/ram_inst_n_28
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.339 r  Codebreaker_inst/Decrypt/j_calc_carry__0/O[2]
                         net (fo=2, routed)           0.714     4.053    Codebreaker_inst/Decrypt/ram_inst/data1[6]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.327     4.380 r  Codebreaker_inst/Decrypt/ram_inst/j[6]_i_1/O
                         net (fo=1, routed)           0.000     4.380    Codebreaker_inst/Decrypt/ram_inst_n_19
    SLICE_X7Y24          FDRE                                         r  Codebreaker_inst/Decrypt/j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         1.500     7.987    Codebreaker_inst/Decrypt/clk_100
    SLICE_X7Y24          FDRE                                         r  Codebreaker_inst/Decrypt/j_reg[6]/C
                         clock pessimism             -0.425     7.561    
                         clock uncertainty           -0.077     7.485    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)        0.075     7.560    Codebreaker_inst/Decrypt/j_reg[6]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  3.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Codebreaker_inst/Decrypt/Si_saved_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.891%)  route 0.302ns (59.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.554    -0.575    Codebreaker_inst/Decrypt/clk_100
    SLICE_X10Y26         FDRE                                         r  Codebreaker_inst/Decrypt/Si_saved_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Codebreaker_inst/Decrypt/Si_saved_reg[6]/Q
                         net (fo=4, routed)           0.195    -0.216    Codebreaker_inst/Decrypt/ram_inst/ram_reg_6[6]
    SLICE_X8Y26          LUT5 (Prop_lut5_I4_O)        0.045    -0.171 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_27/O
                         net (fo=1, routed)           0.107    -0.064    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_27_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.863    -0.305    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    -0.204    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CharDrawer_inst/FSM_onehot_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.589    -0.540    CharDrawer_inst/clk_100
    SLICE_X7Y36          FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  CharDrawer_inst/FSM_onehot_cs_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.321    CharDrawer_inst/send
    SLICE_X7Y36          FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.859    -0.310    CharDrawer_inst/clk_100
    SLICE_X7Y36          FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.231    -0.540    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.071    -0.469    CharDrawer_inst/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Codebreaker_inst/Decrypt/Si_saved_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.488%)  route 0.338ns (64.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.554    -0.575    Codebreaker_inst/Decrypt/clk_100
    SLICE_X11Y26         FDRE                                         r  Codebreaker_inst/Decrypt/Si_saved_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Codebreaker_inst/Decrypt/Si_saved_reg[4]/Q
                         net (fo=4, routed)           0.157    -0.277    Codebreaker_inst/Decrypt/ram_inst/ram_reg_6[4]
    SLICE_X11Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.232 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_29/O
                         net (fo=1, routed)           0.181    -0.051    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_29_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.863    -0.305    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.204    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Codebreaker_inst/Decrypt/Si_saved_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.627%)  route 0.378ns (64.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.554    -0.575    Codebreaker_inst/Decrypt/clk_100
    SLICE_X10Y26         FDRE                                         r  Codebreaker_inst/Decrypt/Si_saved_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Codebreaker_inst/Decrypt/Si_saved_reg[5]/Q
                         net (fo=4, routed)           0.158    -0.253    Codebreaker_inst/Decrypt/ram_inst/ram_reg_6[5]
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_28/O
                         net (fo=1, routed)           0.219     0.011    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_28_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.863    -0.305    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    -0.204    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 stopwatch_inst/d3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/d3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.577%)  route 0.164ns (46.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.560    -0.569    stopwatch_inst/d3/clk_100
    SLICE_X13Y32         FDRE                                         r  stopwatch_inst/d3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  stopwatch_inst/d3/count_reg[0]/Q
                         net (fo=7, routed)           0.164    -0.265    stopwatch_inst/d3/Q[0]
    SLICE_X13Y30         LUT4 (Prop_lut4_I1_O)        0.048    -0.217 r  stopwatch_inst/d3/count[3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.217    stopwatch_inst/d3/p_0_in__1[3]
    SLICE_X13Y30         FDRE                                         r  stopwatch_inst/d3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.826    -0.343    stopwatch_inst/d3/clk_100
    SLICE_X13Y30         FDRE                                         r  stopwatch_inst/d3/count_reg[3]/C
                         clock pessimism             -0.215    -0.557    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.107    -0.450    stopwatch_inst/d3/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CharDrawer_inst/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.367%)  route 0.100ns (30.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.589    -0.540    CharDrawer_inst/clk_100
    SLICE_X7Y36          FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  CharDrawer_inst/FSM_onehot_cs_reg[2]/Q
                         net (fo=4, routed)           0.100    -0.313    CharDrawer_inst/FSM_onehot_cs_reg_n_0_[2]
    SLICE_X7Y36          LUT4 (Prop_lut4_I1_O)        0.098    -0.215 r  CharDrawer_inst/FSM_onehot_cs[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.215    CharDrawer_inst/FSM_onehot_cs[3]_i_2__0_n_0
    SLICE_X7Y36          FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.859    -0.310    CharDrawer_inst/clk_100
    SLICE_X7Y36          FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[3]/C
                         clock pessimism             -0.231    -0.540    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092    -0.448    CharDrawer_inst/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Codebreaker_inst/Decrypt/Si_saved_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.865%)  route 0.408ns (66.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.554    -0.575    Codebreaker_inst/Decrypt/clk_100
    SLICE_X10Y26         FDRE                                         r  Codebreaker_inst/Decrypt/Si_saved_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  Codebreaker_inst/Decrypt/Si_saved_reg[7]/Q
                         net (fo=3, routed)           0.221    -0.191    Codebreaker_inst/Decrypt/ram_inst/ram_reg_6[7]
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_26/O
                         net (fo=1, routed)           0.187     0.042    Codebreaker_inst/Decrypt/ram_inst/ram_reg_i_26_n_0
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.863    -0.305    Codebreaker_inst/Decrypt/ram_inst/clk_100
    RAMB18_X0Y10         RAMB18E1                                     r  Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    -0.204    Codebreaker_inst/Decrypt/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 stopwatch_inst/d3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/d3/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.179%)  route 0.164ns (46.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.560    -0.569    stopwatch_inst/d3/clk_100
    SLICE_X13Y32         FDRE                                         r  stopwatch_inst/d3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  stopwatch_inst/d3/count_reg[0]/Q
                         net (fo=7, routed)           0.164    -0.265    stopwatch_inst/d3/Q[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  stopwatch_inst/d3/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.220    stopwatch_inst/d3/p_0_in__1[2]
    SLICE_X13Y30         FDRE                                         r  stopwatch_inst/d3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.826    -0.343    stopwatch_inst/d3/clk_100
    SLICE_X13Y30         FDRE                                         r  stopwatch_inst/d3/count_reg[2]/C
                         clock pessimism             -0.215    -0.557    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.091    -0.466    stopwatch_inst/d3/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSC/count_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSC/count_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.556    -0.573    SSC/clk_100
    SLICE_X13Y27         FDRE                                         r  SSC/count_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  SSC/count_val_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.324    SSC/count_val_reg_n_0_[11]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  SSC/count_val_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    SSC/count_val_reg[8]_i_1_n_4
    SLICE_X13Y27         FDRE                                         r  SSC/count_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.823    -0.346    SSC/clk_100
    SLICE_X13Y27         FDRE                                         r  SSC/count_val_reg[11]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.105    -0.468    SSC/count_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSC/count_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSC/count_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.553    -0.576    SSC/clk_100
    SLICE_X13Y25         FDRE                                         r  SSC/count_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  SSC/count_val_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.327    SSC/count_val_reg_n_0_[3]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  SSC/count_val_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    SSC/count_val_reg[0]_i_1_n_4
    SLICE_X13Y25         FDRE                                         r  SSC/count_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=286, routed)         0.820    -0.349    SSC/clk_100
    SLICE_X13Y25         FDRE                                         r  SSC/count_val_reg[3]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.105    -0.471    SSC/count_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10    Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10    Codebreaker_inst/Decrypt/ram_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_generator_inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y36     CharDrawer_inst/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y36     CharDrawer_inst/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y36     CharDrawer_inst/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y36     CharDrawer_inst/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y38     CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y38     CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y34     Codebreaker_inst/Decrypt/bytes_out_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34     Codebreaker_inst/Decrypt/bytes_out_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     Codebreaker_inst/Decrypt/bytes_out_reg[58]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     Codebreaker_inst/Decrypt/bytes_out_reg[96]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     Codebreaker_inst/Decrypt/bytes_out_reg[97]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y38     CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y38     CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38     CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37     CharDrawer_inst/TX/timer_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y37     CharDrawer_inst/TX/timer_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y34     Codebreaker_inst/Decrypt/bytes_out_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36     Codebreaker_inst/Decrypt/bytes_out_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34     Codebreaker_inst/Decrypt/bytes_out_reg[109]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_generator_inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT



