Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul  8 14:33:38 2018
| Host         : Vivado-dev running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.848        0.000                      0                  389        0.102        0.000                      0                  389        4.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.848        0.000                      0                  389        0.102        0.000                      0                  389        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.178ns (21.214%)  route 4.375ns (78.786%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 f  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 r  v_count[9]_i_5/O
                         net (fo=26, routed)          1.059     8.923    v_count[9]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I2_O)        0.146     9.069 r  VGA_VS_i_2/O
                         net (fo=1, routed)           0.814     9.882    pulse_generator_small_0/v_count_reg[0]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.328    10.210 r  pulse_generator_small_0/VGA_VS_i_1/O
                         net (fo=1, routed)           0.671    10.881    pulse_generator_small_0_n_16
    SLICE_X2Y97          FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.728    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.173ns (21.416%)  route 4.304ns (78.584%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.797    10.805    yframe
    SLICE_X4Y92          FDRE                                         r  yframe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  yframe_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.429    14.836    yframe_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.173ns (21.416%)  route 4.304ns (78.584%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.797    10.805    yframe
    SLICE_X4Y92          FDRE                                         r  yframe_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  yframe_reg[6]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.429    14.836    yframe_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.173ns (21.416%)  route 4.304ns (78.584%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.797    10.805    yframe
    SLICE_X4Y92          FDRE                                         r  yframe_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  yframe_reg[7]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_CE)      -0.429    14.836    yframe_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.173ns (21.719%)  route 4.228ns (78.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.720    10.729    yframe
    SLICE_X4Y93          FDRE                                         r  yframe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  yframe_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.429    14.837    yframe_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.173ns (21.719%)  route 4.228ns (78.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.720    10.729    yframe
    SLICE_X4Y93          FDRE                                         r  yframe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  yframe_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.429    14.837    yframe_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.173ns (21.719%)  route 4.228ns (78.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.720    10.729    yframe
    SLICE_X4Y93          FDRE                                         r  yframe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  yframe_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.429    14.837    yframe_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.173ns (21.719%)  route 4.228ns (78.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.720    10.729    yframe
    SLICE_X4Y93          FDRE                                         r  yframe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  yframe_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.429    14.837    yframe_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yframe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.173ns (21.719%)  route 4.228ns (78.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.890     9.689    pulse_generator_small_0/h_count_reg[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.319    10.008 r  pulse_generator_small_0/yframe[7]_i_2/O
                         net (fo=8, routed)           0.720    10.729    yframe
    SLICE_X4Y93          FDRE                                         r  yframe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  yframe_reg[4]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.429    14.837    yframe_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.206ns (22.943%)  route 4.051ns (77.057%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  h_count_reg[9]/Q
                         net (fo=6, routed)           1.161     6.945    h_count_reg__0[9]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  v_count[9]_i_7/O
                         net (fo=1, routed)           0.670     7.739    v_count[9]_i_7_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.863 f  v_count[9]_i_5/O
                         net (fo=26, routed)          0.787     8.650    pulse_generator_small_0/h_count_reg[9]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.150     8.800 r  pulse_generator_small_0/h_count[3]_i_1/O
                         net (fo=17, routed)          0.823     9.622    pulse_generator_small_0/h_count_reg[0]
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.352     9.974 r  pulse_generator_small_0/ypix_counter[4]_i_2/O
                         net (fo=5, routed)           0.610    10.584    ypix_counter
    SLICE_X9Y93          FDRE                                         r  ypix_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.524    14.947    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  ypix_counter_reg[4]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y93          FDRE (Setup_fdre_C_CE)      -0.409    14.761    ypix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_7
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_5
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_6
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_4
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_7
    SLICE_X1Y101         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_5
    SLICE_X1Y101         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.757%)  route 0.093ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  h_count_reg[0]/Q
                         net (fo=6, routed)           0.093     1.757    h_count_reg__0[0]
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    p_0_in[4]
    SLICE_X4Y97          FDRE                                         r  h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  h_count_reg[4]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.091     1.627    h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]/Q
                         net (fo=2, routed)           0.118     1.783    seg7_controller_0/pulse_generator_0/pulseCnt_reg[19]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_6
    SLICE_X1Y101         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  ypos_reg[6]/Q
                         net (fo=4, routed)           0.073     1.743    btnDebounce_D/Q[3]
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.098     1.841 r  btnDebounce_D/ypos[7]_i_3/O
                         net (fo=1, routed)           0.000     1.841    btnDebounce_D_n_3
    SLICE_X2Y92          FDRE                                         r  ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ypos_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.643    ypos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ypix_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ycheckerboard_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.575     1.494    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  ypix_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ypix_counter_reg[4]/Q
                         net (fo=3, routed)           0.163     1.799    pulse_generator_small_0/ypix_counter_reg[4][0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  pulse_generator_small_0/ycheckerboard_i_1/O
                         net (fo=1, routed)           0.000     1.844    pulse_generator_small_0_n_17
    SLICE_X8Y94          FDRE                                         r  ycheckerboard_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.846     2.011    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ycheckerboard_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120     1.630    ycheckerboard_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     VGA_HS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     btnDebounce_D/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     btnDebounce_D/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     btnDebounce_D/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     btnDebounce_D/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     btnDebounce_D/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     btnDebounce_D/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     btnDebounce_D/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     btnDebounce_D/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     btnDebounce_L/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     btnDebounce_L/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     btnDebounce_L/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     btnDebounce_U/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     btnDebounce_U/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     btnDebounce_U/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btnDebounce_U/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btnDebounce_U/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btnDebounce_U/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btnDebounce_U/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     btnDebounce_L/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     btnDebounce_L/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     btnDebounce_L/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     btnDebounce_L/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnDebounce_D/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnDebounce_D/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnDebounce_D/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     btnDebounce_D/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     btnDebounce_D/counter_reg[12]/C



