Agarwal, A., Bao, L., Brown, J., Edwards, B., Mattina, M., Miao, C., Ramey, C., and Wentzlaff, D. 2007. Tile processor: Embedded multicore for networking and multimedia. In Proceedings of the Symposium on High Performance Chips (Hot Chips).
Amit Agarwal , Saibal Mukhopadhyay , Arijit Raychowdhury , Kaushik Roy , Chris H. Kim, Leakage Power Analysis and Reduction for Nanoscale Circuits, IEEE Micro, v.26 n.2, p.68-80, March 2006[doi>10.1109/MM.2006.39]
Azimi, M., Cherukuri, N., Jayasimha, D., Kumar, A., Kundu, P., Park, S., Schoinas, I., and Vaidya, A. 2007. Integration challenges and tradeoffs for tera-scale architectures. Intel. Tech. J. 11, 3.
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Shekhar Borkar , Norman P. Jouppi , Per Stenstrom, Microprocessors in the era of terascale integration, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Chakraborty, K., Wells, P., and Sohi, G. 2007. A case for an over-provisioned multicore system: energy efficient processing of multithreaded programs. Tech. Rep. CS-TR-2007-1607. University of Wisconsin.
Pedro Chaparro , Jose Gonzalez , Antonio Gonzalez, Thermal-Aware Clustered Microarchitectures, Proceedings of the IEEE International Conference on Computer Design, p.48-53, October 11-13, 2004
Jeonghwan Choi , Chen-Yong Cher , Hubertus Franke , Henrdrik Hamann , Alan Weger , Pradip Bose, Thermal-aware task scheduling at the system software level, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283826]
Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006[doi>10.1109/ISCA.2006.39]
Noel Eisley , Vassos Soteriou , Li-Shiuan Peh, High-level power analysis for multi-core chips, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176807]
Gunther, S., Binns, F., Carmean, D. M., and Hall, J. C. 2001. Managing the impact of increasing microprocessor power consumption. Intel Tech. J. 5, 1.
Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871561]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Wei Huang , Mircea R. Stant , Karthik Sankaranarayanan , Robert J. Ribando , Kevin Skadron, Many-core design from a thermal perspective, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391660]
Jain, R. 1992. A comparison of hashing schemes for address lookup in computer networks. IEEE Trans. Comm. 40, 3.
Hao Jiang , Constantinos Dovrolis, Source-level IP packet bursts: causes and effects, Proceedings of the 3rd ACM SIGCOMM conference on Internet measurement, October 27-29, 2003, Miami Beach, FL, USA[doi>10.1145/948205.948245]
Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007
Keromytis, A. and Prevelakis, V. 2007. Designing firewalls: A survey. In Network Security: Current Status and Future Directions. IEEE Press.
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Theodoros K. Konstantakopoulos , Anant Agarwal, Energy scalability of on-chip interconnection networks, Massachusetts Institute of Technology, Cambridge, MA, 2007
Kursun, E., Reinman, G., Sair, S., Shayesteh, A., and Sherwood, T. 2004. Low-overhead core swapping for thermal management. In Proceedings of the Workshop on Thermal-Aware Computer Systems.
Kyeong-Jae Lee , Kevin Skadron , Wei Huang, Analytical Model for Sensor Placement on Microprocessors, Proceedings of the 2005 International Conference on Computer Design, p.24-30, October 02-05, 2005[doi>10.1109/ICCD.2005.23]
Li, Y., Li, C., Brooks, D., Hu, Z., and Skadron, K. 2006. CMP design space exploration subject to physical constraints. In Proceedings of the International Symposium on High Performance Computer Architecture.
Merkel, A., Bellosa, F., and Weissel, A. 2005. Event-driven thermal management in SMP systems. In Proceedings of the Workshop on Thermal-Aware Computer Systems.
Matteo Monchiero , Ramon Canal , Antonio González, Design space exploration for multicore architectures: a power/performance/thermal view, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183428]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Naveen Muralimanohar , Rajeev Balasubramonian, Interconnect design considerations for large NUCA caches, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250708]
Enric Musoll, A Thermal-Friendly Load-Balancing Technique for Multi-Core Processors, Proceedings of the 9th international symposium on Quality Electronic Design, p.549-552, March 17-19, 2008
John Oliver , Ravishankar Rao , Michael Brown , Jennifer Mankin , Diana Franklin , Frederic T. Chong , Venkatesh Akella, Tile size selection for low-power tile-based architectures, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128036]
Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]
Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001
Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024424]
Roy, K. 1998. Leakage power reduction in low-voltage CMOS design. In Proceedings of the International Conference on Electronics, Circuits and Systems.
Shi, W., MacGregor, M. H., and Gburzynski, P. 2003. Effects of a hash-based scheduler on cache performance in a parallel forwarding system. In Proceedings of the Conference on Communication Networks and Distributed Systems Modeling and Simulation.
Weiguang Shi , Mike H. MacGregor , Pawel Gburzynski, A scalable load balancer for forwarding internet traffic: exploiting flow-level burstiness, Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA[doi>10.1145/1095890.1095911]
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Kyriakos Stavrou , Pedro Trancoso, Thermal-aware scheduling for future chip multiprocessors, EURASIP Journal on Embedded Systems, v.2007 n.1, p.40-40, January 2007[doi>10.1155/2007/48926]
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Y.Hoskote, and Borkar, N. 2007. An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the International Symposium on Solid State Circuit.
